




HIGH-SPEED 3.3V 256/128K x 18 **SYNCHRONOUS DUAL-PORT STATIC RAM** WITH 3.3V OR 2.5V INTERFACE

Features:

- True Dual-Port memory cells which allow simultaneous access of the same memory location
- High-speed data access
 - Commercial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
 - Industrial: 4.2ns (133MHz) (max.)
- Selectable Pipelined or Flow-Through output mode
 - Due to limited pin count PL/FT option is not supported on the 128-pin TQFP package. Device is pipelined outputs only on each port.
- Counter enable and repeat features
- Dual chip enables allow for depth expansion without additional logic
- Full synchronous operation on both ports
 - 6ns cycle time, 166MHz operation (6Gbps bandwidth)
 - Fast 3.6ns clock to data out
 - 1.7ns setup to clock and 0.5ns hold on all control, data, and address inputs @ 166MHz
 - Data input, address, byte enable and control registers

- Self-timed write allows fast cycle time
- Separate byte controls for multiplexed bus and bus matching compatibility
- Dual Cycle Deselect (DCD) for Pipelined Output mode
- LVTTL- compatible, single 3.3V (±150mV) power supply for core
- LVTTL compatible, selectable 3.3V (±150mV) or 2.5V (±100mV) power supply for I/Os and control signals on each port
- Industrial temperature range (-40°C to +85°C) is available at 133MHz.
- Available in a 128-pin Thin Quad Flatpack, 208-pin fine pitch Ball Grid Array, and 256-pin Ball **Grid Array**
- Supports JTAG features compliant to IEEE 1149.1
 - Due to limited pin count, JTAG is not supported on the 128-pin TQFP package
- Green parts available, see ordering information

Functional Block Diagram





Description:

The IDT70V3319/99 is a high-speed 256/128K x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70V3319/99 has been optimized for applications having unidirectional

or bidirectional data flow in bursts. An automatic power down feature, controlled by $\overline{\text{CE}}\text{o}$ and CE₁, permits the on-chip circuitry of each port to enter a very low standby power mode.

The 70V3319/99 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device (VDD) remains at 3.3V.

Pin Configuration (1,2,3,4,5)

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | |
|---------------------|--------------------|----------------------|--------------------|----------------------|-------------------|------------------|------------------|-------------------|-----|--------|------------------|------------------|--------------------|-------|--------------------|--------------------|---|
| I/O ₉ L | NC | Vss | TDO | NC | A16L | A12L | AsL | NC | VDD | CLKL | CNTEN L | A ₄ L | AoL | OPTL | NC | Vss | Α |
| NC | Vss | NC | TDI | A _{17L} (1) | A13L | A9L | NC | CEOL | Vss | ADSL | A ₅ L | A1L | Vss | VDDQR | I/O ₈ L | NC | В |
| VDDQL | I/O _{9R} | VDDQR | PIPE/FTL | NC | A ₁₄ L | A _{10L} | ŪBL | CE ₁ L | Vss | R/WL | A ₆ L | A ₂ L | VDD | I/Osr | NC | Vss | С |
| NC | Vss | I/O10L | NC | A ₁₅ L | A ₁₁ L | A7L | ĪBL | V _{DD} | ŌĒL | REPEAT | _ Азь | VDD | NC | VDDQL | I/O7L | I/O7R | D |
| I/O ₁₁ L | NC | VDDQR | I/O _{10R} | | | | | | | | | | I/O ₆ L | NC | Vss | NC | Е |
| VDDQL | I/O11R | NC | Vss | | | | | | | | | | Vss | I/O6R | NC | VDDQR | F |
| NC | Vss | I/O12L | NC | | | | | /3319 | | | | | NC | VDDQL | I/O ₅ L | NC | G |
| VDD | NC | VDDQR | I/O12R | | | | | F208 G20 | | | | | VDD | NC | Vss | I/O ₅ R | Н |
| VDDQL | VDD | Vss | Vss | | | | | 08-P | | | | | Vss | VDD | Vss | VDDQR | J |
| I/O _{14R} | Vss | I/O13R | Vss | | | | | pBG/ o Vie | | | | | I/O3R | VDDQL | I/O4R | Vss | K |
| NC | I/O14L | VDDQR | I/O13L | | | | · | | | | | | NC | I/O3L | Vss | I/O4L | L |
| VDDQL | NC | I/O _{15R} | Vss | | | | | | | | | | Vss | NC | I/O ₂ R | VDDQR | M |
| NC | Vss | NC | I/O _{15L} | | | | | | | | | | I/O1R | VDDQL | NC | I/O ₂ L | N |
| I/O _{16R} | I/O _{16L} | VDDQR | NC | TRST | A _{16R} | A _{12R} | A ₈ R | NC | VDD | CLKR | ONTEN 1 | A4R | NC | I/O1L | Vss | NC | Р |
| Vss | NC | I/O _{17R} | тск | A _{17R} (1) | A _{13R} | Agr | NC | CE ₀ R | Vss | ĀDSR | A 5R | A _{1R} | Vss | VDDQL | I/Oor | VDDQR | R |
| NC | I/O17L | VDDQL | TMS | NC | A _{14R} | A _{10R} | UB R | CE1R | Vss | R/WR | A ₆ R | A ₂ R | Vss | NC | Vss | NC | Т |
| Vss | NC | PIPE/FT _R | NC | A _{15R} | A11R | A7R | ŪBR | VDD | ŌĒR | REPEAT | я Азп | Aor | VDD | OPTR | NC | I/OoL | U |

5623 drw 02c

- 1. A₁₇ is a NC for IDT70V3399.
- 2. All VDD pins must be connected to 3.3V power supply.
- 3. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
- 4. All Vss pins must be connected to ground supply.
- 5. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
- 6. This package code is used to reference the package diagram.
- 7. This text does not indicate orientation of the actual part-marking.



Pin Configuration^(1,2,3,4,5) (con't.)

70V3319/99 BC256⁽⁶⁾ BCG256⁽⁶⁾


256-Pin BGA Top View⁽⁷⁾

| A1 | A2 | A3 | A4 | A5 | A6 | A7 | A8 | A9 | A10 | A11 | A12 | A13 | A14 | A15 | A16 |
|--------|--------|--------|-----------------------------|--------------|--------------|-------------|-------|---------------|-------|---------|-------------|-------------|-------------|----------------|-------|
| NC | TDI | NC | A17L ⁽¹⁾ | A14L | A11L | A 8L | NC | CE1L | OEL | CNTENL | A 5L | A 2L | A 0L | NC | NC |
| B1 | B2 | B3 | B4 | B5 | B6 | B7 | B8 | B9 | B10 | B11 | B12 | B13 | B14 | B15 | B16 |
| NC | NC | TDO | NC | A 15L | A 12L | A 9L | UBL | CEol | R/WL | REPEATL | A 4L | A 1L | VDD | NC | NC |
| C1 | C2 | C3 | C4 | C5 | C6 | C7 | C8 | C9 | C10 | C11 | C12 | C13 | C14 | C15 | C16 |
| NC | I/O9L | Vss | A 16L | A 13L | A10L | A 7L | NC | LBL | CLKL | ADSL | A 6L | A 3L | OPTL | NC | I/O8L |
| D1 | D2 | D3 | D4 | D5 | D6 | d7 | d8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 | D16 |
| NC | I/O9R | NC | PIPE/FTL | Vddql | Vddql | Vddqr | Vddqr | Vddql | Vddql | VDDQR | Vddqr | VDD | NC | NC | I/O8R |
| E1 | E2 | E3 | E4 | E5 | E6 | E7 | E8 | E9 | E10 | E11 | E12 | E13 | E14 | E15 | E16 |
| I/O10R | I/O10L | NC | Vddql | Vdd | Vdd | Vss | Vss | Vss | Vss | VDD | VDD | Vddqr | NC | I/O7L | I/O7R |
| F1 | F2 | F3 | F4 | F5 | F6 | F7 | F8 | F9 | F10 | F11 | F12 | F13 | F14 | F15 | F16 |
| I/O11L | NC | I/O11R | Vddql | Vdd | Vss | Vss | Vss | Vss | Vss | Vss | Vdd | Vddqr | I/O6R | NC | I/O6L |
| G1 | G2 | G3 | G4 | G5 | G6 | G7 | G8 | G9 | G10 | G11 | G12 | G13 | G14 | G15 | G16 |
| NC | NC | I/O12L | Vddqr | Vss | Vss | Vss | Vss | Vss | Vss | Vss | Vss | Vddql | I/O5L | NC | NC |
| H1 | H2 | H3 | H4 | H5 | H6 | H7 | H8 | H9 | H10 | H11 | H12 | H13 | H14 | H15 | H16 |
| NC | I/O12R | NC | Vddqr | Vss | Vss | Vss | Vss | Vss | Vss | Vss | Vss | Vddql | NC | NC | I/O5R |
| J1 | J2 | J3 | J4 | J5 | J6 | J7 | J8 | ^{J9} | J10 | J11 | J12 | J13 | J14 | J15 | J16 |
| I/O13L | I/O14R | I/O13R | VDDQL | Vss | Vss | Vss | Vss | Vss | Vss | Vss | Vss | Vddqr | I/O4R | I/ O 3R | I/O4L |
| K1 | K2 | K3 | K4 | K5 | K6 | K7 | K8 | K9 | K10 | K11 | K12 | K13 | K14 | K15 | K16 |
| NC | NC | I/O14L | Vddql | Vss | Vss | Vss | Vss | Vss | Vss | Vss | Vss | Vddqr | NC | NC | I/O3L |
| L1 | L2 | L3 | L4 | L5 | L6 | L7 | L8 | L9 | L10 | L11 | L12 | L13 | L14 | L15 | L16 |
| I/O15L | NC | I/O15R | VDDQR | VDD | Vss | Vss | Vss | Vss | Vss | Vss | Vdd | VDDQL | I/O2L | NC | I/O2R |
| M1 | M2 | M3 | m4 | M5 | M6 | M7 | M8 | M9 | M10 | M11 | M12 | M13 | M14 | M15 | M16 |
| I/O16R | I/O16L | NC | Vddqr | Vdd | Vdd | Vss | Vss | Vss | Vss | VDD | Vdd | VDDQL | I/O1R | I/O1L | NC |
| N1 | N2 | N3 | N4 | N5 | n6 | n7 | N8 | N9 | N10 | | N12 | N13 | N14 | N15 | N16 |
| NC | I/O17R | NC | PIPE/FTR | Vddqr | Vddqr | Vddql | Vddql | Vddqr | Vddqr | | Vddql | VDD | NC | I/O0R | NC |
| P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | P12 | P13 | P14 | P15 | P16 |
| NC | I/O17L | TMS | A 16R | A 13R | A 10R | A 7R | NC | LBr | CLKR | ADSR | A 6R | A 3R | NC | NC | I/O0L |
| R1 | R2 | R3 | R4 | R5 | R6 | R7 | R8 | R9 | R10 | R11 | R12 | R13 | R14 | R15 | R16 |
| NC | NC | TRST | NC | A 15R | A 12R | A 9R | UBr | CE0R | R/WR | REPEATR | A 4R | A 1R | OPTR | NC | NC |
| T1 | T2 | T3 | T4 | T5 | T6 | T7 | T8 | T9 | T10 | T11 | T12 | T13 | T14 | T15 | T16 |
| NC | TCK | NC | A 17R ⁽¹⁾ | A 14R | A 11R | A 8R | NC | CE1R | OEr | CNTENR | A 5R | A 2R | A 0R | NC | NC |

5623 drw 02d

- 1. A₁₇ is a NC for IDT70V3399.
- 2. All VDD pins must be connected to 3.3V power supply.
- 3. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
- 4. All Vss pins must be connected to ground supply.
- 5. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
- 6. This package code is used to reference the package diagram.
- 7. This text does not indicate orientation of the actual part-marking.

Pin Configuration^(1,2,3,4,5,8,9) (con't.)



- 1. A₁₇ is a NC for IDT70V3399.
- 2. All VDD pins must be connected to 3.3V power supply.
- 3. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
- 4. All Vss pins must be connected to ground supply.
- 5. Package body is approximately 14mm x 20mm x 1.4mm.
- 6. This package code is used to reference the package diagram.
- 7. This text does not indicate orientation of the actual part-marking.
- 8. PIPE/FT option in PKG128 is not supported due to limitation in pin count. Device is pipelined outputs only on each port.
- 9. Due to the limited pin count, JTAG is not supported in the PKG128 package.



Pin Names

| Left Port | Right Port | Names |
|---------------------------|---------------------------|---|
| Œ0L, CE1L | Œ0R, CE1R | Chip Enables ⁽⁶⁾ |
| R/WL | R/WR | Read/Write Enable |
| ŌĒL | ŌĒR | Output Enable |
| A0L - A17L ⁽¹⁾ | Aor - A17R ⁽¹⁾ | Address |
| I/O0L - I/O17L | I/O0R - I/O17R | Data Input/Output |
| CLKL | CLKR | Clock |
| PIPE/FTL ⁽⁵⁾ | PIPE/FTR ⁽⁵⁾ | Pipeline/Flow-Through |
| ADSL | ĀDS _R | Address Strobe Enable |
| CNTENL | <u>CNTEN</u> R | Counter Enable |
| REPEATL | REPEAT _R | Counter Repeat ⁽⁴⁾ |
| ŪB∟ | Ū B R | Upper Byte Enable (I/O9-I/O17) ⁽⁶⁾ |
| LB L | <u>∏</u> R | Lower Byte Enable (I/Oo-I/O8) ⁽⁶⁾ |
| VDDQL | VDDQR | Power (I/O Bus) (3.3V or 2.5V) ⁽²⁾ |
| OPTL | OPTR | Option for selecting VDDQX ^(2,3) |
| V | DD | Power (3.3V) ⁽²⁾ |
| V | SS | Ground (0V) |
| Т | DI | Test Data Input |
| TI | 00 | Test Data Output |
| T | CK | Test Logic Clock (10MHz) |
| Т | MS | Test Mode Select |
| TF | RST | Reset (Initialize TAP Controller) |

- 1. A₁₇ is a NC for IDT70V3399.
- VDD, OPTx, and VDDOx must be set to appropriate operating levels prior to applying inputs on the I/Os and controls for that port.
- 3. OPTx selects the operating voltage levels for the I/Os and controls on that port. If OPTx is set to VIH (3.3V), then that port's I/Os and controls will operate at 3.3V levels and VDDOX must be supplied at 3.3V. If OPTx is set to VIL (0V), then that port's I/Os and address controls will operate at 2.5V levels and VDDOX must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
- When REPEATx is asserted, the counter will reset to the last valid address loaded via ADSx.
- PIPE/FT option in PK-128 package is not supported due to limitation in pin count.
 Device is pipelined output mode only on each port.
- Chip Enables and Byte Enables are double buffered when PL/FT = ViH, i.e., the signals take two cycles to deselect.



Industrial and Commercial Temperature Ranges

5623 tbl 02

Truth Table I—Read/Write and Enable Control(1,2,3)

| ŌĒ | CLK | Œ₀ | CE1 | ŪB | ĪΒ | R/W | Upper Byte I/O9-17 | Lower Byte I/O ₀₋₈ | MODE |
|----|-----|----|-----|----|----|-----|-----------------------|----------------------------------|--------------------------|
| Х | 1 | Н | Х | Х | Χ | Χ | High-Z | High-Z | Deselected-Power Down |
| Х | 1 | Х | L | Х | Χ | Χ | High-Z | High-Z | Deselected-Power Down |
| Х | 1 | L | Н | Н | Н | Х | High-Z | High-Z | Both Bytes Deselected |
| Х | 1 | L | Н | Н | L | L | High-Z | Din | Write to Lower Byte Only |
| Х | 1 | L | Н | L | Н | L | Din | High-Z | Write to Upper Byte Only |
| Х | 1 | L | Н | L | L | L | Din | Din | Write to Both Bytes |
| L | 1 | L | Н | Н | L | Н | High-Z | Dоит | Read Lower Byte Only |
| L | 1 | L | Н | L | Н | Н | Dout | High-Z | Read Upper Byte Only |
| L | 1 | L | Н | L | L | Н | Dout | Dоит | Read Both Bytes |
| Н | 1 | L | Н | L | L | Х | High-Z | High-Z | Outputs Disabled |

NOTES:

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care. 2. ADS, CNTEN, REPEAT = X.
- 3. $\overline{\text{OE}}$ is an asynchronous input signal.

Truth Table II—Address Counter Control (1,2)

| External Address | Previous Internal Address | Internal Address Used | CLK | ĀDS | CNTEN | REPEAT ⁽⁶⁾ | I/O ⁽³⁾ | MODE |
|---------------------|---------------------------------|-----------------------------|-----|------------------|------------------|-----------------------|--------------------|---|
| Х | Х | An | 1 | Χ | Х | L ⁽⁴⁾ | Dvo(0) | Counter Reset to last valid ADS load |
| An | Х | An | 1 | L ⁽⁴⁾ | Х | Н | Dvo (n) | External Address Used |
| An | Ар | Ар | 1 | Н | Н | Н | Dvo(p) | External Address Blocked—Counter disabled (Ap reused) |
| Х | Ар | Ap + 1 | 1 | Н | L ⁽⁵⁾ | Н | Dvo(p+1) | Counter Enabled—Internal Address generation |

5623 tbl 03 NOTES:

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2. Read and write operations are controlled by the appropriate setting of R/\overline{W} , \overline{CE}_0 , CE_1 , \overline{UB} , \overline{LB} and \overline{OE} .
- 3. Outputs configured in flow-through output mode: if outputs are in pipelined mode the date out will be delayed by one cycle.
- 4. ADS and REPEAT are independent of all other memory control signals including CEo, CE1 and UB, LB.
- 5. The address counter advances if $\overline{\text{CNTEN}} = \text{VIL}$ on the rising edge of CLK, regardless of all other memory control signals including $\overline{\text{CE}}_0$, CE1, $\overline{\text{UB}}$, $\overline{\text{LB}}$.
- 6. When REPEAT is asserted, the counter will reset to the last valid address loaded via ADS. This value is not set at power-up: a known location should be loaded via \overline{ADS} during initialization if desired. Any subsequent \overline{ADS} access during operations will update the \overline{REPEAT} address location.



Industrial and Commercial Temperature Ranges

Recommended Operating Temperature and Supply Voltage⁽¹⁾

| Grade | Ambient Temperature | GND | V _{DD} |
|------------|------------------------|-----|---------------------|
| Commercial | 0°C to +70°C | 0V | 3.3V <u>+</u> 150mV |
| Industrial | -40°C to +85°C | 0V | 3.3V <u>+</u> 150mV |

NOTES:

5623 tbl 04

Absolute Maximum Ratings(1)

| Symbol | Rating | Commercial & Industrial | Unit |
|----------------------|--------------------------------------|-------------------------|------|
| VTERM ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +4.6 | V |
| TBIAS(3) | Temperature Under Bias | -55 to +125 | °С |
| Tstg | Storage Temperature | -65 to +150 | °C |
| NLT | Junction Temperature | +150 | °C |
| Іоит | DC Output Current | 50 | mA |

NOTES: 5623 tbl 06

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed VDD + 150mV for more than 25% of the cycle time or 4ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ VDD + 150mV.
- 3. Ambient Temperature Under Bias. No AC Conditions. Chip Deselected.

Recommended DC Operating Conditions with VDDQ at 2.5V

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|--------|--|---------------------|------|-----------------------------|------|
| VDD | Core Supply Voltage | 3.15 | 3.3 | 3.45 | ٧ |
| VDDQ | I/O Supply Voltage ⁽³⁾ | 2.4 | 2.5 | 2.6 | ٧ |
| Vss | Ground | 0 | 0 | 0 | ٧ |
| VIH | Input High Voltage (Address & Control Inputs) | 1.7 | _ | VDDQ + 100mV ⁽²⁾ | V |
| VIH | Input High Voltage - I/O ⁽³⁾ | 1.7 | | VDDQ + 100mV ⁽²⁾ | V |
| VIL | Input Low Voltage | -0.3 ⁽¹⁾ | | 0.7 | V |

NOTES:

5623 tb1 05a

- 1. Undershoot of $V_{IL \ge}$ -1.5V for pulse width less than 10ns is allowed.
- 2. VTERM must not exceed VDDQ + 100mV.
- 3. To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VIL (0V), and VDDOX for that port must be supplied as indicated above.

Recommended DC Operating Conditions with VDDO at 3.3V

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|--------|---|---------------------|------|-----------------------------|------|
| VDD | Core Supply Voltage | 3.15 | 3.3 | 3.45 | ٧ |
| VDDQ | I/O Supply Voltage ⁽³⁾ | 3.15 | 3.3 | 3.45 | ٧ |
| Vss | Ground | 0 | 0 | 0 | ٧ |
| VIH | Input High Voltage (Address & Control Inputs) ⁽³⁾ | 2.0 | | VDDQ + 150mV ⁽²⁾ | V |
| VIH | Input High Voltage - I/O ⁽³⁾ | 2.0 | | VDDQ + 150mV ⁽²⁾ | ٧ |
| VIL | Input Low Voltage | -0.3 ⁽¹⁾ | _ | 0.8 | ٧ |

NOTES:

5623 tbl 05b

- 1. Undershoot of $V_{IL \ge}$ -1.5V for pulse width less than 10ns is allowed.
- 2. VTERM must not exceed VDDQ + 150mV.
- To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to ViH (3.3V), and VDDOX for that port must be supplied as indicated above.

^{1.} This is the parameter TA. This is the "instant on" case temperature.



Capacitance⁽¹⁾(TA = $+25^{\circ}$ C, F = 1.0MHz)

| Symbol | Parameter | Conditions ⁽²⁾ | Max. | Unit |
|---------------------|--------------------|---------------------------|------|------|
| CIN | Input Capacitance | VIN = 3dV | 8 | pF |
| Соит ⁽³⁾ | Output Capacitance | Vout = 3dV | 10.5 | pF |

5623 tbl 07

NOTES:

- These parameters are determined by device characterization, but are not production tested.
- 2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references C//o.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 150mV)

| | | | 70V33 | 19/99S | |
|------------|--|---|-----------|--------|------|
| Symbol | Parameter | Test Conditions | Min. Max. | | Unit |
| ILI | Input Leakage Current ⁽¹⁾ | VDDQ = Max., VIN = 0V to VDDQ | _ | 10 | μΑ |
| ILO | Output Leakage Currentt ⁽¹⁾ | $\overline{\text{CE}}_0 = \text{ViH or CE1} = \text{ViL, Vout} = 0 \text{V to Vdd}$ | | 10 | μΑ |
| Vol (3.3V) | Output Low Voltage ⁽²⁾ | IOL = +4mA, VDDQ = Min. | _ | 0.4 | V |
| Vон (3.3V) | Output High Voltage ⁽²⁾ | IOH = -4mA, VDDQ = Min. | 2.4 | _ | V |
| Vol (2.5V) | Output Low Voltage ⁽²⁾ | IOL = +2mA, $VDDQ = Min$. | _ | 0.4 | V |
| Vон (2.5V) | Output High Voltage ⁽²⁾ | IOH = -2mA, VDDQ = Min. | 2.0 | _ | V |

NOTE:

5623 tbl 08

- 1. At $VDD \le 2.0V$ leakages are undefined.
- 2. VDDQ is selectable (3.3V/2.5V) via OPT pins. Refer to p.5 for details.



Industrial and Commercial Temperature Ranges

DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range⁽³⁾ (VDD = 3.3V ± 150mV)

| | | | | | | 70V3319/99S166 Com'l Only | | 70V3319/99S133 Com'l & Ind | |
|--------|--|--|---------|---|---------------------|------------------------------|---------------------|----------------------------------|------|
| Symbol | Parameter | Test Condition | Version | | Typ. ⁽⁴⁾ | Мах. | Typ. ⁽⁴⁾ | Max. | Unit |
| IDD | Dynamic Operating Current (Both | CEL and CER= VIL, | COM'L | S | 370 | 500 | 320 | 400 | mA |
| | Ports Active) | Outputs Disabled, $f = f_{MAX}^{(1)}$ | IND | S | | _ | 320 | 480 | |
| ISB1 | Standby Current (Both Ports - TTL | CEL = CER = VIH, | COM'L | S | 125 | 200 | 115 | 160 | mA |
| | Level Inputs) | Outputs Disabled, $f = fMAX^{(1)}$ | IND | S | | _ | 115 | 195 | |
| ISB2 | Standby Current (One Port - TTL | CE"A" = VIL and CE"B" = VIH(5) | COM'L | S | 250 | 350 | 220 | 290 | mA |
| | Level Inputs) | Active Port Outputs Disabled, f=fMAX ⁽¹⁾ | IND | S | | _ | 220 | 350 | |
| ISB3 | Full Standby Current (Both Ports - CMOS | Both Ports Outputs Disabled $\overline{\text{CEL}}$ and $\overline{\text{CER}} \geq \text{VDDQ} - 0.2\text{V}$, | COM'L | S | 15 | 30 | 15 | 30 | mA |
| | Level Inputs) | $VIN \ge VDDQ - 0.2V$ or $VIN \le 0.2V$, $f = 0^{(2)}$ | IND | S | | | 15 | 40 | |
| ISB4 | Full Standby Current (One Port - CMOS | $\overline{CE}^{"}A" \leq 0.2V$ and $\overline{CE}^{"}B" \geq VDDQ - 0.2V^{(5)}$ | COM'L | S | 250 | 350 | 220 | 290 | mA |
| | Level Inputs) | VIN \geq VDDQ - 0.2V or VIN \leq 0.2V Active Port, Outputs Disabled, f = fmax ⁽¹⁾ | IND | S | | | 220 | 350 | |

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. VDD = 3.3V, TA = 25°C for Typ, and are not production tested. IDD DC(f=0) = 120mA (Typ).
- 5. $\overline{\text{CE}}\text{x} = \text{VII. means} \ \overline{\text{CE}}\text{os} = \text{VII. and CE1x} = \text{VII.}$ $\overline{\text{CEx}} = \text{VII means} \ \overline{\text{CE}}\text{os} = \text{VII or CE1x} = \text{VII.}$

 - $\overline{\text{CE}}\text{x} \leq 0.2 \text{V}$ means $\overline{\text{CE}}\text{ox} \leq 0.2 \text{V}$ and $\text{CE}\text{1x} \geq \text{V}\text{DDQ}$ 0.2 V
 - $\overline{\text{CE}}\text{X} \ge \text{VDDQ} 0.2 \text{V}$ means $\overline{\text{CE}}\text{0X} \ge \text{VDDQ} 0.2 \text{V}$ or CE1X 0.2 V
 - "X" represents "L" for left port or "R" for right port.

Output Reference Levels

Output Load


70V3319/99S High-Speed 3.3V 256/128K x 18 Dual-Port Synchronous Static RAM

| AC Test Conditions (VDDQ - 3.3V/2.5V) | | | | | |
|---|-------------------------|--|--|--|--|
| Input Pulse Levels (Address & Controls) | GND to 3.0V/GND to 2.4V | | | | |
| Input Pulse Levels (I/Os) | GND to 3.0V/GND to 2.4V | | | | |
| Input Rise/Fall Times | 2ns | | | | |
| Input Timing Reference Levels | 1.5V/1.25V | | | | |

5623 tbl 1

1.5V/1.25V

Figures 1 and 2






Figure 1. AC Output Test load.




Figure 2. Output Test Load (For tcklz, tckHz, tolz, and toHz). *Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(2,3)}$ (VDD = 3.3V ± 150mV, TA = 0°C to +70°C)

| • | rad and Write Cycle Timing)(2,37 (VDD = 3.3V ± 150mV, TA = 0°C t 70V3319/99S166 Com'l Only | | | 70V3319/99S133 Com'l & Ind | | |
|--------------------|--|------|------|----------------------------------|------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Unit |
| tcyc1 | Clock Cycle Time (Flow-Through) ⁽¹⁾ | 20 | _ | 25 | _ | ns |
| tcyc2 | Clock Cycle Time (Pipelined) ⁽¹⁾ | 6 | _ | 7.5 | _ | ns |
| tcH1 | Clock High Time (Flow-Through) ⁽¹⁾ | 6 | _ | 7 | _ | ns |
| tCL1 | Clock Low Time (Flow-Through) ⁽¹⁾ | 6 | _ | 7 | _ | ns |
| tCH2 | Clock High Time (Pipelined) ⁽²⁾ | 2.1 | _ | 2.6 | _ | ns |
| tCL2 | Clock Low Time (Pipelined) ⁽¹⁾ | 2.1 | _ | 2.6 | _ | ns |
| tsa | Address Setup Time | 1.7 | _ | 1.8 | _ | ns |
| tha | Address Hold Time | 0.5 | _ | 0.5 | _ | ns |
| tsc | Chip Enable Setup Time | 1.7 | _ | 1.8 | _ | ns |
| thc | Chip Enable Hold Time | 0.5 | _ | 0.5 | _ | ns |
| tsB | Byte Enable Setup Time | 1.7 | _ | 1.8 | _ | ns |
| tнв | Byte Enable Hold Time | 0.5 | _ | 0.5 | _ | ns |
| tsw | R/W Setup Time | 1.7 | _ | 1.8 | _ | ns |
| tHW | R/W Hold Time | 0.5 | _ | 0.5 | _ | ns |
| tsp | Input Data Setup Time | 1.7 | _ | 1.8 | _ | ns |
| thd | Input Data Hold Time | 0.5 | _ | 0.5 | _ | ns |
| tsad | ADS Setup Time | 1.7 | _ | 1.8 | _ | ns |
| thad | ADS Hold Time | 0.5 | _ | 0.5 | _ | ns |
| tscn | CNTEN Setup Time | 1.7 | _ | 1.8 | _ | ns |
| thcn | CNTEN Hold Time | 0.5 | _ | 0.5 | _ | ns |
| tsrpt | REPEAT Setup Time | 1.7 | _ | 1.8 | _ | ns |
| t HRPT | REPEAT Hold Time | 0.5 | _ | 0.5 | _ | ns |
| toe | Output Enable to Data Valid | _ | 4.0 | _ | 4.2 | ns |
| tolz | Output Enable to Output Low-Z | 1 | _ | 1 | _ | ns |
| toнz | Output Enable to Output High-Z | 1 | 3.6 | 1 | 4.2 | ns |
| tcD1 | Clock to Data Valid (Flow-Through) ⁽¹⁾ | _ | 12 | _ | 15 | ns |
| tCD2 | Clock to Data Valid (Pipelined) ⁽¹⁾ | _ | 3.6 | _ | 4.2 | ns |
| toc | Data Output Hold After Clock High | 1 | _ | 1 | _ | ns |
| tckhz | Clock High to Output High-Z | 1 | 3 | 1 | 3 | ns |
| tcklz | Clock High to Output Low-Z | 1 | _ | 1 | _ | ns |
| Port-to-Port Delay | | | | | | • |
| tco | Clock-to-Clock Offset | 5 | _ | 6 | _ | ns |
| | • | | | | | • |

NOTES

5623 tbl 11

^{1.} The Pipelined output parameters (tcyc2, tcp2) apply to either or both left and right ports when FT/PIPEx = VIH. Flow-through parameters (tcyc1, tcp1) apply when FT/PIPE = VIL for that port.

^{2.} All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE. FT/PIPE should be treated as a DC signal, i.e. steady state during operation.


^{3.} These values are valid for either level of VDDQ (3.3V/2.5V). See page 5 for details on selecting the desired operating voltage levels for each port.




70V3319/99S

High-Speed 3.3V 256/128K x 18 Dual-Port Synchronous Static RAM

Timing Waveform of Read Cycle for Pipelined Operation $(FT/PIPE'X' = VIH)^{(2)}$




Timing Waveform of Read Cycle for Flow-through Output $(FT/PIPE"X" = VIL)^{(2,6)}$




- 1. $\overline{\text{OE}}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- ADS = VIL, CNTEN and REPEAT = VIH.
- The output is disabled (High-Impedance state) by $\overline{\text{CE}}_0 = \text{V}_{\text{IH}}$, $\overline{\text{CE}}_1 = \text{V}_{\text{IL}}$, $\overline{\text{UB}}$, $\overline{\text{UB}} = \text{V}_{\text{IH}}$ following the next rising edge of the clock. Refer to Truth Table 1.
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. If $\overline{\sf UB}$, $\overline{\sf LB}$ was HIGH, then the appropriate Byte of DATAOUT for Qn + 2 would be disabled (High-Impedance state).
- "x" denotes Left or Right port. The diagram is with respect to that port.






Timing Waveform of a Multi-Device Flow-Through Read^(1,2)



- B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70V3319/99 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. UB, LB, OE, and ADS = VIL; CE1(B1), CE1(B2), R/W, CNTEN, and REPEAT = VIH.




Timing Waveform of Left Port Write to Pipelined Right Port Read^(1,2,4)



NOTES:

- 1. \overline{CE}_0 , \overline{UB} , \overline{LB} , and $\overline{ADS} = VIL$; CE_1 , \overline{CNTEN} , and $\overline{REPEAT} = VIH$.
- 2. $\overline{OE} = V_{IL}$ for Port "B", which is being read from. $\overline{OE} = V_{IH}$ for Port "A", which is being written to.
- 3. If tco ≤ minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + 2 tcvc2 + tco2). If tco > minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + tcvc2 + tco2).
- 4. All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A"

Timing Waveform with Port-to-Port Flow-Through Read (1,2,4)



- 1. $\overline{CE_0}$, \overline{UB} , \overline{LB} , and \overline{ADS} = VIL; CE1, \overline{CNTEN} , and \overline{REPEAT} = VIH.
- 2. \overline{OE} = VIL for the Right Port, which is being read from. \overline{OE} = VIH for the Left Port, which is being written to.
- 3. If tco ≤ minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (i.e., time from write to valid read on opposite port will be tco + tcyc + tcp1). If tco > minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will be tco + tcp1).
- 4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".


Industrial and Commercial Temperature Ranges



70V3319/99S

High-Speed 3.3V 256/128K x 18 Dual-Port Synchronous Static RAM


Timing Waveform of Pipelined Read-to-Write-to-Read



NOTES:

- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- $\overline{\text{CE}}_0$, $\overline{\text{UB}}$, $\overline{\text{LB}}$, and $\overline{\text{ADS}}$ = V_{IL}; CE₁, $\overline{\text{CNTEN}}$, and $\overline{\text{REPEAT}}$ = V_{IH}. "NOP" is "No Operation".
- Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers
- 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be rewritten to quarantee data integrity.

Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** Controlled)⁽²⁾




- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 2. $\overline{CE_0}$, \overline{UB} , \overline{LB} , and \overline{ADS} = VIL; $\overline{CE_1}$, \overline{CNTEN} , and \overline{REPEAT} = VIH.
- Addresses do not have to be accessed sequentially since $\overline{ADS} = VIL$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows.




70V3319/99S

Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** = VIL)(2)




Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)⁽²⁾




- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 2. $\overline{CE_0}$, \overline{UB} , \overline{LB} , and \overline{ADS} = VIL; $\overline{CE_1}$, \overline{CNTEN} , and \overline{REPEAT} = VIH.
- 3. Addresses do not have to be accessed sequentially since \overline{ADS} = V_{IL} constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be rewritten to guarantee data integrity.



Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾



Timing Waveform of Flow-Through Read with Address Counter Advance⁽¹⁾




- 1. \overline{CE}_0 , \overline{OE} , \overline{UB} , \overline{LB} = VIL; CE1, R/ \overline{W} , and \overline{REPEAT} = VIH.
- 2. If there is no address change via $\overline{ADS} = VIL$ (loading a new address) or $\overline{CNTEN} = VIL$ (advancing the address), i.e. $\overline{ADS} = VIH$ and $\overline{CNTEN} = VIH$, then the data output remains constant for subsequent clocks.




70V3319/99S

High-Speed 3.3V 256/128K x 18 Dual-Port Synchronous Static RAM

Timing Waveform of Write with Address Counter Advance (Flow-through or Pipelined Inputs)⁽¹⁾



Timing Waveform of Counter Repeat⁽²⁾



- 1. \overline{CE}_0 , \overline{UB} , \overline{LB} , and $R/\overline{W} = V_{IL}$; CE_1 and $\overline{REPEAT} = V_{IH}$.
- 2 \overline{CE}_0 , \overline{UB} , \overline{LB} = VIL; \overline{CE}_1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when $\overline{ADS} = V_{IL}$ and equals the counter output when $\overline{ADS} = V_{IH}$.
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or <u>High-imp</u>edance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during REPEAT operation. A READ or WRITE cycle may be coincidental with the counter REPEAT cycle: Address loaded by last valid ADS load will be accessed. Extra cycles are shown here simply for clarification. For more information on REPEAT function refer to Truth Table II.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.

Functional Description

The IDT70V3319/99 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on $\overline{\text{CE}}$ oor a LOW on CE1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V3319/99s for depth expansion configurations. Two cycles are required with $\overline{\text{CE}}$ 0 LOW and CE1 HIGH to reactivate the outputs.

Depth and Width Expansion

The IDT70V3319/99 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V3319/99 can also be used in applications requiring expanded width, as indicated in Figure 4. Through combining the control signals, the devices can be grouped as necessary to accommodate applications needing 36-bits or wider.




NOTE:

1. A17 is for IDT70V3319, A16 is for IDT70V3399.



JTAG Timing Specifications



NOTES:

- 1. Device inputs = All device inputs except TDI, TMS, and TRST.
- 2. Device outputs = All device outputs except TDO.

JTAG AC Electrical Characteristics^(1,2,3,4)

| | | 70V3319/99 | | |
|--------|-------------------------|------------|------------------|-------|
| Symbol | Parameter | Min. | Мах. | Units |
| ticyc | JTAG Clock Input Period | 100 | _ | ns |
| исн | JTAG Clock HIGH | 40 | _ | ns |
| tıcı | JTAG Clock Low | 40 | _ | ns |
| tur | JTAG Clock Rise Time | _ | 3 ⁽¹⁾ | ns |
| ₩F | JTAG Clock Fall Time | _ | 3 ⁽¹⁾ | ns |
| URST | JTAG Reset | 50 | _ | ns |
| tursr | JTAG Reset Recovery | 50 | _ | ns |
| tico | JTAG Data Output | _ | 25 | ns |
| tudo | JTAG Data Output Hold | 0 | _ | ns |
| tus | JTAG Setup | 15 | _ | ns |
| tлн | JTAG Hold | 15 | | ns |

NOTES:

5623 tbl 12

- 1. Guaranteed by design.
- 2. 30pF loading on external output signals.
- 3. Refer to AC Electrical Test Conditions stated earlier in this document.
- 4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.



Industrial and Commercial Temperature Ranges

Identification Register Definitions

| Instruction Field | Value | Description | |
|-----------------------------------|-----------------------|--|--|
| Revision Number (31:28) | 0x0 | Reserved for version number | |
| IDT Device ID (27:12) | 0x0314 ⁽¹⁾ | Defines IDT part number | |
| IDT JEDEC ID (11:1) | 0x33 | Allows unique identification of device vendor as IDT | |
| ID Register Indicator Bit (Bit 0) | 1 | Indicates the presence of an ID register | |

NOTE: 5623 tbl 13

1. Device ID for IDT70V3399 is 0x0315.

Scan Register Sizes

| Register Name | Bit Size |
|----------------------|----------|
| Instruction (IR) | 4 |
| Bypass (BYR) | 1 |
| Identification (IDR) | 32 |
| Boundary Scan (BSR) | Note (3) |

5623 tbl 14

System Interface Parameters


| Instruction | Code | Description | |
|----------------|-----------------|--|--|
| EXTEST | 0000 | Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO. | |
| BYPASS | 1111 | Places the bypass register (BYR) between TDI and TDO. | |
| IDCODE | 0010 | Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO. | |
| HIGHZ | 0011 | Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state. | |
| SAMPLE/PRELOAD | 0001 | Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI. | |
| RESERVED | All other codes | Several combinations are reserved. Do not use codes other than those identified above. | |

NOTES: 5623 tbl 15

- 1. Device outputs = All device outputs except TDO.
- 2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.
- 3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.



Ordering Information



NOTES:

Contact your local sales office for industrial temp. range for other speeds, packages and powers.
 LEAD FINISH (SnPb) parts are Obsolete excluding BGA & fpBGA. Product Discontinuation Notice - PDN# SP-17-02
 Note that information regarding recently obsoleted parts is included in this datasheet for customer convenience.

Orderable Part Information

| Speed (MHz) | Orderable Part ID | Pkg. Code | Pkg. Type | Temp. Grade |
|----------------|-------------------|--------------|--------------|----------------|
| 133 | 70V3319S133BC | BC256 | CABGA | С |
| | 70V3319S133BC8 | BC256 | CABGA | С |
| | 70V3319S133BCGI | BCG256 | CABGA | I |
| | 70V3319S133BCI | BC256 | CABGA | - 1 |
| | 70V3319S133BCl8 | BC256 | CABGA | I |
| | 70V3319S133BF | BF208 | CABGA | С |
| | 70V3319S133BF8 | BF208 | CABGA | С |
| | 70V3319S133BFI | BF208 | CABGA | I |
| | 70V3319S133BFI8 | BF208 | CABGA | I |
| | 70V3319S133PRFGI | PKG128 | TQFP | I |
| | 70V3319S133PRFGI8 | PKG128 | TQFP | - 1 |
| 166 | 70V3319S166BC | BC256 | CABGA | С |
| | 70V3319S166BC8 | BC256 | CABGA | С |
| | 70V3319S166BCG | BCG256 | CABGA | С |
| | 70V3319S166BF | BF208 | CABGA | С |
| | 70V3319S166BF8 | BF208 | CABGA | С |
| | 70V3319S166BFG | BFG208 | CABGA | С |
| | 70V3319S166BFG8 | BFG208 | CABGA | С |
| | 70V3319S166PRFG | PKG128 | TQFP | С |
| | 70V3319S166PRFG8 | PKG128 | TQFP | С |

| Speed (MHz) | Orderable Part ID | Pkg. Code | Pkg. Type | Temp. Grade |
|----------------|-------------------|--------------|--------------|----------------|
| 133 | 70V3399S133BC | BC256 | CABGA | С |
| | 70V3399S133BC8 | BC256 | CABGA | С |
| | 70V3399S133BCI | BC256 | CABGA | I |
| | 70V3399S133BCl8 | BC256 | CABGA | I |
| | 70V3399S133BF | BF208 | CABGA | С |
| | 70V3399S133BF8 | BF208 | CABGA | С |
| | 70V3399S133BFI | BF208 | CABGA | I |
| | 70V3399S133BFI8 | BF208 | CABGA | I |
| 166 | 70V3399S166BC | BC256 | CABGA | С |
| | 70V3399S166BC8 | BC256 | CABGA | С |
| | 70V3399S166BF | BF208 | CABGA | С |
| | 70V3399S166BF8 | BF208 | CABGA | С |
| | 70V3399S166BFG | BFG208 | CABGA | С |
| | 70V3399S166BFG8 | BFG208 | CABGA | С |



70V3319/99S

High-Speed 3.3V 256/128K x 18 Dual-Port Synchronous Static RAM

Industrial and Commercial Temperature Ranges

Datasheet Document History:

06/02/00: Initial Public Offering

07/12/00: Page 1 Added mux to functional block diagram 06/20/01: Page 1 Added JTAG information for TQFP package

Page 4 Corrected TQFP package size

07/30/01: Page 1 Added PL/FToption

Page 20 Changed maximum value for JTAG AC Electrical Characteristics for tuch from 20ns to 25ns

Page 9 Added Industrial Temperature DC Parameters

11/20/01: Page 2, 3 & 4 Added date revision for pin configurations

Page 11 Changed to Evalue in AC Electrical Characteristics, please refer to Errata #SMEN-01-05

Page 1 & 22 Replaced тм logo with ® logo

Page 10 Changed AC Test Conditions Input Rise/Fall Times

08/06/02: Consolidated multiple devices into one datasheet

Page 1 & 5 Added DCD capability for Pipelined Outputs

Page 7 Clarified TBIAS and added TJN Page 9 Changed DC Electrical Parameters

Page 11 Removed Clock Rise & Fall Time from AC Electrical Characteristics Table

Removed Preliminary status

05/19/03: Page 11 Added Byte Enable SetupTime & Byte Enable Hold Time to AC Electrical Characteristics Table

Page 22 Added IDT Clock Solution Table

02/08/06: Page 1 Added green availability to features

Page 6 Changed footnote 2 for Truth Table I from ADS, CNTEN, REPEAT = VIH to ADS, CNTEN, REPEAT = X

Page 22 Added green indicator to ordering information

07/25/08: Page 9 Corrected a typo in the DC Chars table
01/19/09: Page 22 Removed "IDT" from orderable part number
10/03/14: Page 22 Added Tape & Reel to the Ordering Information
06/20/18: Product Discontinuation Notice - PDN# SP-17-02

Last time buy expires June 15, 2018

09/12/19: Page 2, 3 & 4 Updated package codes

Page 22 Added Orderable Part Information table and removed IDT Clock Solution table

11/04/19: Page 22 Corrected "ns" to "MHz" in the header of the Orderable Part Information tables

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

CY6116A-35DMB CY7C1049GN-10VXI GS8161Z36DD-200I GS88237CB-200I RMLV0408EGSB-4S2#AA0 IDT70V5388S166BG
IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6F2008V2E-LF70000 K6T4008C1B-GB70 CY7C1353S-100AXC
AS6C8016-55BIN AS7C164A-15PCN 515712X IDT71V67603S133BG IS62WV51216EBLL-45BLI IS63WV1288DBLL-10HLI
IS66WVE2M16ECLL-70BLI IS66WVE4M16EALL-70BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KVE33133AXI 8602501XA 5962-3829425MUA 5962-3829430MUA 5962-8866201YA 5962-8866204TA 5962-9062007MXA 59629161705MXA GS882Z18CD-150I 8413202RA 5962-8866208YA 5962-8866203YA IS61WV102416DBLL-10BLI IS66WVC2M16ECLL7010BLI CY7C1380KV33-250AXC AS6C8016-55BINTR GS81284Z18B-250I AS7C34096B-10TIN GS84018CB-200I
IS62WV25616EALL-55TLI IS61WV204816BLL-10TLI GS8128418B-167IV CY7C1460KV25-200BZXI CY7C1315KV18-333BZXC
CY62157G30-45ZSXI 71V016SA12YG RMLV0416EGBG-4S2#AC0 CY62126EV18LL-70BVXI