




1M x 18 2.5V Synchronous ZBT™ SRAM 2.5V I/O, Burst Counter Flow-Through Outputs

Features

- ◆ 1M x 18 memory configuration
- Supports high performance system speed 100 MHz (7.5 ns Clock-to-Data Access)
- ◆ ZBTTM Feature No dead cycles between write and read cycles
- ◆ Internally synchronized output buffer enable eliminates the need to control OE
- ◆ Single R/W (READ/WRITE) control pin
- 4-word burst capability (Interleaved or linear)
- ◆ Individual byte write (BW1 BW2 control (May tie active)

- Three chip enables for simple depth expansion
- 2.5V power supply (±5%)
- 2.5V (±5%) I/O Supply (VDDQ)
- Power down controlled by ZZ input
- Boundary Scan JTAG Interface (IEEE 1149.1 Compliant)
- Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA)
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see Ordering Information

Functional Block Diagram — 1M x 18



Description

The IDT71T75902 is a 2.5V high-speed 18,874,368-bit (18 Megabit) synchronous SRAM organized as 1M x 18. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus it has been given the name ZBT $^{\text{TM}}$, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and on the next clock cycle the associated data cycle occurs, be it read or write.

The IDT71T75902 contain address, data-in and control signal registers. The outputs are flow-through (no output data register). Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71T75902 to be suspended as long as necessary. All synchronous inputs are ignored when CEN is high and the internal device registers will hold their previous values.

There are three chip enable pins $(\overline{CE}_1, CE_2, \overline{CE}_2)$ that allow the user to deselect the device when desired. If any one of these three is not asserted when ADV/ \overline{LD} is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state one cycle after the chip is deselected or a write is initiated.

The IDT71T75902 has an on-chip burst counter. In the burst mode, the IDT71T75902 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the \overline{LBO} input pin. The \overline{LBO} pin selects between linear and interleaved burst sequence. The ADV/ \overline{LD} signal is used to load a new external address (ADV/ \overline{LD} = LOW) or increment the internal burst counter (ADV/ \overline{LD} = HIGH).

The IDT71T75902 SRAM utilizes a high-performance CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm 100-pin plastic thin quad flatpack (TQFP) as well as a 119 ball grid array (BGA).

Pin Description Summary

A0-A19	Address Inputs	Input	Synchronous
Œ1, CE2, Œ2	Chip Enables	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
BW1, BW2	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance Burst Address/Load New Address	Input	Synchronous
<u>LBO</u>	Linear/Interleaved Burst Order	Input	Static
TMS	Test Mode Select	Input	N/A
TDI	Test Data Input	Input	N/A
TCK	Test Clock	Input	N/A
TDO	Test Data Output	Output	N/A
TRST	JTAG Reset (Optional)	Input	Asynchronous
27	Sleep Mode	Input	Synchronous
I/O0-I/O31, I/OP1-I/OP2	Data Input/Output	I/O	Synchronous
VDD, VDDQ	Core Power, VO Power	Supply	Static
Vss	Ground	Supply	Static

5319 tbl 01a

Symbol	Pin Function	I/O	Activ-	Description
A0-A19	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/\overline{LD} low, \overline{CEN} low, and true chip enables.
ADV/LD	Advance / Load	I	N/A	ADV/\overline{LD} is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/\overline{LD} is low with the chip deselected, any burst in progress is terminated. When ADV/\overline{LD} is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/\overline{LD} is sampled high.
R/W	Read / Write	-	N/A	R/\overline{W} signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place one clock cycle later.
CEN	Clock Enable	-	LOW	Synchronous Clock Enable Input. When $\overline{\text{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CEN}}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\text{CEN}}$ must be sampled low at rising edge of clock.
BW1-BW2	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When $R\overline{W}$ and ADV/\overline{LD} are sampled low) the appropriate byte write signal (\overline{BW}_1 - \overline{BW}_2) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when $R\overline{W}$ is sampled high. The appropriate byte(s) of data are written into the device one cycle later. \overline{BW}_1 - \overline{B}_2 can all be tied low if always doing write to the entire 18-bit word.
CE1, CE2	Chip Enables	I	LOW	Synchronous active low chip enable. $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ are used with CE2 to enable the IDT71T75902 ($\overline{\text{CE}}_1$ or $\overline{\text{CE}}_2$ sampled high or CE2 sampled low) and ADV/ $\overline{\text{LD}}$ low at the rising edge of clock, initiates a deselect cycle. The ZBT [™] has a one cycle deselect, i.e., the data bus will tri-state one clock cycle after deselect is initiated.
CE2	Chip Enable	_	HIGH	Synchronous active high chip enable. CE2 is used with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ to enable the chip. CE2 has inverted polarity but otherwise identical to $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$.
CLK	Clock	1	N/A	This is the clock input to the IDT71T75902. Except for $\overline{\text{OE}}$, all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 I/OP1-I/OP2	Data Input/Output	I/O	N/A	Data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register).
ĪВО	Linear Burst Order	I	LOW	Burst order selection input. When \overline{LBO} is high the Interleaved burst sequence is selected. When \overline{LBO} is low the Linear burst sequence is selected. \overline{LBO} is a static input, and it must not change during device operation.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. $\overline{\text{OE}}$ must be low to read data from the IDT71T75902. When $\overline{\text{OE}}$ is HIGH the I/O pins are in a high-impedance state. $\overline{\text{OE}}$ does not need to be actively controlled for read and write cycles. In normal operation, $\overline{\text{OE}}$ can be tied low.
TMS	Test Mode Select	_	N/A	Gives input command for TAP controller; sampled on rising edge of TCK. This pin has an internal pullup.
TDI	Test Data Input	_	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from falling edge of TCK. This pin has an internal pullup.
TDO	Test Data Output	0	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
TRST	JTAG Reset (Optional)	I	LOW	Optional asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup. Only available in BGA package.
ZZ	Sleep Mode	I	HIGH	Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71T75902 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pulldown.
Vdd	Power Supply	N/A	N/A	2.5V core power supply.
VDDQ	Power Supply	N/A	N/A	2.5V I/O Supply.
	Ground	N/A	N/A	Ground.

5319 tbl 02a

 $1. \ \ \text{All synchronous inputs must meet specified setup and hold times with respect to CLK}.$

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial	Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +3.6	-0.5 to +3.6	V
VTERM ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to V _{DD}	-0.5 to V _{DD}	V
VTERM ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	-0.5 to VDD +0.5	V
VTERM ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	-0.5 to VDDQ +0.5	V
TA ⁽⁷⁾	Operating Ambient Temperature	0 to +70	-40 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	-55 to +125	۰C
Рт	Power Dissipation	2.0	2.0	W
Іоит	DC Output Current	50	50	mA

5319 thl 06

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- 3. VDDQ terminals only.
- 4. Input terminals only.
- 5. I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. During production testing, the case temperature equals Ta.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	2.375	2.5	2.625	٧
VDDQ	I/O Supply Voltage	2.375	2.5	2.625	٧
Vss	Ground	0	0	0	٧
VIH	Input High Voltage — Inputs	1.7	_	VDD +0.3	٧
VIH	Input High Voltage — I/O	1.7	_	VDDQ +0.3 ⁽²⁾	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.7	V

5319 tbl 03

NOTE:

1. VIL (min.) = -0.8V for pulse width less than tcyc/2, once per cycle.

Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature ⁽¹⁾	Vss	VDD	VDDQ
Commerical	0 °C to +70 °C	OV	2.5V ± 5%	2.5V ± 5%
Industrial	-40 °C to +85 °C	OV	2.5V ± 5%	2.5V ± 5%

NOTE:

5319 tbl

1. During production testing, the case temperature equals the ambient temperature.

TQFP Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	5	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5319 tbl 07

BGA Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$


Symbol	Parameter ⁽¹⁾	Conditions	Мах.	Unit
Cin	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

NOTE:

5319 tbl 07a

1. This parameter is guaranteed by device characterization, but not production tested.

Pin Configuration — 1M x 18, PKG100^(1,2,3,4)



Top View 100 TQFP

NOTES:

- 1. Pins 14 and 66 do not have to be connected directly to Vss as long as the input voltage is \leq VIL.
- 2. Pin 16 does not have to be connected directly to VDD as long as the input voltage is \geq VIH.
- 3. Pins 38, 39 and 43 will be pulled internally to Vpb if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. Pins 38, 39 and 43 could be left unconnected. Or all JTAG inputs (TMS, TDI and TCK) pins 38, 39 and 43 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- 4. This text does not indicate orientation of the actual part-marking.

Pin Configuration — 1M x 18, BG119, BGG119^(1,2,3,4,5)

	1	2	3	4	5	6	7
Α	VDDQ	A 6	A 4	A 19	A 8	A 16	VDDQ
В	NC	CE ₂	A 3	ADV/LD	A 9	CE ₂	NC
С	NC	A 7	A2	VDD	A 13	A 17	NC
D	I/O ₈	NC	Vss	NC	Vss	VO _{P1}	NC
Ε	NC	I/O ₉	Vss	Œ1	Vss	NC	I/O 7
F	VDDQ	NC	Vss	Œ	Vss	I/O ₆	VDDQ
G	NC	I/O 10	\overline{BW}_2	A 18	Vss	NC	I/O ₅
Н	I/O ₁₁	NC	Vss	R/W	Vss	I/O ₄	NC
J	VDDQ	VDD	VDD ⁽²⁾	VDD	Vss ⁽¹⁾	VDD	VDDQ
K	NC	I/O ₁₂	Vss	CLK	Vss	NC	I/O ₃
L	I/O ₁₃	NC	Vss	NC	BW ₁	I/O ₂	NC
М	VDDQ	I /O ₁₄	Vss	CEN	Vss	NC	VDDQ
N	I/O ₁₅	NC	Vss	A 1	Vss	I /O ₁	NC
Р	NC	I/O _{P2}	Vss	A ₀	Vss	NC	I/O ₀
R	NC	A 5	LBO	VDD	Vss ⁽¹⁾	A 12	NC
T	NC	A 10	A 15	NC ⁽³⁾	A 14	A 11	ZZ
U	VDDQ	NC/TMS ⁽³⁾	NC/TDI ⁽³⁾	NC/TCK ⁽³⁾	NC/TDO(3)	NC/TRST(3)	VDDQ

5319 tbl 25a

Top View 119 BGA

NOTES:

- 1. Pins R5 and J5 do not have to be connected directly to Vss as long as the input voltage is \leq VIL
- 2. Pin J3 does not have to be connected directly to VDD as long as the input voltage is $\geq VIH$.
- U2, U3, U4 and U6 will be pulled internally to Vpp if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. U2, U3, U4 and U6 could be tied to VDD or VSS and U5 should be left unconnected. Or all JTAG inputs (TMS, TDI, and TCK and TRST) U2, U3, U4 and U6 could be left unconnected "NC" and $the JTAG\,circuit\,will\,remain\,disabled\,from\,power\,up.$
- 4. TRST is offered as an optional JTAG reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.
- 5. This text does not indicate orientation of the actual part-marking.

Synchronous Truth Table⁽¹⁾

CEN	R/W	<u>CE</u> 1, <u>CE</u> 2 ⁽⁵⁾	ADV/LD	B₩x	ADDRESS USED	PREVIOUS CYCLE CURRENT CYCLE		I/O (One cycle later)
L	L	L	L	Valid	External	X	LOAD WRITE	D ⁽⁷⁾
L	Н	L	L	Х	External	X	LOAD READ	Q ⁽⁷⁾
L	Х	Х	Н	Valid	Internal	Load Write / Burst Write	BURST WRITE (Advance burst counter) ⁽²⁾	D ⁽⁷⁾
L	Х	Х	Н	Х	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) ⁽²⁾	Q ⁽⁷⁾
L	Х	Н	L	Χ	Х	Х	DESELECT or STOP ⁽³⁾	HIZ
L	Х	Х	Н	Х	Х	DESELECT / NOOP	NOOP	HIZ
Н	Х	Х	Х	Χ	Х	X	SUSPEND ⁽⁴⁾	Previous Value

NOTES:

5319 tbl 08

- 1. L = VIL, H = VIH, X = Don't Care.
- 2. When ADV/\overline{\text{LD}} signal is sampled high, the internal burst counter is incremented. The R/\overline{\text{W}} signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/\overline{\text{W}} signal when the first address is loaded at the beginning of the burst cycle.
- 3. Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state one cycle after deselect is initiated.
- 4. When $\overline{\text{CEN}}$ is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Osremains unchanged.
- 5. To select the chip requires $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$ on these chip enable pins. The chip is deselected if any one of the chip enables is false.
- 6. Device Outputs are ensured to be in High-Z during device power-up.
- 7. Q data read from the device, D data written to the device.

Partial Truth Table for Writes⁽¹⁾

OPERATION	R/W	BW ₁	BW ₂
READ	Н	Х	Х
WRITE ALL BYTES	L	L	L
WRITE BYTE 1 (VO[0:7], VOP1) ⁽²⁾	L	L	Н
WRITE BYTE 2 (VO[8:15], VOP2) ⁽²⁾	L	Н	L
NO WRITE	L	Н	Н

5319 tbl 09a

NOTES:

- 1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care.
- 2. Multiple bytes may be selected during the same cycle.

Interleaved Burst Sequence Table (**LBO**=VDD)

			•						
	Sequ	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	Α0	A1	A0	
First Address	0	0	0	1	1	0	1	1	
Second Address	0	1	0	0	1	1	1	0	
Third Address	1	0	1	1	0	0	0	1	
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0	

NOTE:

3317 (0) 10

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.


Linear Burst Sequence Table (**LBO**=Vss)

	Sequ	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0	
First Address	0	0	0	1	1	0	1	1	
Second Address	0	1	1	0	1	1	0	0	
Third Address	1	0	1	1	0	0	0	1	
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0	

NOTE:

5319 tbl 11

Functional Timing Diagram⁽¹⁾



5319 drw 03a

NOTES:

- 1. This assumes $\overline{\text{CEN}}$, $\overline{\text{CE}}_1$, CE2 and $\overline{\text{CE}}_2$ are all true.
- 2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles (2)

Cycle	Address	R/W	ADV/LD	ՇĒ ₁ ⁽¹⁾	CEN	B₩x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Χ	Χ	D1	Load read
n+1	X	Χ	Н	Χ	ا ـ	Χ	L	Q ₀	Burst read
n+2	A 1	Н	L	L	L	Х	L	Q0+1	Load read
n+3	Х	Χ	L	Н	L	Χ	L	Q1	Deselect or STOP
n+4	Х	Х	Н	Х	L	Χ	Х	Z	NOOP
n+5	A2	Н	L	L	L	Χ	Х	Z	Load read
n+6	Х	Χ	Н	Χ	L	Χ	L	Q2	Burst read
n+7	X	Χ	L	Н	ا ـ	Χ	L	Q2+1	Deselect or STOP
n+8	Аз	L	L	L	L	L	Х	Z	Load write
n+9	Χ	Χ	Н	Χ	L	L	Х	D3	Burst write
n+10	A4	L	L	L	ا ـ	L	Χ	D3+1	Load write
n+11	Х	Χ	L	Н	L	Χ	Х	D4	Deselect or STOP
n+12	Х	Χ	Н	Χ	L	Χ	Х	Z	NOOP
n+13	A 5	L	L	L	L	L	Х	Z	Load write
n+14	A 6	Н	L	L	L	Χ	Х	D ₅	Load read
n+15	A 7	L	L	L	L	L	L	Q6	Load write
n+16	Х	Х	Н	Χ	L	L	Х	D7	Burst write
n+17	A8	Н	L	L	L	Х	Х	D7+1	Load read
n+18	X	Χ	Н	Χ	L	Χ	L	Q8	Burst read
n+19	А9	L	L	L	L	L	L	Q8+1	Load write

NOTES:

- 1. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.
- 2. H = High; L = Low; X = Don't Care; Z = High Impedance.

Read Operation⁽¹⁾

Cycle	Address	R/₩	ADV/LD	<u>C</u> E₁ ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Χ	Х	Χ	Address and Control meet setup
n+1	Χ	Χ	Х	Χ	Χ	Χ	L Q ₀ Contents of Address		Contents of Address Ao Read Out

NOTES: 5319 tbl 13

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. \overline{CE}_2 timing transition is identical to \overline{CE}_1 signal. \overline{CE}_2 signals.

Burst Read Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	C E₁ ⁽²⁾	CEN	₿₩x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Χ	Χ	Н	Χ	L	Χ	L	Q ₀	Address Ao Read Out, Inc. Count
n+2	Χ	Χ	Н	Χ	L	Χ	L	Q0+1	Address A ₀₊₁ Read Out, Inc. Count
n+3	Χ	Χ	Н	Χ	L	Χ	L	Q0+2	Address A ₀₊₂ Read Out, Inc. Count
n+4	Χ	Χ	Н	Χ	L	Χ	L	Q0+3	Address A ₀₊₃ Read Out, Load A ₁
n+5	A1	Н	L	L	L	Χ	L	Q0	Address Ao Read Out, Inc. Count
n+6	Χ	Χ	Н	Χ	L	Χ	L	Q1	Address A1 Read Out, Inc. Count
n+7	A2	Н	L	L	L	Х	L	Q1+1	Address A ₁₊₁ Read Out, Load A ₂

NOTES:

5319 tbl 14

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

Write Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	C E₁ ⁽²⁾	CEN	BWx	BWx OE		Comments
n	Ao	L	L	L	L	L	Χ	Х	Address and Control meet setup
n+1	Х	Х	Х	Χ	L	Χ	Χ	D ₀	Write to Address Ao

NOTES:

5319 tbl 15

- 1. \underline{H} = High; L = Low; X = Don't Care; \underline{Z} = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

Burst Write Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	ՇĒ ₁ ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments
n	A ₀	L	L	L	L	L	Χ	Χ	Address and Control meet setup
n+1	Х	Χ	Н	Χ	L	L	Χ	Do	Address Ao Write, Inc. Count
n+2	Х	Χ	Н	Χ	Ш	L	Χ	D0+1	Address A ₀₊₁ Write, Inc. Count
n+3	X	Χ	Н	Χ	L	L	Χ	D0+2	Address A ₀₊₂ Write, Inc. Count
n+4	X	Χ	Н	Χ	Ш	L	Χ	D0+3	Address A ₀₊₃ Write, Load A ₁
n+5	A 1	L	L	L	L	L	Χ	Do	Address Ao Write, Inc. Count
n+6	X	Χ	Н	Χ	L	L	Χ	D1	Address A1 Write, Inc. Count
n+7	A2	L	L	Ĺ	L	L	Χ	D1+1	Address A ₁₊₁ Write, Load A ₂

NOTES:

- H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

Read Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/₩	ADV/LD	CE ₁ (2)	CEN	₿₩x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Χ	Χ	Χ	Address Ao and Control meet setup
n+1	Х	Χ	Х	Х	Н	Χ	Χ	Χ	Clock n+1 Ignored
n+2	A 1	Н	L	L	Ш	Χ	L	Q ₀	Address Ao Read out, Load A1
n+3	Х	Χ	Х	Χ	Н	Χ	L	Q ₀	Clock Ignored. Data Qo is on the bus.
n+4	Х	Χ	Х	Х	Н	Χ	L	Q ₀	Clock Ignored. Data Qo is on the bus.
n+5	A2	Н	L	L	L	Χ	L	Q1	Address A ₁ Read out, Load A ₂
n+6	Аз	Н	L	L	L	Χ	L	Q2	Address A ₂ Read out, Load A ₃
n+7	A4	Н	L	L	L	Χ	L	Q 3	Address A ₃ Read out, Load A ₄

NOTES:

5319 tbl 17

- 1. \underline{H} = High; L = Low; X = Don't Care; \underline{Z} = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

Write Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/₩	ADV/LD	C E₁ ⁽²⁾	CEN	₿₩x	ŌĒ	I/O	Comments
n	A ₀	L	L	L	L	L	Х	Х	Address Ao and Control meet setup.
n+1	Х	Χ	Х	Χ	Н	Χ	Χ	Х	Clock n+1 Ignored.
n+2	A 1	L	L	L	L	L	Х	Do	Write data Do, Load A1.
n+3	Х	Χ	Х	Χ	Н	Χ	Χ	Х	Clock Ignored.
n+4	X	Χ	Х	Χ	Н	Χ	Χ	Х	Clock Ignored.
n+5	A2	L	L	L	L	L	Х	D1	Write Data D1, Load A2
n+6	Аз	L	L	L	L	L	Χ	D2	Write Data D2, Load A3
n+7	A4	L	L	L	L	L	Х	D3	Write Data D3, Load A4

- 1. \underline{H} = High; L = Low; X = Don't Care; \underline{Z} = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

Read Operation with Chip Enable Used(1)

Cycle	Address	R/₩	ADV/LD		CEN	B₩x	ŌĒ	I/O ⁽³⁾	Comments
n	Х	Χ	L	Н	L	Χ	Χ	?	Deselected.
n+1	X	Χ	L	Н	L	Χ	Х	Z	Deselected.
n+2	A ₀	Н	L	L	L	Χ	Χ	Z	Address Ao and Control meet setup.
n+3	X	Χ	L	Н	L	Χ	┙	Q ₀	Address Ao read out, Deselected.
n+4	A 1	Н	L	L	L	Χ	Χ	Z	Address A ₁ and Control meet setup.
n+5	X	Χ	L	Н	L	Χ	L	Q1	Address A ₁ read out, Deselected.
n+6	Х	Χ	L	Н	L	Χ	Х	Z	Deselected.
n+7	A2	Н	L	L	L	Χ	Х	Z	Address A ₂ and Control meet setup.
n+8	X	Χ	L	Н	L	Χ	L	Q 2	Address A ₂ read out, Deselected.
n+9	Χ	Χ	L	Н	L	Χ	Χ	Z	Deselected.

NOTES:

5319 tbl 19

- 1. H = High; L = Low; X = Don't Care; Y = Don't Know; Z = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.
- 3. Device outputs are ensured to be in High-Z during device power-up.

Write Operation with Chip Enable Used⁽¹⁾

Cycle	Address	R/₩	ADV/LD	<u>CE</u> (2)	CEN	₩x	ŌĒ	I/O	Comments
n	Х	Χ	L	Н	L	Χ	Χ	?	Deselected.
n+1	Х	Χ	L	Н	L	Χ	Х	Z	Deselected.
n+2	A ₀	L	L	L	L	L	Χ	Z	Address Ao and Control meet setup
n+3	Х	Χ	L	Н	L	Χ	Χ	D ₀	Data Do Write In, Deselected.
n+4	A 1	L	L	L	L	L	Χ	Z	Address A ₁ and Control meet setup
n+5	Х	Χ	L	Н	L	Χ	Χ	D1	Data D ₁ Write In, Deselected.
n+6	Х	Χ	L	Н	L	Х	Х	Z	Deselected.
n+7	A ₂	L	L	L	L	L	Χ	Z	Address A ₂ and Control meet setup
n+8	Х	Χ	L	Н	L	Χ	Χ	D2	Data D ₂ Write In, Deselected.
n+9	Х	Χ	L	Н	L	Χ	Х	Z	Deselected.

NOTES:

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 2.5V±5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Iu	Input Leakage Current	$V_{DD} = Max., V_{IN} = 0V \text{ to } V_{DD}$		5	μΑ
Iu	LBO, JTAG and ZZ Input Leakage Current ⁽¹⁾	VDD = Max., VIN = 0V to VDD	1	30	μΑ
ILO	Output Leakage Current	Vout = 0V to Vcc	1	5	μΑ
Vol	Output Low Voltage	IOL = +6mA, $VDD = Min$.	_	0.4	V
Voh	Output High Voltage	Iон = -6mA, Vdd = Min.	2.0	_	V

NOTE:

5319 tbl 21


DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ ($VDD = 2.5V \pm 5\%$)

Comple of	Donomoston	Took Conditions	7.5	ins	8.5	ns	l lesia
Symbol	Parameter	Test Conditions	Com'l	Ind	Com'l	Ind	Unit
lod	Operating Power Supply Current	Device Selected, Outputs Open, ADV/ \overline{LD} = X, V _{DD} = Max., V _{IN} \geq V _{IH} or \leq V _{IL} , f = fMax ⁽²⁾	275	295	225	245	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = Max., \ V_{IN} \ge V_{HD} \ or \le V_{LD}, \\ f = 0^{(2,3)}$	40	60	40	60	mA
lsB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = Max., \ V_{IN} \ge V_{HD} \ or \le V_{LD}, \\ f = f_{MAX}^{(2,3)}$	105	125	95	115	mA
ISB3	ldle Power Supply Current	$\label{eq:decomposition} \begin{split} & \frac{\text{Device Selected, Outputs Open,}}{\overline{\text{CEN}}} & \geq \text{ViH, Vdd} = \text{Max.,} \\ & \text{Vin} & \geq \text{VHD or } \leq \text{VLD, } f = \text{fmax}^{(2,3)} \end{split}$	60	80	60	80	mA
lzz	Full Sleep Mode Supply Current		40	60	40	60	mA

NOTES:

5319 tbl 22a

- 1. All values are maximum guaranteed values.
- 2. At f = fmax, inputs are cycling at the maximum frequency of read cycles of 1/tcyc; f=0 means no input lines are changing.
- 3. For I/Os VHD = VDDQ 0.2V, VLD = 0.2V. For other inputs VHD = VDD 0.2V, VLD = 0.2V.






Figure 2. Lumped Capacitive Load, Typical Derating

AC Test Conditions

Input Pulse Levels	0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	(Vddo/2)
Output Reference Levels	(Vddo/2)
Output Load	Figure 1

^{1.} The LBO, TMS, TDI, TCK and TRST pins will be internally pulled to Vpp and the ZZ pin will be internally pulled to Vss if they are not actively driven in the application.

AC Electrical Characteristics

(VDD = 2.5V±5%, Commercial and Industrial Temperature Ranges)


		7.	7.5ns		8.5ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
	1			1		Т
tcyc	Clock Cycle Time	10		11		ns
tсн ⁽¹⁾	Clock High Pulse Width	2.5		3.0		ns
tcL ⁽¹⁾	Clock Low Pulse Width	2.5		3.0		ns
Output Par	rameters					
tcd	Clock High to Valid Data		7.5		8.5	ns
tcdc	Clock High to Data Change	2		2	—	ns
tclz ^(2,3,4)	Clock High to Output Active	3		3		ns
tchz ^(2,3,4)	Clock High to Data High-Z		5		5	ns
toe	Output Enable Access Time		5		5	ns
tolz ^(2,3)	Output Enable Low to Data Active	0		0	_	ns
tohz ^(2,3)	Output Enable High to Data High-Z		5	_	5	ns
Set Up Tin	nes	'				
tse	Clock Enable Setup Time	2.0		2.0		ns
tsa	Address Setup Time	2.0		2.0		ns
tsd	Data In Setup Time	2.0		2.0		ns
tsw	Read/Write (R/W) Setup Time	2.0	_	2.0	_	ns
tsadv	Advance/Load (ADV/LD) Setup Time	2.0	_	2.0	_	ns
tsc	Chip Enable/Select Setup Time	2.0	_	2.0		ns
tsB	Byte Write Enable (BWx) Setup Time	2.0		2.0	—	ns
Hold Time	s					
the	Clock Enable Hold Time	0.5		0.5		ns
tha	Address Hold Time	0.5		0.5		ns
thd	Data In Hold Time	0.5	_	0.5	_	ns
tHW	Read/Write (R/W) Hold Time	0.5		0.5	_	ns
thadv	Advance/Load (ADV/LD) Hold Time	0.5	_	0.5	_	ns
tHC	Chip Enable/Select Hold Time	0.5		0.5		ns
tнв	Byte Write Enable (BWx) Hold Time	0.5	_	0.5		ns

NOTES:

5319 tbl 24a


- 1. Measured as HIGH above 0.6Vppq and LOW below 0.4Vppq.
- 2. Transition is measured $\pm 200 \text{mV}$ from steady-state.
- 3. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
- 4. To avoid bus contention, the output buffers are designed such that tcHz (device turn-off) is about 1ns faster than tcLz (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tcLz is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 2.625V) than tcHz, which is a Max. parameter (worse case at 70 deg. C, 2.375V).

Timing Waveform of Read Cycle^(1,2,3,4)



- 1. Q(A1) represents the first output from the external address A1. Q(A2) represents the first output from the external address A2; Q(A2+1) represents the next output data in the burst sequence
 - of the base address A_2 , etc. where address bits A_0 and A_1 are advancing for the four word burst in the sequence defined by the state of the LBO input. CE2 timing transitions are identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals. For example, when \overline{CE}_1 and \overline{CE}_2 are LOW on this waveform, CE2 is HIGH. Burst ends when new address and control are loaded into the SRAM by sampling \overline{ADVILD} LOW.
- RW is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.

Timing Waveform of Write Cycles^(1,2,3,4,5)




- 1. D (A1) represents the first input to the external address A1. D (A2) represents the first input to the external address A2; D (A2+1) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

 - CE2 timing transitions are identical but inverted to the Œ1 and Œ2 signals. For example, when Œ1 and Œ2 are LOW on this waveform, CE2 is HIGH.

 Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.

 R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.
- Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

Timing Waveform of Combined Read and Write Cycles (1,2,3)




- 1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.


 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.

 3. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in one
 - cycle before the actual data is presented to the SRAM.


Timing Waveform of **CEN** Operation^(1,2,3,4)



Timing Waveform of $\overline{\textbf{CS}}$ Operation^(1,2,3,4)



JTAG Interface Specification



NOTES:

- 1. Device inputs = All device inputs except TDI, TMS and $\overline{\text{TRST}}$.
- 2. Device outputs = All device outputs except TDO.
- 3. During power up, TRST could be driven low or not be used since the JTAG circuit resets automatically. TRST is an optional JTAG reset.

JTAG AC Electrical Characteristics (1,2,3,4)

Orialac				
Symbol	Parameter	Min.	Max.	Units
tucyc	JTAG Clock Input Period	100		ns
исн	JTAG Clock HIGH	40	_	ns
tucL	JTAG Clock Low	40		ns
tır	JTAG Clock Rise Time	_	5 ⁽¹⁾	ns
UF	JTAG Clock Fall Time		5 ⁽¹⁾	ns
URST	JTAG Reset	50	_	ns
tursr	JTAG Reset Recovery	50		ns
tico	JTAG Data Output		20	ns
tudo	JTAG Data Output Hold	0	_	ns
tıs	JTAG Setup	25		ns
tлн	JTAG Hold	25		ns

15319 tbl 01

NOTES:

- 1. Guaranteed by design.
- 2. AC Test Load (Fig. 1) on external output signals.
- $3. \quad \text{Refer to ACTest Conditions stated earlier in this document}.$
- ${\it 4.} \quad {\it JTAG}\,operations\,occur\,at\,one\,speed\,(10MHz).\,The\,base\,device\,may\,run\,at\,any\,speed\,specified in this datasheet.$

Scan Register Sizes

Register Name	Bit Size		
Instruction (IR)	4		
Bypass (BYR)	1		
JTAG Identification (JIDR)	32		
Boundary Scan (BSR)	Note (1)		

15319 tbl 03

NOTE

 The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

JTAG Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0x2	Reserved for version number.
IDT Device ID (27:12)	0x223	Defines IDT part number 71T75902
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT.
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register.

15319 tbl 02a

Available JTAG Instructions


Instruction	Description	OPCODE
EXTEST	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.	0000
SAMPLE/PRELOAD	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.	0001
DEVICE_ID	Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO.	0010
HIGHZ	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.	0011
RESERVED		0100
RESERVED	Several combinations are reserved. Do not use codes other than those	0101
RESERVED	identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions.	0110
RESERVED		0111
CLAMP	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.	1000
RESERVED		1001
RESERVED	Corre de aboue	1010
RESERVED	Same as above.	1011
RESERVED		1100
VALIDATE	Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification.	1101
RESERVED	Same as above.	1110
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length.	1111

15319tbl 04

NOTES:

- 1. Device outputs = All device outputs except TDO.
- 2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.


Timing Waveform of **OE** Operation⁽¹⁾



NOTE:

1. A read operation is assumed to be in progress.

Ordering Information



NOTES:

- 1. Contact your local sales office for industrial temp range for other speeds, packages and powers.
- 2. Green parts available. For specific speeds, packages and powers contact your local sales office.

5319 drw 12

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
75 71T75902S75BG		BG119	PBGA	С
	71T75902S75BG8	BG119	PBGA	С
	71T75902S75BGG	BGG119	PBGA	С
	71T75902S75BGG8	BGG119	PBGA	С
71T75902S75PFG		PKG100	TQFP	С
	71T75902S75PFG8	PKG100	TQFP	С
	71T75902S75PFGI	PKG100	TQFP	_
	71T75902S75PFGI8	PKG100	TQFP	_
85	71T75902S85BG	BG119	PBGA	С
	71T75902S85BG8	BG119	PBGA	С
	71T75902S85BGG	BGG119	PBGA	С
	71T75902S85BGG8	BGG119	PBGA	С

5319t27.tbl

Datasheet Document History

_		Docament	3
Rev	<u>Date</u>	<u>Pages</u>	Description
0	05/25/00		Created Advance Information Datasheet
1	08/24/01	p. 1, 25	Removed reference of BQ165 package
		p. 8	Removed page of the 165 BGA pin configuration
		p. 24	Removed page of the 165 BGA package diagram outline
2	10/16/01	p. 7	Corrected 3.3V to 2.5V in Note 3
3	12/21/01	p. 5-7	Added clarification to JTAG pins, allow for NC. Added 36M address pin locations
4	05/29/02	p. 21	Corrected 100-pin TQFP package drawing
5	06/07/02	p. 1-4,7,14,21,22	Added complete JTAG functionality.
		p. 2,14	Added notes for ZZ pin internal pulldown and ZZ leakage current.
		p. 14	Updated ISB3 power supply current from 40 to 60mA for all speeds.
6	11/19/02	p.1-26	Changed datasheet from Advanced information to final release.
7	05/23/03	p.5,6,14,15,25	Added I-temp to the datasheet.
•	00/20/00	p.6	Updated 165 BGA table.
8	04/01/04	p.1	Updated logo with new design.
Ü	0 1/0 1/0 1	p.5,6	Clarified ambient and case operating temperatures.
		p.7	Updated I/O pin number order for the 119 BGA.
		p.24	Updated 119BGA Package Diagram Drawing.
9	02/20/09	p.25	Removed "IDT" from orderable parts number
10	09/08/17	p.1-23	Removed IDT 11011101101010101010101010101010101010
10	07/00/17	p. 1-23	In Features: Added text: "Green parts available, see Ordering Information"
		μ. ι	Moved the FBD from page 3 to page 1 & the Pin Description Summary from page 1 to page 2
		m 2	& the Pin Definitions from page 2 to page 3 in accordance with our standard datasheet format
		p.2	Description text corrected grammatical errors
		p.2-3	Removed BW4 & replaced with BW2, removed I/OP4 and replaced with I/OP2 in the Pin Description
			Summary & Pin Definitions tables
		0	Updated "36-bit word" to "18-bit word" for \overline{BW} 1- \overline{BW} 2 in Pin Definitions table
		p.3	Removed Functional Block Diagram for 512K x 36
		p.4	Removed fBGA capacitance table as this package is no longer offered for this device
		p.5	Added IDT logo, device & in accordance with the packaging code added PKG100
		p.5	Removed Pin Configuration 512K x 36, PKG100
		p.5	Removed footnote 4. for Pin Configuration 1M x 18, 119BGA
		p.7	Removed Pin Configuration 512K X 36, 119BGA
		p.7	Removed Description columns for \overline{BW} 3 and \overline{BW} 4 and removed Write Byte 3 and Write Byte 4 rows
		0	from Partial Truth Table for Writes and removed footnote 3
		p.8	Replaced P[1:4] with P[1:2] in Functional Timing Diagram
		p.13	Removed 8.0ns column from DC Electrical Chars Table
		p.14	Removed 8.0ns column from AC Electrical Chars Table
		p.15-19	Removed \overline{BW}_1 - \overline{BW}_4 from all of the Timing Waveforms and replaced with \overline{BW}_1 - \overline{BW}_2
		p.21	Changes made to the JTAG Identification Register Definitions Table for Instruction
			Field IDT Device ID (27:12), where Value 0x221 was removed and 71T75702 was removed
			from the Description column
		p.22	Ordering Information added Tray, T&R and Green indicators
			Updated package codes in Ordering Information for TQFP from PK100 to PKG100
			& for BGA from BGA119 to BGG119
			Ordering Information removed 80 speed grade
			Added Orderable Part Information from idt.com
		p.23-24	Removed Package Diagram Outlines for TQFP (PSC-4045) and BGA (PSC-4063)
	04/07/20	p. 1-24	Rebranded as Renesas datasheet
		p, 1 & 23	Updated green and industrial temp range product offerings
		p.5 & 6	Updated package codes

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

CY6116A-35DMB CY7C1049GN-10VXI GS8161Z36DD-200I GS88237CB-200I RMLV0408EGSB-4S2#AA0 IDT70V5388S166BG
IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6F2008V2E-LF70000 K6T4008C1B-GB70 CY7C1353S-100AXC
AS6C8016-55BIN AS7C164A-15PCN 515712X IDT71V67603S133BG IS62WV51216EBLL-45BLI IS63WV1288DBLL-10HLI
IS66WVE2M16ECLL-70BLI IS66WVE4M16EALL-70BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KVE33133AXI 8602501XA 5962-3829425MUA 5962-3829430MUA 5962-8866201YA 5962-8866204TA 5962-9062007MXA 59629161705MXA GS882Z18CD-150I 8413202RA 5962-8866208YA 5962-8866203YA IS61WV102416DBLL-10BLI IS66WVC2M16ECLL7010BLI CY7C1380KV33-250AXC AS6C8016-55BINTR GS81284Z18B-250I AS7C34096B-10TIN GS84018CB-200I
IS62WV25616EALL-55TLI IS61WV204816BLL-10TLI GS8128418B-167IV CY7C1460KV25-200BZXI CY7C1315KV18-333BZXC
CY62157G30-45ZSXI 71V016SA12YG RMLV0416EGBG-4S2#AC0 CY62126EV18LL-70BVXI