## **FEATURES:**

- 256 x 256 channel non-blocking switch
- Automatic signal identification (ST-BUS®, GCI)
- 8 RX inputs 32 channels at 64 Kbit/s per serial line
- 8 TX outputs 32 channels at 64 Kbit/s per serial line
- Three-state serial outputs
- Microprocessor Interface (8-bit data bus)
- · Frame Integrity for data applications
- 5V Power Supply
- Operating Temperature Range -40°C to +85°C
- Available in 44-pin Plastic Leaded Chip Carrier (PLCC),
   44-pin Plastic Quad Flatpack (PQFP) and 40-pin Plastic Dip (P-DIP)

## **DESCRIPTION:**

The IDT728985 is a ST-BUS\*/GCI compatible digital switch controlled by a microprocessor. The IDT728985 can handle as many as 256, 64 Kbit/s input and output channels. Those 256 channels are divided into 8 serial inputs and outputs, each of which consists of 32 channels. The IDT728985 provides perchannel variable or constant throughput delay modes and microprocessor read

and write access to individual channels. As an important function of a digital switch is to maintain sequence integrity and minimize throughput delay, the IDT728985 is an ideal solution for most switching needs.


## **FUNCTIONAL DESCRIPTION**

Frame sequence, constant throughput delay, and guaranteed minimum delay are high priority requirements in today's integrated data and multimedia networks. The IDT728985 provides these functions on a per-channel basis using a standard microprocessor control interface. Each of the eight serial lines is designed to switch 64 Kbit/s PCM or N x 64 Kbit/s data.

In Processor Mode, the microprocessor can access the input and output time slots to control other devices such as ISDN transceivers and trunk interfaces. Supporting both GCI and ST-BUS\* formats, IDT728985 has incorporated an internal circuit to automatically identify the polarity and format of the frame synchronization.

A functional block diagram of the IDT728985 device is shown on page 1. The serial streams operate continuously at 2.048 Mb/s and are arranged in 125µs wide frames each containing 32,8-bit channels. Eight input (RX0-7) and

## **FUNCTIONAL BLOCK DIAGRAM**



**APRIL 2001** 

TX3

TX4 32

☐ TX5

□ TX6 30

\_\_\_\_ Do

**□** D1

25 D2 24 D3

23 D4

29 TX7

28 ☐ GND

27

26

DNC

INDEX

RX3

RX4 □

RX5 🗆

RX6 □

RX7

Vcc □


F0i □

C4i □


A0 🗀

A1 □

## **PIN CONFIGURATION**



PLCC: 0.05in. pitch, 0.65in. x 0.65in. (J44-1, order code: J) TOP VIEW



PQFP: 0.80mm pitch, 10mm x 10mm (DB44-1, order code: DB) TOP VIEW

NOTE:

1. DNC - Do Not Connect

PLASTIC DIP: 0.10in. pitch, 2.05in. x 0.60in. (P40-1, order code: P) TOP VIEW

## **PIN DESCRIPTIONS**

SYMBOL	NAME	I/O	DESCRIPTION
GND	Ground.		Ground Rail.
Vcc	Vcc		+5.0 Volt Power Supply.
DTA	Data Acknowledgment (Open Drain)	0	This active LOW output indicates that a data bus transfer is complete. A pull-up resistor is required at this output.
RX0-7	RX Input 0 to 7	1	Serial data input streams. These streams have 32 channels at data rates of 2.048 Mb/s.
F0i	Frame Pulse	I	This input accepts and automatically identifies frame synchronization signals formatted according to different backplane specifications such as ST-BUS® and GCI.
C4i	Clock	I	4.096 MHz serial clock for shifting data in and out of the data streams.
A0-A5	Address 0 to 5	1	These lines provide the address to IDT728985 internal registers.
DS	Data Strobe	I	This is the input for the active HIGH data strobe on the microprocessor interface. This input operates with $\overline{\text{CS}}$ to enable the internal read and write generation.
R/W	Read/Write	I	This input controls the direction of the data bus lines (D0-D7) during a microprocessor access.
<u>cs</u>	Chip Select	I	Active LOW input enabling a microprocessor read or write of control register or internal memories.
D0-D7	Data Bus 0 to 7	I/O	These pins provide microprocessor access to data in the internal control register. Connection Memory HIGH, Connection Memory LOW and data memory.
TX0-7	TX Outputs 0 to 7 (Three-state Outputs)	0	Serial data output streams. These streams are composed of 32, 64 Kbit/s channels at data rates of 2.048 Mb/s.
ODE	Output Drive Enable	I	This is an output enable for the TX0-7 serial outputs. If this input is LOW, TX0-7 are high-impedance. If this is HIGH, each channel may still be put into high-impedance by software control.
CCO	Control Channel Output	0	This output is a 2.048 Mb/s line which contains 256 bits per frame. The level of each bit is controlled by the contents of the CCO bit in the Connection Memory HIGH locations.

## **FUNCTIONAL DESCRIPTION (Cont'd)**

eight output (TX0-7) serial streams are provided in the IDT728985 device allowing a complete 256 x 256 channel non-blocking switch matrix to be constructed. The serial interface clock for the device is  $4.096\,\text{MHz}$ , as required in ST-BUS\* and GCI specifications.

The received serial data is internally converted to parallel by the on chip serial-to-parallel converters and stored sequentially in a 256-position Data Memory. By using an internal counter that is reset by the input  $8 \, \text{KHz}$  frame pulse,  $\overline{\text{F0i}}$ , the incoming serial data streams can be framed and sequentially addressed.

Depending on the type of information to be switched, the IDT728985 device can be programmed to perform time slot interchange functions with different throughput delay capabilities on a per-channel basis. The Variable Delay mode, most commonly used for voice applications, can be selected ensuring minimum throughput delay between input and output data. In Constant Delay mode, used in multiple or grouped channel data applications, the integrity of the information through the switch is maintained.

## **CONNECTION MEMORY**

Data to be output on the serial streams may come from two sources: Data Memory or Connection Memory. The Connection Memory is split into HIGH and LOW parts and is associated with particular TX output streams. In Processor Mode, data output on the TX streams is taken from the Connection Memory Low and originates from the microprocessor (Figure 2). Where as in Connection Mode (Figure 1), data is read from Data Memory and originated from the incoming RX streams. Data destined for a particular channel on the serial output stream is read internally during the previous channel time slot to allow time for memory access and internal parallel-to-serial conversion.

## **CONNECTION MODE**

In Connection Mode, the addresses of input source for all output channels are stored in the Connection Memory Low. The Connection Memory Low locations are mapped to corresponding 8-bit x 32-channel outputs. The contents of the Data Memory at the selected address are then transferred to the parallel-to-serial converters before being output. By having the output channel to specify the input channel through the Connection Memory, the same input channel can be broadcast to several output channels.

#### **PROCESSOR MODE**

In Processor Mode the CPU writes data to the Connection Memory Low locations which correspond to the output link and channel number. The contents of the Connection Memory Low are transferred to the parallel-to-serial converter one channel before it is to be output and are transmitted each frame to the output until it is changed by the CPU.

#### CONTROL

The Connection Memory High bits (Table 4) control the per-channel




Figure 1. Connection Mode

functions available in the IDT728985. Output channels are selected into specific modes such as: Processor Mode or Connection mode, Variable or Constant throughput delay modes, Output Drivers Enabled or in three-state condition. There is also one bit to control the state of the CCO output pin.

## **OUTPUT DRIVE ENABLE (ODE)**

The ODE pin is the master output three-state control pin. If the ODE input is held LOW all TDM (Time Division Multiplexed) outputs will be placed in high impedance regardless Connection Memory High programming. However, if ODE is HIGH, the contents of Connection Memory High control the output state on a per-channel basis.

#### **SERIAL INTERFACE TIMING**

The IDT728985 master clock ( $\overline{\text{C4i}}$ ) is 4.096 MHz signal allowing serial data link configuration at 2.048 Mb/s to be implemented. The IDT728985 can automatically detect the presence of an input frame pulse, identify the type of backplane present on the serial interface, and format the synchronization pulse according to ST-BUS® or GCI interface specifications (active HIGH in GCI or active LOW in ST-BUS®). Upon determining the correct interface Connected to the serial port, the internal timing unit establishes the appropriate serial data bit transmit and sampling edges. In ST-BUS® mode, every second falling edge of the 4.096 MHz clock marks a boundary and the input data is clocked in by the rising edge, three quarters of the way into the bit cell. In GCI mode every second rising edge of the 4.096 MHz clock marks the bit boundary while data sampling is performed during the falling edge, at three quarters of the bit boundaries.

## **DELAY THROUGH THE IDT728985**

The transfer of information from the input serial streams to the output serial streams results in a delay through the device. The delay through the IDT728985 device varies according to the mode selected in the  $\overline{\mbox{V}}/\mbox{C}$  bit of the Connection Memory High.

#### **VARIABLE DELAY MODE**

The delay in Variable Delay Mode is dependent only on the combination of source and destination on the input and output streams. The minimum delay achievable in the IDT728985 device is three time slots. In the IDT728985 device, the information that is to be output in the same channel position as the information is input (position n), relative to frame pulse, will be output in the following frame (channel n, frame n+1). The same occurs if the input channels succeeding (n+1, n+2) the channel position as the information is input.

The information switched to the third time slot after the input has entered the device (for instance, input channel 0 to output channel 3 or input channel 30 to output channel 1), is always output three channels later.

Any switching configuration that provides three or more time slots between input and output channels, will have a throughput delay equal to the difference




Figure 2. Processor Mode

between the output and input channels; i.e., the throughput delay will be less than one frame. Table 1 shows the possible delays for the IDT728985 device in Variable Delay Mode. An example is shown in Figure 3.

#### **CONSTANT DELAY MODE**

In this mode frame integrity is maintained in all switching configurations by making use of a multiple Data Memory buffer technique where input channels written in any of the buffers during frame N will be read out during frame N+2. In the IDT728985, the minimum throughput delay achievable in Constant Delay mode will be 32 time slots; for example, when input time slot 32 (channel 31) is switched to output time slot 1 (channel 0). Likewise, the maximum delay is achieved when the first time slot in a frame (channel 0) is switched to the last time slot in the frame (channel 31), resulting in 94 time slots of delay (see Figure 4).

To summarize, any input time slot from input frame N will be always switched to the destination time slot on output frame N+2. In Constant Delay mode the device throughput delay is calculated according to the following formula:

DELAY=[32+(32-IN)+(OUT-1)]

IN = the number of the input time slot (from 1 to 32) OUT = the number of the output time slot (from 1 to 32).

## MICROPROCESSOR PORT

The IDT728985 microprocessor port is a non-multiplexed bus architecture. The parallel port consists of an 8-bit parallel data bus (D0-D7), six address input lines (A0-A5) and four control lines ( $\overline{\text{CS}}$ , DS, R/ $\overline{\text{W}}$  and  $\overline{\text{DTA}}$ ). This parallel microport allows the access to the Control Registers, Connection Memory Low, Connection Memory High, and the Data Memory. All locations are read/written except for the Data Memory, which can be read only.

Accesses from the microport to the Connection Memory and the Data Memory are multiplexed with accesses from the input and output TDM ports. This can cause variable Data Acknowledge delays ( $\overline{\text{DTA}}$ ). In the IDT728985 device, the  $\overline{\text{DTA}}$  output provides a maximum acknowledgment delay of 800ns for read/write operations in the Connection Memory. However, for operations in the Data Memory (Processor Mode), the maximum acknowledgment delay can be 1220ns.

## **SOFTWARE CONTROL**

If the A5, A1, A0 address line inputs are LOW then the IDT728985 Internal Control Register is addressed (see Table 2). If A5 input line is high, then the remaining address input lines are used to select the 32 possible channels per input or output stream. As explained in the Control Register description, the address input lines and the Stream Address bits (STA) of the Control register give the user the capability of selecting all positions of IDT728985 Data and Connect memories. See Figure 6 for accessing internal memories.

The data in the control register consists of Memory Select and Stream Address bits, Split Memory and Processor Enable bits (Table 3). In Split Memory

## **TABLE 1—VARIABLE DELAY MODE**

Input Channel	Output Channel	Throughput Delay
n	m=n, n+1 or n+2	m-n+32 time slot
n	m>n+2	m-n time slot
n	m <n< td=""><td>32-(n-m) time slot</td></n<>	32-(n-m) time slot

mode (Bit 7 of the Control register) reads are from the Data Memory and writes are to the Connection Memory LOW. The Memory Select bits allow the Connection Memory High or LOW or the Data Memory to be chosen, and the Stream Address bits define internal memory subsections corresponding to input or output streams.

The Processor Enable bit (bit 6) places every output channel on every output stream in Processor Mode; i.e., the contents of the Connection Memory LOW (CML, Table 5) are output on the output streams once every frame unless the ODE input pin is LOW. If PE bit is HIGH, then the IDT728985 behaves as if bits 2 (Channel Source) and 0 (Output Enable) of every Connection Memory High (CMH) locations were set to HIGH, regardless of the actual value. If PE is LOW, then bit 2 and 0 of each Connection Memory High location operates normally. In this case, if bit 2 of the CMH is HIGH, the associated TX output channel is in Processor Mode. If bit 2 of the CMH is LOW, then the contents of the CML define the source information (stream and channel) of the time slot that is to be switched to an output, Table 4.

If the ODE input pin is LOW, then all the serial outputs are high-impedance. If ODE is HIGH, then bit 0 (Output Enable) of the CMH location enables (if HIGH) or disables (if LOW) for that particular channel.


The contents of bit 1 (CCO) of each Connection Memory High Location (see Table 4) is output on CCO pin once every frame. The CCO pin is a 2.048 Mb/s output, which carries 256 bits. If CCO bit is set HIGH, the corresponding bit on CCO output is transmitted HIGH. If CCO is LOW, the corresponding bit on the CCO output is transmitted LOW. The contents of the 256 CCO bits of the CMH are transmitted sequentially on to the CCO output pin and are synchronous to the TX streams. To allow for delay in any external control circuitry the contents of the CCO bit is output one channel before the corresponding channel on the TX streams. For example, the contents of CCO bit in position 0 (corresponding to TX0, CH0), is transmitted synchronously with the TX channel 31, bit 7. Bit 1's of CMH for channel 1 of streams 0-7 are output synchronously with TX channel 0 bits 7-0.

#### INITIALIZATION

During the microprocessor initialization routine, the microprocessor should program the desired active paths through the matrices, and put all other channels into the high impedance state. Care should be taken that no two Connected TX outputs drive the bus simultaneously. The ODE pin should be held low on power up to keep all output pins in high-impedance. With the CMH setup, the microprocessor controlling the matrices can bring the ODE signal high to relinquish high impedance state control to the Connection Memory High bits outputs.

TABLE 2—ADDRESS MAPPING


<b>A</b> 5	<b>A</b> 4	<b>A</b> 3	A2	<b>A</b> 1	A0	LOCATION
0	Χ	Χ	Χ	0	0	Control Register <sup>(1)</sup>
1	0	0	0	0	0	Channel 0 <sup>(2)</sup>
1	0	0	0	0	1	Channel 1 <sup>(2)</sup>
1	•	•	•	•	•	•
1	•	•	•	•	•	•
1	•	•	•	•	•	•
1	•	•	•	•	•	•
1	•		•	•		•
1	1	1	1	1	1	Channel 31 <sup>(2)</sup>



For J: DELAY=3 Slots, 32 Slots, 33 Slots, and 34 Slots

For G, H, and I: DELAY= 3 slots

Figure 3. Variable Delay Mode



For Slot 1 ("A"): IN=32, OUT=1, DELAY=(32-32)+32+(1-1)=32 time slots minimum delay For Slot 32 ("J"): IN=1, OUT=32, DELAY=(32-1)+32+(32-1)=94 time slots maximum delay

Figure 4. Constant Delay Mode




Figure 6. Addressing Internal Memories

## **TABLE 3—CONTROL REGISTER**

			7	6	5	4	3	2	1	0	
			SM	PE	Х	MS1	MS0	STA2	STA1	STA0	
Bit	Bit Name Description										
7	SM (Split Memory)		When 1, all subsequent reads are from the Data Memory and writes are to the Connection Memory, except when the Control Register is accessed again. The Memory Select bits need to specify the memory for the operations.								
6	PE (Processor Mode)		When 1, the contents of the Connection Memory LOW are output on the Serial Output streams except when in high-impedance. When 0, the Connection Memory bits for each channel determine what is output.								
5		unused									
4-3	MS1-MS0 (Memory Select Bits)	0-0 - Not to be used. 0-1 - Data Memory (read only from the CPU) 1-0 - Connection Memory LOW 1-1 - Connection Memory is HIGH									
2-0	STA2-0 (Stream Address Bits)	The number	•		•					ut or outp	out stream which corresponds to the

x = don't care

## **TABLE 4—CONNECTION MEMORY HIGH**

			7	6	5	4	3	2	1	0	
			Х	<b>⊽</b> /C	Х	Х	х	cs	ссо	OE	
Bit Name Description											
7,5,4,3		unused	nused								
6	√/C (Variable/Constant Throughput Delay Mode)		This bit is used to select between Variable (LOW) and Constant Delay (HIGH) modes on a per-channel basis.								
2	CS (Channel Source)	and strea	m. When	0, the co	ntents of	the corre	sponding	location	in Conne	ection Me	I are output on the location's channe emory LOW act as an address for the nnel and stream.
1	CCO (CCO Bit)	This bit d	rives a bi	t time on	the CCC	output p	in.				
0	OE (Output Enable)										al channels on individual streams to ables the driver and a LOW disables it

x = don't care

## **TABLE 5—CONNECTION MEMORY LOW**

		7 SAB2	6 SAB1	5 SAB0	4 CAB4	3 CAB3	2 CAB2	1 CAB1	0 CAB0	
Bit	Name					Des	cription			
7-5	SAB2-0 <sup>(1)</sup> (Source Stream Address Bits)	These three bits are used to select eight source streams for the Connection.								
		These five bits are used to select 32 different source channels for the Connection (the stream where the chann is present is defined by bits SAB2-0). Bit 4 is the most significant bit.								

#### NOTE

<sup>1.</sup> If bit 2 of the corresponding Connection HIGH location is 1 or bit 6 of the Control Register is 1, then these entire 8 bits are output on the channel and stream associated with this location. Otherwise, the bits are used as indicated to define the source of the Connection which is output on the channel and stream associated with this location.

## **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Parameter	Min.	Max.	Unit
	Vcc - GND	-0.3	7	٧
Vi	Voltage on Digital Inputs	GND - 0.3	Vcc +0.3	٧
Vo	Voltage on Digital Outputs	GND - 0.3	Vcc +0.3	٧
lo	Current at Digital Outputs		40	mA
Ts	Storage Temperature	-65	+150	°C
PD	Package Power Dissapation		2	W

#### NOTE:

# RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Vcc	Positive Supply	4.75	5.0	5.25	٧
Vı	Input Voltage	0	_	Vcc	٧
Тор	OperatingTemperature Commercial	-40	25	+85	°C

#### NOTE:

## DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min.	Typ. <sup>(1)</sup>	Max.	Units	Test Conditions
Icc	Supply Current	_	7	10	mA	Outputs Unloaded
VIH	Input High Voltage	2.0	_	_	V	
VIL	Input Low Voltage	_	_	0.8	V	
lıL	Input Leakage (Inputs)	_	_	5	μΑ	Vibetween GND and Vcc
lıL	Input Leakage (I/O pins)		34	100	μΑ	
Сі	Input Capacitance		8		pF	
Vон	Output High Voltage	2.4			V	IOH = 10mA
Іон	Output High Current	10	15		mA	Sourcing. VoH = 2.4V
Vol	Output Low Voltage			0.4	V	IoL = 5mA
loL	Output Low Current	5	10		mA	Sinking. VoL = 0.4V
loz	High Impedance Leakage	_		5	μΑ	Vo between GND and Vcc
Со	Output Pin Capacitance	_	8	_	pF	

## NOTE:




Figure 6. Output Load

S1 is open circuit except when testing output levels or high impedance states.

S2 is switched to Vcc or GND when testing output levels or high impedance states.

Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

<sup>1.</sup> Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

# AC ELECTRICAL CHARACTERISTICS(1)—ST-BUS® TIMING

Symbol	Parameter	Min.	Typ. <sup>(2)</sup>	Max.	Units	Test Conditions
tFoiW	Frame Pulse Width	_	244	_	ns	Outputs Loaded
tF0iS	Frame Pulse Setup Time	10	_	190	ns	
tFoiH	Frame Pulse Hold Time	20	_	190	ns	
tdaa	TX delay Active to Active	_	40	60	ns	C <sub>L</sub> = 150pF
tstis	RX Setup Time	20	_	_	ns	
tstih	RX Hold Time	20	_	_	ns	
tC4i	Clock Period	200	244	300	ns	
tcl	CK Input Low	85	122	150	ns	
tcH	CK Input High	85	122	150	ns	
tr,tf	Clock Rise/Fall Time	_	_	10	ns	

## NOTE:




Figure 7. ST-BUS® Timing

<sup>1.</sup> Timing is over recommended temperature and power supply voltages (Vcc=5V $\pm$ 5%, GND=0V, TA=40°C to 85°C).

<sup>2.</sup> Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

## AC ELECTRICAL CHARACTERISTICS(1) — GCI TIMING

Symbol	Parameter	Min.	Typ. <sup>(2)</sup>	Max.	Units	Test Conditions
tC4i	Clock Period	150	244	300	ns	Outputs Loaded
tCL, tCH	Pulse Width	73	122	150	ns	
twfh	Frame Width High		244		ns	
tFois	Frame Setup	10	_	190	ns	
tFoiH	Frame Hold	20	_	190	ns	
tdaa	Data Delay/Clock Active to Active	_	40	60	ns	C <sub>L</sub> = 150pF
tstis	Serial Input Setup	20	_	_	ns	
tstih	Serial Input Hold	20	_		ns	·
tr,tf	Clock Rise/Fall Time	_	_	10	ns	

## NOTE:

- 1. Timing is over recommended temperature and power supply voltages (Vcc=5V $\pm$ 5%, GND=0V, TA=40°C to 85°C).
- 2. Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.




Figure 8. GCI Timing

## AC ELECTRICAL CHARACTERISTICS(1)—SERIAL STREAM TIMING

Symbol	Characteristics	Min.	Typ. <sup>(2)</sup>	Max.	Unit	Test Conditions
ttaz	TX0-7 Delay - Active to High Z		40	60	ns	$R_L = 1K\Omega^{(3)}, C_L = 150pF$
ttza	TX0-7 Delay - High Z to Active	_	40	60	ns	C <sub>L</sub> = 150pF
toed	Output Driver Enable Delay	_	40	60	ns	$R_L = 1K\Omega^{(3)}, C_L = 150pF$
txcd	CCO Output Delay	0	20	40	ns	C <sub>L</sub> = 150pF

#### NOTE:

- 1. Timing is over recommended temperature and power supply voltages.
- 2. Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.
- 3. High Impedance is measured by pulling to the appropriate rail with R<sub>L</sub>, with timing corrected to cancel time taken to discharge C<sub>L</sub>.




Figure 9. Serial Outputs and External Control

Figure 10. Output Driver Enable

**t**OED

5708 drw13

## AC ELECTRICAL CHARACTERISTICS(1) — MICROPROCESSOR TIMING

Symbol	Characteristics	Min.	Typ. <sup>(2)</sup>	Max.	Unit	Test Conditions
tcss	CS Setup from DS Rising	0	_	_	ns	
trws	$R/\overline{W}$ Setup from DS Rising	5	_	_	ns	
tads	Add Setup from DS Rising	5	_	_	ns	
tcsh	CS Hold after DS Falling	0		_	ns	
trwh	$R/\overline{W}$ Hold after DS Falling	5		_	ns	
tadh	Add Hold after DS Falling	5	_	_	ns	
<b>t</b> DDR	Data Setup from DTA Low on Read	10	_	_	ns	C <sub>L</sub> = 150pF
<b>t</b> DHR	Data Hold on Read	10	50	90	ns	$R_L = 1K\Omega^{(3)}, C_L = 150pF$
tosw	Data Setup on Write (Fast Write)	10	_	_	ns	
tswd	Valid Data Delay on Write (Slow Write)	_	_	122	ns	
tDHW	Data Hold on Write	8		_	ns	
takd	Acknowledgment Delay: Reading Data Memory Reading/Writing Connection Memory Writing to Control Register Reading to Control Register		560 300/370 40 40	1220 730/800 70 70	ns ns ns	C <sub>L</sub> = 150pF
takh	Acknowledgment Hold Time	10	20	50	ns	$R_L = 1K\Omega^{(3)}, C_L = 150pF$

## NOTE:

- ${\it 1. \ Timing \ is \ over \ recommended \ temperature \ and \ power \ supply \ voltages.}$
- 2. Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.
- 3. High Impedance is measured by pulling to the appropriate rail with R<sub>L</sub>, with timing corrected to cancel time taken to discharge C<sub>L</sub>.





Figure 11. Motorola Non-Multiplexed Bus Timing

## **ORDERING INFORMATION**



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

## **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Digital Bus Switch ICs category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

MT8986AE1 TC7MPB9307FT(EL) MT8985AE1 MT8986AP1 PI3CH800LE PI3C32X384BE ZL50023GAG2 MT8986AL1 MT8981DP1
PI3VT3245-ALE PI3CH800QE MT90823AB1 PI3VT3245-AQE PI3CH800QEX PI3C3384QE PI3C3305UEX PI3B3861QE
PI3B3245QEX PI3B3245QE PI3CH1000LE PI3CH400ZBEX PI3CH401LE PI3CH401LEX TC7WBL3305CFK(5L,F
74CB3Q3125DBQRE4 TC7WBL3305CFK,LF SN74CBT16245CDGGR PI5C3245QE 72V90823PQFG PI3B3861QEX PI3C3126QEX
PI3C3245QE PI5C3384QE PI3CH281QE QS3VH16244PAG8 PI3CH400LE PI3B3245LEX PI3B3245LE PI3C3306LEX PI5C3245QE
PI5C3306LEX PI3B3126LE PI3B3125LEX 72V73273BBG 74CBTLV3384PGG 74CBTLV3862PGG QS3126QG QS32245QG
QS3244QG QS3245SOG8