

# FAST CMOS 16-BIT BIDIRECTIONAL 3.3V TO 5V TRANSLATOR


### **FEATURES:**

- 0.5 MICRON CMOS Technology
- Bidirectional interface between 3.3V and 5V buses
- Control inputs can be driven from either 3.3V or 5V circuits
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- VCC1 = 5V ±10%, VCC2 = 2.7V to 3.6V
- High drive outputs (-32mA IOH, 64mA IOL) on 5V port
- · Power off disable on both ports permits "live insertion"
- Typical VolP (Output Ground Bounce) < 0.9V at VCC1 = 5V, VCC2 = 3.3V, TA = 25°C
- Available in SSOP and TSSOP packages

### **DESCRIPTION:**

The FCT164245T 16-bit 3.3V-to-5V translator is built using advanced dual metal CMOS technology. This high-speed, low-power transceiver is designed to interface between a 3.3V bus and a 5V bus in a mixed 3.3V/ 5V supply environment. This enables system designers to interface TTL compatible 3.3V components with 5V components. The direction and output enable controls operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver. The A port interfaces with the 3.3V bus; the B port interfaces with the 5V bus. The direction control (xDIR) pin controls the direction of data flow. The output enable pin (xOE) overrides the direction control and disables both ports. These control signals can be driven from either 3.3V or 5V devices.

The FCT164245T is ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "hot insertion" of boards when used as backplane drivers. They also allow interface between a mixed supply system and external 5 volt peripherals.



# FUNCTIONAL BLOCK DIAGRAM

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

### **MAY 2016**

25

13

14

16

17

19

20

22

23

2<mark>0E</mark>

2**B**1

2**B**2

2**B**3

2**B**4

2**B**5

2**B**6

2B7


2**B**8

Port

5

#### INDUSTRIAL TEMPERATURE RANGE

### **PIN CONFIGURATION**



**TOP VIEW** 

### **POWER SUPPLY SEQUENCING**

In the 74FCT164245T, the condition of Vcc1  $\ge$  (Vcc2 - 0.5V) must be maintained at all times. For the range of Vcc1 = (Vcc2 - 0.5V) to Vcc1 = (Vcc2 + 0.9V), both the A and B ports will remain in a High-Impedance state.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	–0.5 to +7	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc1+0.5	V
TA	Operating Temperature	-40 to +85	°C
TBIAS	Temperature Under Bias	–55 to +125	°C
Tstg	Storage Temperature	–55 to +125	°C
Рт	Power Dissipation	1	W
Ιουτ	DC Output Current	-60 to +120	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. All devices except Vcc2.

3. Power supply terminal Vcc2.

### CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
Ci/O	I/O Capacitance	Vout = 0V	3.5	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

### **PIN DESCRIPTION**

Pin Names	Description
xOE Output Enable Input (Active LOW)	
xDIR Direction Control Input	
xAx	Side A Inputs or 3-State Outputs (3.3V Port)
xBx	Side B Inputs or 3-State Outputs (5V Port)

#### **FUNCTION TABLE<sup>(1)</sup>**

Inputs		
xOE	xDIR	Outputs
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	Х	High Z State

#### NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High-Impedance

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (A PORT, 3.3V)

Following Conditions Apply Unless Otherwise Specified:

VCC1 = 5V  $\pm$ 10%, VCC2 = 2.7V to 3.6V, Industrial: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level (Input and I/O pins)	Guaranteed Logic HIGH Level		2	_	5.5	V
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Lev	el	-0.5	_	0.8	V
Ін	Input HIGH Current (Input pins)	Vcc1 = Max.	VI = 5.5V	_	_	±5	
	Input HIGH Current (I/O pins)	Vcc2 = Max.	VI = VCC2	_	_	±15	μA
lı∟	Input LOW Current (Input pins)		VI = GND	_	_	±5	
	Input LOW Current (I/O pins)		VI = GND	_	_	±15	
Vik	Clamp Diode Voltage	Vcc2 = Min., IIN = –18mA	•		-0.7	-1.2	V
Vон	Output HIGH Voltage	VCC1 = VCC2 = Min.	Іон = -0.1mA	Vcc2-0.2	—	—	V
		VIN = VIH or VIL					
		Vcc2 = 3V	Iон = <b>–8m</b> А	2.4	3	—	
		VIN = VIH or VIL					
Vol	Output LOW Voltage	Vcc1 = Min.	IOL = 0.1mA	—	—	0.2	V
		Vcc2 = Min.	IOL = 16mA	—	0.2	0.4	
		VIN = VIH or VIL	IoL = 24mA	_	0.3	0.55	
		Vcc = 3V	IOL = 24mA	_	0.3	0.5	
		VIN = VIH or VIL					
IOFF	Input/Output Power Off Leakage	VCC1 = 0V, VCC2 = 0V, VIN or	Vo≤4.5V	—	_	±100	μA
los	Short Circuit Current <sup>(4)</sup>	Vcc1 = Max., Vcc2 = Max., V	Vcc1 = Max., Vcc2 = Max., Vo = GND <sup>(3)</sup>		-105	-150	mA
lo	Output Drive Current	VCC1 = Max., VCC2 = Max., VO = 1.5V <sup>(3)</sup>		-40	-60	-90	mA
Vн	Input Hysteresis			_	150	_	mV
ICC2L	Quiescent Power Supply Current	Vcc1 = Max.			0.35	2	mA
Ісс2н		Vcc2 = Max.					
lcc2z		VIN = GND or VCC2					

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc1 = 5V, Vcc2 = 3.3V,  $+25^{\circ}C$  ambient.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. This parameter is guaranteed but not tested.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (B PORT, 5V)

Following Conditions Apply Unless Otherwise Specified:

VCC1 = 5V  $\pm$ 10%, VCC2 = 2.7V to 3.6V, Industrial: TA = -40°C to +85°C

Symbol	Parameter	Test Cond	Test Conditions <sup>(1)</sup>		Typ. <sup>(2)</sup>	Max.	Unit
Vih	Input HIGH Level (Input and I/O pins)	Guaranteed Logic HIGH Lev	Guaranteed Logic HIGH Level		-	5.5	V
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Lev	el	-0.5	_	0.8	V
Ін	Input HIGH Current (Input pins)	Vcc1 = Max.	VI = VCC1	_	_	±5	
	Input HIGH Current (I/O pins)	Vcc2 = Max.		_	_	±15	μA
lıL	Input LOW Current (Input pins)		Vi = GND	_	_	±5	1
	Input LOW Current (I/O pins)			_	_	±15	1
Viк	Clamp Diode Voltage	Vcc1 = Min., IIN = –18mA	•		-0.7	-1.2	V
Vон	Output HIGH Voltage	Vcc1 = Min.	Iон = –3mA	2.5	3.5	_	V
		Vcc2 = Min.	Iон = –15mA	2.4	3.5	_	1
		VIN = VIH or VIL	Iон = –32mA <sup>(5)</sup>	2	3	_	1
Vol	Output LOW Voltage	Vcc1 = Min.	IOL = 64mA		0.2	0.55	V
		Vcc2 = Min.					
		VIN = VIH or VIL					
IOFF	Input/Output Power Off Leakage	VCC1 = 0V, VCC2 = 0V, VIN or	Vo≤4.5V	_	_	±100	μA
los	Short Circuit Current <sup>(4)</sup>	Vcc1 = Max., Vcc2 = Max., V	Vcc1 = Max., Vcc2 = Max., Vo = GND <sup>(3)</sup>		-140	-225	mA
lo	Output Drive Current	Vcc1 = Max., Vcc2 = Max., Vo = 2.5V <sup>(3)</sup>		-50	-75	-180	mA
Vн	InputHysteresis	_		_	150	_	mV
ICC1L	Quiescent Power Supply Current	Vcc1 = Max.			0.08	1.5	mA
ICC1H		Vcc2 = Max.					
ICC1Z		VIN = GND or VCC2					

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc1 = 5V, Vcc2 = 3.3V, +25°C ambient.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. This parameter is guaranteed but not tested.

5. Duration of the condition cannot exceed one second.

## **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Condition	ons <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	Vcc1 = Max., Vcc2 = Max. VIN = Vcc2 - 0.6V <sup>(3)</sup>		-	12	30	μA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc1 = Max., Vcc2 = Max. Outputs Open xOE = xDIR = GND One Input Togging 50% Duty Cycle	VIN = VCC2 VIN = GND	_	75	120	μΑ/ MHz
lc	Total Power Supply Current <sup>(6)</sup>	Vcc1 = Max., Vcc2 = Max. Outputs Open fl = 10MHz 50% Duty Cycle xOE = xDIR = GND One Bit Toggling	VIN = VCC2 - 0.6V VIN = GND	_	1.2	4.7	mA
		Vcc1 = Max., Vcc2 = Max. Outputs Open fi = 2.5MHz 50% Duty Cycle xOE = xDIR = GND Sixteen Bits Toggling	VIN = VCC2 - 0.6V VIN = GND	_	3.5	8.5(5)	

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc1 = 5V, Vcc2 = 3.3V, +25°C ambient.

3. Per TTL driven input. All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.

6. IC = IQUIESCENT + INPUTS + IDYNAMIC

IC = ICC1 + ICC2 +  $\Delta$ ICC DHNT + ICCD (fCPNCP/2 + fiNi)

Icc1 = Quiescent Current (Icc1L, Icc1H and Icc1z)

ICC2 = Quiescent Current (ICC2L, ICC2H and ICC2Z)

 $\Delta lcc$  = Power Supply Current for a TTL High Input

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)

NCP = Number of Clock Inputs at fCP

fi = Input Frequency

Ni = Number of Inputs at fi

# SWITCHING CHARACTERISTICS OVER OPERATING RANGE(1)

Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Unit
tPLH .	Propagation Delay	C∟ = 50pF	1.5	5	ns
<b>t</b> PHL	A to B	RL = 500Ω			
tPLH .	Propagation Delay		1.5	5	ns
<b>t</b> PHL	B to A				
tPZH	Output Enable Time		1.5	6.5	ns
tPZL	xOE to B				
tPHZ	Output Disable Time		1.5	6	ns
tPLZ	xOE to B				
tPZH	Output Enable Time		1.5	6.5	ns
tPZL	xOE to A				
tPHZ	Output Disable Time		1.5	6	ns
tPLZ	xOE to A				
tPZH	Output Enable Time		1.5	6.5	ns
tPZL	xDIR to B <sup>(3)</sup>				
tPHZ	Output Disable Time		1.5	6	ns
tPLZ	xDIR to B <sup>(3)</sup>				
tPZH	Output Enable Time		1.5	6.5	ns
tPZL	xDIR to A <sup>(3)</sup>				
tPHZ	Output Disable Time		1.5	6	ns
tPLZ	xDIR to A <sup>(3)</sup>				

NOTES:

1. See test circuit and waveforms.


2. Minimum limits are guaranteed but not tested on Propagation Delays.

3. This parameter is guaranteed but not tested.


#### IDT74FCT164245T FAST CMOS 16-BIT BIDIRECTIONAL 3.3V TO 5V TRANSLATOR

#### **INDUSTRIAL TEMPERATURE RANGE**


### **TEST CIRCUITS AND WAVEFORMS**



#### Test Circuits for All Outputs



#### Set-up, Hold, and Release Times



#### **Propagation Delay**


# **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	6V
Disable High Enable High	GND
All Other Tests	Open


#### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.




Pulse Width



#### Enable and Disable Times

#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH. 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.



# **DATASHEET DOCUMENT HISTORY**

 09/28/2009
 pg. 8

 04/30/2015
 pgs. 3, 4 and 8

 05/12/2016
 pgs. 8

Updated the ordering information by removing the "IDT" notation and non RoHS part. Updated typo in DC Electrical Characteristics table and updated ordering information by adding Tape & Reel. Corrected temperature symbol and removed Tray from ordering information.

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Bus Transceivers category:

Click to view products by Renesas manufacturer:

Other Similar products are found below :

 74LS645N
 PI74LVCC3245AS
 5962-8968201LA
 5962-7802301Q2A
 TC74VCX164245(EL,F
 MC74LCX245MNTWG

 TC7WPB8306L8X,LF(S
 MM74HC245AMTCX
 74LVX245MTC
 74ALVC16245MTDX
 74LCXR162245MTX
 74VCX164245MTDX

 74VHC245M
 74VHC245MX
 FXL2TD245L10X
 74LVC1T45GM,115
 74LVC245ADTR2G
 TC74AC245P(F)
 74LVT245BBT20-13

 CD74ACT245M
 74AHC245D.112
 SN74LVCH16952ADGGR
 CY74FCT16245TPVCT
 74AHCT245PW.118
 74LV245DB.118

 74LV245D.112
 74LVC2245APW.112
 74LVCH245AD.112
 SN75138NSR
 AP54RHC506ELT-R
 AP54RHC506BLT-R

 74LVCR162245ZQLR
 SN74LVCR16245AZQLR
 MC100EP16MNR4G
 MC100LVEP16MNR4G
 714100R
 74HC643N

 MC100EP16DTR2G
 5962-9221403MRA
 74FCT16245ATPVG
 74FCT16245ETPAG
 74FCT245CTSOG
 MAX22088GTG+
 74HC646N

 MAX9320EUA
 74AVC8T245PW,118
 TC7QPB9306FT(EL)
 SY88808LMH
 74LVCH2T45DC-Q100H
 74HC646N