## **Description**


The 74FCT3807S is a low skew, single input to ten output, clock buffer. The 74FCT3807S has best in class additive phase Jitter of sub 50 fsec.

IDT makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks. Contact us for all of your clocking needs.

#### **Features**


- Low additive phase jitter RMS: 50fs
- Low skew outputs (50ps)
- Packaged in 20-pin TSSOP, SSOP, QSOP and VFQFPN packages, Pb (lead) free
- Operating voltages of 1.8V to 3.3V
- Input/Output clock frequency up to 200 MHz
- Advanced, low power CMOS process
- Extended temperature range (-40°C to +105°C)


## **Block Diagram**





## **Pin Assignments**





20-pin TSSOP/SSOP/QSOP

**Pin Descriptions** 

Pin Number	Pin Name	Pin Type	Pin Description
1	ICLK	Input	Clock input.
2	GND	Power	Connect to ground.
	_		· ·
3	Q0	Output	Clock output 0.
4	VDD	Power	Connect to +1.8V, +2.5 V, or +3.3 V.
5	Q1	Output	Clock output 1.
6	GND	Power	Connect to ground.
7	Q2	Output	Clock Output 2.
8	VDD	Power	Connect to +1.8V, +2.5 V, or +3.3 V.
9	Q3	Output	Clock Output 3.
10	GND	Power	Connect to ground.
11	Q4	Output	Clock Output 4.
12	Q5	Output	Clock Output 5.
13	GND	Power	Connect to ground.
14	Q6	Output	Clock Output 6.
15	VDD	Power	Connect to +1.8V, +2.5 V, or +3.3 V.
16	Q7	Output	Clock Output 7.
17	GND	Power	Connect to ground.
18	Q8	Output	Clock Output 8.
19	Q9	Output	Clock Output 9.
20	VDD	Power	Connect to +1.8V, +2.5 V, or +3.3 V.



## **External Components**

A minimum number of external components are required for proper operation. A decoupling capacitor of  $0.01\mu F$  should be connected between VDD pins and GND pins, as close to the device as possible. A  $33\Omega$  series terminating resistor may be used on each clock output if the trace is longer than 1 inch.

To achieve the low output skew that the 74FCT3807S is capable of, careful attention must be paid to board layout. Essentially, all ten outputs must have identical terminations, identical loads and identical trace geometries. If they do not, the output skew will be degraded. For example, using a  $30\Omega$  series termination on one output (with  $33\Omega$  on the others) will cause at least 15 ps of skew.

## **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 74FCT3807S. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	3.465V
Outputs	-0.5 V to VDD+0.5 V
ICLK	3.465V
Ambient Operating Temperature (extended)	-40° to +105°C
Storage Temperature	-65° to +150°C
Junction Temperature	125°C
Soldering Temperature	260°C

## **Recommended Operation Conditions**

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature (extended)	-40		+105	°C
Power Supply Voltage (measured in respect to GND)	+1.71		+3.465	V



### **DC Electrical Characteristics**

(VDD = 1.8V, 2.5V, 3.3V)

**VDD=1.8V ±5%**, Ambient temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		1.71		1.89	V
Input High Voltage, ICLK	V <sub>IH</sub>	Note 1	0.7xVDD		VDD	V
Input Low Voltage, ICLK	V <sub>IL</sub>	Note 1			0.3xVDD	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -10 mA	1.3			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 10 mA			0.35	V
Operating Supply Current	IDD	No load, 135 MHz		35		mA
Nominal Output Impedance	Z <sub>O</sub>			17		Ω
Input Capacitance	C <sub>IN</sub>	ICLK		5		pF

Notes: 1. Nominal switching threshold is VDD/2

### VDD=2.5 V ±5%, Ambient temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		2.375		2.625	V
Input High Voltage, ICLK	V <sub>IH</sub>	Note 1	0.7xVDD		VDD	V
Input Low Voltage, ICLK	V <sub>IL</sub>	Note 1			0.3xVDD	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -16 mA	1.8			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 16 mA			0.5	V
Operating Supply Current	IDD	No load, 135 MHz		45		mA
Nominal Output Impedance	Z <sub>O</sub>			17		Ω
Input Capacitance	C <sub>IN</sub>	ICLK		5		pF

### VDD=3.3 V ±5%, Ambient temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.15		3.45	V
Input High Voltage, ICLK	V <sub>IH</sub>	Note 1	0.7xVDD		VDD	V
Input Low Voltage, ICLK	V <sub>IL</sub>	Note 1			0.3xVDD	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -25 mA	2.2			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 25 mA			0.7	V
Operating Supply Current	IDD	No load, 135 MHz		55		mA
Nominal Output Impedance	Z <sub>O</sub>			17		Ω
Input Capacitance	C <sub>IN</sub>	ICLK		5		pF



### **AC Electrical Characteristics**

(VDD = 1.8V, 2.5V, 3.3V)

## **VDD = 1.8V ±5%**, Ambient Temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency			0		200	MHz
Output Rise Time	t <sub>OR</sub>	0.36 to 1.44 V, C <sub>L</sub> =5 pF		1.4	1.9	ns
Output Fall Time	t <sub>OF</sub>	1.44 to 0.36 V, C <sub>L</sub> =5 pF		1.4	1.9	ns
Propagation Delay		Note 1	1.5	2.5	4	ns
Buffer Additive Phase Jitter, RMS		125MHz, Integration Range: 12kHz-20MHz			0.05	ps
Output to Output Skew		Rising edges at VDD/2, Note 2		50	65	ps
Device to Device Skew		Rising edges at VDD/2			200	ps
Start-up Time	t <sub>START-UP</sub>	Part start-up time for valid outputs after VDD ramp-up			2	ms

#### **VDD = 2.5 V ±5%**, Ambient Temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency			0		200	MHz
Output Rise Time	t <sub>OR</sub>	0.5 to 2.0 V, C <sub>L</sub> =5 pF		1.0	1.5	ns
Output Fall Time	t <sub>OF</sub>	2.0 to 0.5 V, C <sub>L</sub> =5 pF		1.0	1.5	ns
Propagation Delay		Note 1	1.8	2.5	4.5	ns
Buffer Additive Phase Jitter, RMS		125MHz, Integration Range: 12kHz-20MHz			0.05	ps
Output to Output Skew		Rising edges at VDD/2, Note 2		50	65	ps
Device to Device Skew		Rising edges at VDD/2			200	ps
Start-up Time	t <sub>START-UP</sub>	Part start-up time for valid outputs after VDD ramp-up			2	ms

#### **VDD = 3.3 V ±5%**, Ambient Temperature -40° to +105°C, unless stated otherwise


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency			0		200	MHz
Output Rise Time	t <sub>OR</sub>	0.66 to 2.64 V, C <sub>L</sub> =5 pF		0.6	1.0	ns
Output Fall Time	t <sub>OF</sub>	2.64 to 0.66 V, C <sub>L</sub> =5 pF		0.6	1.0	ns
Propagation Delay		Note 1	1.5	2.5	4	ns
Buffer Additive Phase Jitter, RMS		125MHz, Integration Range: 12kHz-20MHz			0.05	ps
Output to Output Skew		Rising edges at VDD/2, Note 2		50	65	ps
Device to Device Skew		Rising edges at VDD/2			200	ps
Start-up Time	t <sub>START-UP</sub>	Part start-up time for valid outputs after VDD ramp-up			2	ms

#### Notes:


- With rail to rail input clock
- 2. Between any 2 outputs with equal loading.
- 3. Duty cycle on outputs will match incoming clock duty cycle. Consult IDT for tight duty cycle clock generators.



### **Test Load and Circuit**



## **Marking Diagrams**




#### Notes:

- 1. "LOT" denotes the lot number.
- 2. "XXX" denotes the lot number.
- 3. "YYWW" or "YWW" are the last digits of the year and week that the part was assembled.
- 4. "\$" denotes mark code.
- 5. "I" denotes extended temperature range device.
- 6. "AAA" denotes package code.




## Package Outline and Package Dimensions (20-pin VFQFPN)







## Package Outline and Package Dimensions, cont. (20-pin VFQFPN)








# Package Outline and Package Dimensions (20-pin TSSOP)











06	05	04	03	02	REV	
ADDED PACKAGE CODE	ADD "GREEN" PGG NOMENCLATURE	ADDED TOPMARK TO TITLE	ADD 8 LD	ADD 14 & 16 LD	DESCRIPTION	REVISIONS
3/8/13	10/14/04	5/23/01	07/10/99	08/25/98	DATE	
RAC	J V		T. VU	T. VU	APPROVE	

DO NOT SCALE DRAWING

DRAWN 398 CHECKED

www.IDT.com



 $\rightrightarrows$ 70

## Package Outline and Package Dimensions, cont. (20-pin TSSOP)

**≫** 

- $\triangleright$ ≫
- $\Rightarrow$  $\triangleright$  $\triangleright$

DATUMS  $\begin{bmatrix} -A- \end{bmatrix}$  and  $\begin{bmatrix} -B- \end{bmatrix}$  to be determined at datum plane  $\begin{bmatrix} -H- \end{bmatrix}$ DIMENSION E TO BE DETERMINED AT SEATING PLANE |-C-ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994


- DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .15 mm PER SIDE DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE -H-
- DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .25 mm PER SIDE
- detail of Pin 1 identifier is optional but must be located within the zone indicated
- LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- THESE DIMENSIONS APPLY TO .10 AND .25 mm FROM THE I THE FLAT SECTION OF THE LEAD BETWEEN
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-153, VARIATION AA, AB-1, AB, AC, AD & AE ALL DIMENSIONS ARE IN MILLIMETERS

	.10	_	_
	.10	_	_
	.25	.22	.19
	.30	_	.19
		.65 BSC	
4,6	4.50	4.40	4.30
3	·	6.40 BSC	)
4,5	6.60	6.50	6.40
	1.05	1.00	.80
	.15	-	.05
	1.20	_	_
E	MAX	NOM	MIN
<b></b> -		AC	
z	ON	C VARIATION	JEDEC
	3G20	PG/PGG20	

DESCRIPTION							
DATE 08/25/98 07/10/99 5/23/01 10/14/04 3/8/13	2	6	9	03	02	REV	
	ADDED BACKAGE CODE	ADD "GREEN" PGG NOMENCLATURE	ADDED TOPMARK TO TITLE	ADD 8 LD	ADD 14 & 16 LD	DESCRIPTION	REVISIONS
APPROVED T. VU TI. VU TI. VU TI. VU	7/9/17	10/14/04	5/23/01	07/10/99	08/25/98	DATE	
	5	TU VU		T. VJ	T. Vu	APPROVED	



# Package Outline and Package Dimensions, cont. (20-pin TSSOP)




LAND PATTERN DIMENSIONS


			CHECKED	DRAWN 58 01/15/96	APPROVALS	XXXX±	XX	MAL	TOLERANCES UNLESS SPECIFIED
				01/15/96	DATE		+	ANGULAR	HED
ON OD	С	3ZIS	4.4		JITE	W	4		9
DO NOT SCALE DRAWING	PSC-4056	DRAWING No.	4.4 mm BODY WIDTH TSSOP .65 mm PITCH	(PG OR PA TOPMARK CODE	TITLE PG/PGG PACKAGE OUTLINE	www.IDT.com FAX		San	297
SHEET 3 OF 3	)56   06	REV	JP .65 mm PITCH	CODE)	I NE	FAX: (408) 492-8674	PHONE: (408) 727-6116	Santa Clara, CA 95054	2975 Stender Way


04	03 02	REV
	ADD 14 & 16 LD ADD 8 LD	REVISIONS DESCRIPTION
- (0= (0)	08/25/98	DATE
	.T. Y.	APPROVED





# Package Outline and Package Dimensions (20-pin QSOP)











27495 28047

3 2 2 2

REDRAW TO JEDEC FORMAT

ADD 28 LD CHANGE TO QSOP

03/10/95 08/15/95 12/15/99

S.SUE



## Package Outline and Package Dimensions, cont. (20-pin QSOP)

<u>></u>

**∞**  $\Rightarrow$ 









NOTES:

DATUMS -A-

DIMENSION E TO

ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982 AND -В-

<u>+</u>H-

BE DETERMINED AT SEATING PLANE TO BE DETERMINED AT DATUM PLANE


DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 PER SIDE DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE

DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 PER SIDE

LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .004 IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND .010 FROM LEAD TIP

ALL DIMENSIONS ARE IN INCHES THE CHAMFER ON THE PACKAGE BODY IS OPTIONAL. IF IT IS NOT PRESENT, A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE ZONE INDICATED THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-137, VARIATION AB, AD, AE & AF. EXCEPTIONS: JEDEC DIMENSION A2 MAX IS .059

	.150	.230	.337	.055	.004	.061	MIN		JEDE
20	.155	.236	.342	.058	.006	.064	MON	ΑD	JEDEC VARIATION
	.157	.244	.344	.061	.010	.068	MAX		ION
	4,6	3	4,5	11			Е	<b>-</b> -0	z



7	UC	.025 BSC	.010	.225	.142 .150	.274	MIN
	0	BSC	.018	BSC	.150	.282	MAX

			CHECKED	DRAWN	APPROVALS DATE	XXXX±	DECIMAL ANGULAR	TOLERANCES UNLESS SPECIFIED
DO No	С	SIZE			TITLE	<b>W</b>	ź	
DO NOT SCALE DRAWING	PSC-4040	DRAWING No.	.025" PITCH	.150" BODY WIDTH QSOF	PC/PCG PACKAGE OUTLINE	www IDT com FAX: (40		2975 Ste
SHEET 2 OF 2				우	E	FAX: (408) 492-8674	PHONE: (408) 727-6116	2975 Stender Way
0F 2	05	REV				4	116	í

CK LEE J S S.SUE .⊤ |≤

PATTERN DIMENSIONS

28047 DCN

02 REV

ADD

CHANGE TO QSOP
"GREEN" PCG NOMENCLATURE CHANGE RADIUS DIM

10/08/04 11/15/11


08/15/95 DATE


APPROVED


DESCRIPTION ADD 28 LD





# Package Outline and Package Dimensions (20-pin SSOP)











06	05	04	03	02
ADDED PACKAGE CODE	ADD "GREEN" PYG NOMENCLATURE	ADDED TOPMARK TO TITLE	ADD 14 & 16 LD	REDRAW TO JEDEC FORMAT
12/12/12	10/12/04	5/23/01	08/25/98	03/15/95
RC	TU VU	T. V∪	T. VU	T. ∀∪

DECIMAL XXX±



## Package Outline and Package Dimensions, cont. (20-pin SSOP)

9

ALL DIMENSIONS ARE IN MILLIMETERS

THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-150, VARIATION AB, AC, AE, AG & AH

**∞** 

 $\triangleright$ 

5

6

4

 $\triangleright$ 

DATUMS

-B-10

BE DETERMINED AT DATUM PLANE

-H-

AND

ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994

DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE DIMENSION E TO BE DETERMINED AT SEATING PLANE

DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .20 mm PER SIDE DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED GATE BURRS. .20 mm PER SIDE

DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED

LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .13 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT THESE DIMENSIONS APPLY TO THE FLAT 10 AND .25 mm FROM THE LEAD TIP SECTION OF THE LEAD BETWEEN


		20	
4,6	5.38	5.30	5.20
3	7.90	7.80	7.65
4,5	7.33	7.20	7.07
	1.78	1.73	1.68
	.21	.13	.05
	1.99	1.86	1.73
m	MAX	NOM	<u>M</u>
		ΑE	
z	ION	JEDEC VARIATION	JEDE(
	G20	PY/PYG20	

-			
PSC-40.3	$\Box$		
DRAWING No.	3ZIS		
5.3 mm BODY WIDTH SSO			CHECKED
(PY OR PV TOPMARK COL			DRAWN
TITLE PY/PYG PACKAGE OUTLINE	TITLE	DATE	APPROVALS
www.IDT.com	<		XXXH
Ţ	A	+	XX±
	W	ANGULAR	DECIMAL /
		IFIED	UNLESS SPECIFIED
	<b>.</b>		TOLERANCES

99	05	04	03	02	
ADDED PACKAGE CODE	ADD "GREEN" PYG NOMENCLATURE	ADDED TOPMARK TO TITLE	ADD 14 & 16 LD	REDRAW TO JEDEC FORMAT	
12/12	10/12,	5/23	08/25	03/15	



# Package Outline and Package Dimensions, cont. (20-pin SSOP)



20	.65 E	.30	5.85	5.10	8.60	MN
0	BSC	.40	BSC	5.30	8.80	MAX

	CHECKED	DRAWN	APPROVALS DATE	XXXX±	XX± ±	SPE
SIZE DRAWING No.	5.3 mm BODY WIDTH SSOP .65 mm PITCH	(PY OR PV TOPMARK CODE)	TITLE PY/PYG PACKAGE OUTLINE	www.IDT.com FAX: (408) 284-8591	PHONE: (408) 284-8200	6024 SILVERCREEK VALLEY RD TM SAN JOSE CA 95138
REV	n PITCH			-8591	34-8200	ALLEY RD 5138

3	05	04	03	02	01	00	REV	
ADDID DAOKAGI 0001	ADD "GREEN" PYG NOMENCLATURE	ADDED TOPMARK TO TITLE	ADD 14 & 16 LD	REDRAW TO JEDEC FORMAT	ADD 28 LD	INITIAL RELEASE	DESCRIPTION	ATM TANKAN ATM
10 /10 /10	10/12/04	5/23/01	08/25/98	03/15/95	07/27/93	04/15/91	DATE	
0	TU VU	T. VU	T. VU	T. VU	T. VU	T. VU	APPROVED	
cl	ctronics Corporation							



# **Ordering Information**

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
74FCT3807SNDGI	see page 6	Tubes	20-pin VFQFPN	-40° to +105°C
74FCT3807SNDGI8		Tape and Reel	20-pin VFQFPN	-40° to +105°C
74FCT3807SPGGI		Tubes	20-pin TSSOP	-40° to +105°C
74FCT3807SPGGI8		Tape and Reel	20-pin TSSOP	-40° to +105°C
74FCT3807SQGI		Tubes	20-pin QSOP	-40° to +105°C
74FCT3807SQGI8		Tape and Reel	20-pin QSOP	-40° to +105°C
74FCT3807SPYGI		Tubes	20-pin SSOP	-40° to +105°C
74FCT3807SPYGI8		Tape and Reel	20-pin SSOP	-40° to +105°C

<sup>&</sup>quot;G" after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

# **Revision History**

Rev.	Date	Originator	Description of Change
Α	03/18/15	B. Chandhoke	Initial release.



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Drivers & Distribution category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

8501BYLF P9090-0NLGI8 854110AKILF 83210AYLF NB6VQ572MMNG HMC6832ALP5LETR RS232-S5 6ES7390-1AF30-0AA0 CDCVF2505IDRQ1 LV5609LP-E NB7L572MNR4G SY100EP33VKG HMC7043LP7FETR ISPPAC-CLK5520V-01T100C 6ES7212-1AF40-0XB0 EC4P-221-MRXD1 6EP1332-1SH71 6ES7222-1BH32-0XB0 AD246JN AD246JY AD9510BCPZ AD9510BCPZ-REEL7 AD9511BCPZ AD9511BCPZ AD9511BCPZ AD9512BCPZ AD9512UCPZ-EP AD9514BCPZ AD9514BCPZ-REEL7 AD9515BCPZ AD9515BCPZ AD9515BCPZ-REEL7 AD9572ACPZPEC AD9513BCPZ-REEL7 ADCLK950BCPZ AD9553BCPZ HMC940LC4B HMC6832ALP5LE CSPUA877ABVG8 9P936AFLFT 49FCT3805ASOG 49FCT3805DQGI 49FCT3805EQGI 49FCT805CTQG 74FCT3807ASOG 74FCT3807EQGI 74FCT388915TEPYG 853S013AMILF 853S058AGILF 8SLVD1208-33NBGI 8V79S680NLGI