## FEATURES:

- A and C grades
- Low input and output leakage $\leq 1 \mu \mathrm{~A}$ (max.)
- CMOS power levels
- True TTL input and output compatibility:
- $\mathrm{VOH}=3.3 \mathrm{~V}$ (typ.)
- Vol $=0.3 \mathrm{~V}$ (typ.)
- High Drive outputs (-15mA Ioh, 64mA Iol)
- Meets or exceeds JEDEC standard 18 specifications
- Power off disable outputs permit "live insertion"
- Available in SOIC and QSOP packages


## DESCRIPTION:

The FCT543T is a non-inverting octal transceiver built using an advanced dual metal CMOS technology. This device contains two sets of eight D-type latches with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable ( $\overline{C E A B}$ ) input must be low in order to enter data from $\mathrm{A} 0-\mathrm{A} 7$ or to take data from $\mathrm{B} 0-\mathrm{B} 7$, as indicated in the Function Table. With $\overline{C E} \bar{A} \bar{B}$ low, a low signal on the A-to-B Latch Enable ( $\overline{\mathrm{LE}} \overline{\mathrm{B}}$ ) input makes the A-to-B latches transparent; a subsequent low-tohigh transition of the $\overline{L E A B}$ signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With $\overline{\mathrm{CEAB}}$ and $\overline{\mathrm{OEAB}}$ both low, the 3-state B output buffers are active and reflect the data present at the output of the A latches. Control of data from $B$ to $A$ is similar, but uses the $\overline{\mathrm{CE} \bar{B} \bar{A}}, \overline{\mathrm{LE} \bar{B} \mathrm{~A}}$ and $\overline{\mathrm{OE} \bar{B} \mathrm{~A}}$ inputs.

## FUNCTION AL BLOCK DIAGRAM



## PIN CONFIGURATION



## TOP VIEW

| Package Type | Package Code | Order Code |
| :---: | :---: | :---: |
| QSOP | PCG24 | QG |
| SOIC | PSG24 | SOG |

## ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description | Max | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage with Respect to GND | -0.5 to +7 | V |
| VTERM $^{(3)}$ | Terminal Voltage with Respect to GND | -0.5 to Vcc +0.5 | V |
| TstG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Iout | DC Output Current | -60 to +120 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Output and I/O terminals only.

CAPACITANCE $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| Cout | Output Capacitance | Vout $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

| Pin Names | Description |
| :---: | :---: |
| $\overline{\mathrm{O}} \overline{\mathrm{E}} \overline{\mathrm{B}}$ | A-to-B Output Enable Input(Active LOW) |
| $\bar{O} \bar{E} \bar{B} \bar{A}$ | B-to-A Output Enable Input(Active LOW) |
| $\overline{\mathrm{C} E} \bar{A} \bar{B}$ | A-to-B Enable Input (Active LOW) |
| $\overline{\mathrm{C} E \bar{B}} \overline{\mathrm{~A}}$ | B-to-A Enable Input (Active LOW) |
| $\overline{\text { LEAB }}$ | A-to-B Latch Enable Input(Active LOW) |
| $\overline{\bar{E} \bar{B} \bar{A}}$ | B-to-A Latch Enable Input(Active LOW) |
| A0-A7 | A-to-B Data Inputs or B-to-A 3-State Outputs |
| B0-B7 | B-to-A Data Inputs or A-to-B3-State Outputs |

## FUNCTION TABLE ${ }^{(1,2)}$

For A-to-B (Symmetric with B-to-A)

| Inputs |  |  | Latch <br> Status | Output <br> Buffers |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CEAB}}$ | $\overline{\mathrm{LE} A \bar{B}}$ | $\overline{\mathrm{O} E A \bar{B}}$ | A-to-B | Bo-B7 |
| $H$ | X | X | Storing | High Z |
| X | H | X | Storing | X |
| X | X | H | X | High Z |
| L | L | L | Transparent | CurrentA Inputs |
| L | H | L | Storing | Previous ${ }^{\star}$ A Inputs |

NOTES:

1.     * Before LEAB LOW-to-HIGH Transition

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
2. A-to-B data flow shown; B-to-A flow control is the same, except using $\overline{\mathrm{CEBA}}, \overline{\mathrm{LEBA}}$ and $\overline{O E B A}$.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Industrial: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| 11 H | Input HIGH Current ${ }^{(4)}$ | Vcc $=$ Max. | $\mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| IIL | Input LOW Current ${ }^{(4)}$ | Vcc $=$ Max. | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| IozH | High Impedance Output Current (3-State output pins) ${ }^{(4)}$ | Vcc = Max | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Iozl |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | $\pm 1$ |  |
| 1 | Input HIGH Current ${ }^{(4)}$ | Vcc = Max., VI = Vcc (Max.) |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=\mathrm{Min}, \mathrm{lin}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| Icc | Quiescent Power Supply Current | Vcc = Max., VIN = GND or Vcc |  | - | 0.01 | 1 | mA |

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Output HIGH Voltage | $\mathrm{VCC}=\mathrm{Min}$ | $\mathrm{IOH}=-8 \mathrm{~mA}$ | 2.4 | 3.3 | - | V |
|  |  | VIN $=$ VIH or VIL | $\mathrm{IOH}=-15 \mathrm{~mA}$ | 2 | 3 | - |  |
| Vol | Output LOWVoltage | $\begin{aligned} & \text { VCC }=\operatorname{Min} \\ & \mathrm{VIN}_{\mathrm{IN}}=\mathrm{VIH}_{\mathrm{H}} \text { VIL } \end{aligned}$ | $\mathrm{loL}=64 \mathrm{~mA}$ | - | 0.3 | 0.55 | V |
| Ios | Short Circuit Current | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{Vo}=\mathrm{GND}{ }^{(3)}$ |  | -60 | -120 | -225 | mA |
| IOFF | Input/Output Power Off Leakage ${ }^{(5)}$ | $\mathrm{Vcc}=0 \mathrm{~V}, \mathrm{VIN}$ or Vo $\leq 4.5 \mathrm{~V}$ |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. The test limit for this parameter is $\pm 5 \mu \mathrm{~A}$ at $\mathrm{TA}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$.
5. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ.(2) | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \text { Vcc }=\mathrm{Max} . \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2 | mA |
| ICCD | Dynamic Power Supply Current(4) | VCC = Max., Outputs Open $\overline{\mathrm{CEAB}}$ and $\overline{\mathrm{OEAB}}=\mathrm{GND}$ $\overline{C E B A}=\mathrm{Vcc}$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \text { VIN }=\mathrm{VCC} \\ & \text { VIN }=G N D \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current(6) | $\begin{aligned} & \text { Vcc }=\text { Max., Outputs Open } \\ & \text { fcP }=10 \mathrm{MHz}(\overline{\mathrm{LEAB}}) \\ & 50 \% \text { Duty } \\ & \overline{\mathrm{CEAB}} \text { and } \overline{\mathrm{OEAB}}=\mathrm{GND} \\ & \overline{\mathrm{CEBA}}=\text { Vcc } \\ & \text { One Bit Toggling } \\ & \text { at } \mathrm{fi}=5 \mathrm{MHz} \\ & 50 \% \text { duty cycle } \end{aligned}$ | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 1.5 | 3.5 5.5 | mA |
|  |  | $\begin{aligned} & \text { VCC = Max., Outputs Open } \\ & \text { fcP = 10MHz (LEAB }) \\ & 50 \% \text { Duty Cycle } \\ & \overline{\mathrm{CEAB}} \text { and } \overline{\text { OEAB }}=\mathrm{GND} \\ & \overline{\mathrm{CEBA}}=\text { Vcc } \\ & \text { Eight Bits Toggling } \\ & \text { at fi }=2.5 \mathrm{MHz} \\ & 50 \% \text { duty cycle } \end{aligned}$ | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 3.8 6 | $7.3(5)$ <br> $16.3{ }^{(5)}$ | mA |

## NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input; ( V IN $=3.4 \mathrm{~V}$ ). All other inputs at $\mathrm{V} c \mathrm{c}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of $\Delta I c c$ formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + linputs + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} D \mathrm{DNT}+\mathrm{ICCD}(\mathrm{fcP} / 2+\mathrm{fiNi})$
Icc = Quiescent Current
$\Delta \mathrm{Icc}=$ Power Supply Current for a TTL High Input $(\mathrm{VIN}=3.4 \mathrm{~V})$
Dh = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Output Frequency
$\mathrm{Ni}=$ Number of Outputs at $\mathrm{fi}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE


NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS



Octal Link

## Test Circuits for All Outputs



Set-Up, Hold, and Release Times


Octal Link
Propagation Delay

## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Tests | Open |

DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
Rt = Termination resistance: should be equal to Zout of the Pulse Generator.


Pulse Width
Octal Link


Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz}$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; $\mathrm{tr} \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



## Orderable Part Information

| Speed <br> (ns) | Orderable Part ID | Pkg. <br> Code | Pkg. <br> Type | Temp. <br> Grade |
| :---: | :--- | :---: | :---: | :---: |
| A | 74FCT543ATQG | PCG24 | QSOP | I |
|  | 74FCT543ATQG8 | PCG24 | QSOP | I |
|  | 74FCT543ATSOG | PSG24 | SOIC | I |
|  | 74FCT543ATSOG8 | PSG24 | SOIC | I |
|  | 74FCT543CTQG | PCG24 | QSOP | I |
|  | 74FCT543CTQG8 | PCG24 | QSOP | I |
|  | 74FCT543CTSOG | PSG24 | SOIC | I |
|  | 74FCT543CTSOG8 | PSG24 | SOIC | I |

## Datasheet Document History

| $10 / 10 / 2009$ | Pg. 6 | Updated the ordering information by removing the "IDT" notation and non RoHS part. |
| :--- | :--- | :--- | :--- |
| $05 / 16 / 2018$ | Pgs. 2,7 | Added table under pin configuration diagram with detailed package information. Updated the ordering information <br> diagram adding Tube, Tape and Reel. Added new table of orderable part information. |
| $05 / 10 / 2019$ | Pg. 7 | Updated ordering information diagram. |
| $02 / 11 / 2020$ | Pgs. $1-8$ | Rebranded as Renesas datasheet. |

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Bus Transceivers category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
74LS645N PI74LVCC3245AS 5962-8968201LA 5962-7802301Q2A TC74VCX164245(EL,F MC74LCX245MNTWG
TC7WPB8306L8X,LF(S MM74HC245AMTCX 74LVX245MTC 74ALVC16245MTDX 74LCXR162245MTX 74VCX164245MTDX 74VHC245M 74VHC245MX FXL2TD245L10X 74LVC1T45GM,115 74LVC245ADTR2G TC74AC245P(F) 74LVT245BBT20-13

CD74ACT245M 74AHC245D.112 SN74LVCH16952ADGGR CY74FCT16245TPVCT 74AHCT245PW.118 74LV245DB. 118
74LV245D. 112 74LV245PW. 112 74LVC2245APW. 112 74LVCH245AD. 112 SN75138NSR AP54RHC506ELT-R AP54RHC506BLT-R
74LVCR162245ZQLR SN74LVCR16245AZQLR MC100EP16MNR4G MC100LVEP16MNR4G 714100R 74HCT643N
MC100EP16DTR2G 5962-9221403MRA 74ALVC164245PAG 74FCT16245ATPVG 74FCT16245ETPAG 74FCT245CTSOG
MAX22088GTG+ 74HC646N MAX9320EUA 74AVC8T245PW,118 TC7QPB9306FT(EL) SY88808LMH

