

10-BIT BUS SWITCH WITH PRECHARGED OUTPUTS

FEATURES:

- · Bus switches provide zero delay paths
- Low switch on-resistance: 7Ω
- TTL-compatible input and output levels
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Available in QSOP and TSSOP packages


DESCRIPTION:

The FST6800 belongs to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. Thus they generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased the device conducts and the resistance between input and output ports is small. Without adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no Vcc applied, the device has hot insertion capability.


The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.

The FST6800 provides a 10-Bit TTL-compatible interface. The \overline{ON} pin serves as the enable pin. When \overline{ON} is high, A and B ports are isolated and B outputs are precharged to the BIASV voltage, through the equivalent of a 10K Ω resistor.

FUNCTIONAL BLOCK DIAGRAM



PINCONFIGURATION



QSOP / TSSOP TOP VIEW

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

APRIL 2015

INDUSTRIAL TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Description | Max | Unit |
|----------------------|--------------------------------------|-------------|------|
| VTERM ⁽²⁾ | Terminal Voltage with Respect to GND | –0.5 to +7 | V |
| TSTG | Storage Temperature | –65 to +150 | °C |
| Ιουτ | Maximum Continuous Channel Current | 128 | mA |

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc, Control, and Switch terminals.

CAPACITANCE⁽¹⁾

| Symbol Parameter | | Conditions ⁽²⁾ | Тур. | Unit |
|------------------|---------------------------------|---------------------------|------|------|
| CIN | Control Input Capacitance | | 4 | pF |
| CI/O | Switch Input/Output Capacitance | Switch Off | | pF |

NOTES:

1. Capacitance is characterized but not tested.

2. $T_A = 25^{\circ}C$, f = 1MHz, $V_{IN} = 0V$, $V_{OUT} = 0V$.

PIN DESCRIPTION

| Pin Names | I/O | Description | |
|--------------|-----|--------------------------------|--|
| A1-10, B1-10 | I/O | Buses A, B | |
| ŌN | I | Bus Switch Enable (Active LOW) | |
| BIASV | I | BIAS Voltage | |

FUNCTION TABLE(1)

| ŌN | B1-10 Description | |
|----|-------------------|---------|
| L | A1-10 | Connect |
| Н | BIASV Precharge | |

NOTE:

1. H = HIGH Voltage Level L = LOW Voltage Level

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40° C to $+85^{\circ}$ C, Vcc = $5.0V \pm 5\%$, BIASV = 0 to Vcc

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|--------|-------------------------------------|--|----------|------|---------------------|------|------|
| Vih | Input HIGH Voltage | Guaranteed Logic HIGH for Control Inputs | | 2 | — | _ | V |
| VIL | Input LOW Voltage | Guaranteed Logic LOW for Control | l Inputs | _ | — | 0.8 | V |
| Іін | Input HIGH Current | Vcc = Max. | VI = VCC | - | - | ±1 | μA |
| lıL | Input LOW Current | | VI = GND | - | - | ±1 | |
| lo | Precharge Output Current | Vcc = Min., BIASV = 2.4V, Vo = 0V | | 0.15 | - | _ | mA |
| Іоzн | High Impedance Output Current | Vcc = Max. | Vo = Vcc | _ | — | ±1 | μA |
| Iozl | (3-State Output Pins) | Vo = GND | | - | — | ±1 | |
| los | Short Circuit Current | Vcc = Min., Vo = GND ⁽³⁾ | | _ | 300 | _ | mA |
| Viк | Clamp Diode Voltage | Vcc = Min., IIN = -18mA | | - | -0.7 | -1.2 | V |
| Ron | Switch On Resistance ⁽⁴⁾ | Vcc = 4.75V, VIN = 0.0V ION = 64mA | | | _ | 7 | Ω |
| | | Vcc = 4.75V, VIN = 2.4V ION = 15mA | | _ | _ | 15 | |
| IOFF | Input/Output Power Off Leakage | Vcc = 0V, VIN or Vo \leq 4.5V | | - | _ | 1 | μA |
| lcc | Quiescent Power Supply Current | Vcc = Max., VI = GND or Vcc | | - | 0.1 | 3 | μΑ |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.

4. Measured by voltage drop between ports at indicated current through the switch.

POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Тур. ⁽²⁾ | Max. | Unit |
|--------|---|--|-------------------------|------|---------------------|------|-----------------------|
| ∆lcc | Quiescent Power Supply Current TTL Inputs HIGH | $V_{CC} = Max.$ $V_{IN} = 3.4V^{(3)}$ | | - | 0.5 | 1.5 | mA |
| ICCD | Dynamic Power Supply Current ⁽⁴⁾ | Vcc = Max., Outputs Open Enable Pin Toggling 50% Duty Cycle | VIN = VCC VIN = GND | _ | 30 | 40 | μΑ/ MHz/ Enable |
| lc | Total Power Supply Current ⁽⁶⁾ | Vcc = Max., Outputs Open Enable Pin Toggling (Ten Switches Toggling) | VIN = VCC VIN = GND | _ | 3 | 4 | mA |
| | | fi = 10MHz 50% Duty Cycle | VIN = 3.4V VIN = GND | _ | 3.3 | 4.8 | |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of Icc formula. These limits are guaranteed but not tested.

6. IC = IQUIESCENT + INPUTS + IDYNAMIC

IC = ICC + Δ ICC DHNT + ICCD (fiN)

Icc = Quiescent Current

 ΔIcc = Power Supply Current for a TTL High Input (VIN = 3.4V)

- DH = Duty Cycle for TTL Inputs High
- $N \tau$ = Number of TTL Inputs at D H

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fcp = Clock Frequency for Register Devices (zero for non-register devices)

fi = Input Frequency

- N = Number of SwitchesToggling at fi
- All currents are in milliamps and all frequencies are in megahertz

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40° C to $+85^{\circ}$ C, VCC = $5.0V \pm 5\%$

| Symbol | Description | Condition ⁽¹⁾ | Min. ⁽²⁾ | Тур. | Max. | Unit |
|--------------|---|--------------------------|---------------------|------|------|------|
| t PLH | Data Propagation Delay | C∟ = 50pF | — | — | 0.25 | ns |
| t PHL | Ax, Bx to Bx, $Ax^{(3,4)}$ | RL = 500Ω | | | | |
| tрzн | Switch Turn On Delay | | 1.5 | — | 6.5 | ns |
| tpzi. | ON to Ax, Bx | | | | | |
| tрнz | Switch Turn Off Delay | | 1.5 | — | 5.5 | ns |
| t PLZ | $\overline{\text{ON}}$ to Ax, Bx ⁽³⁾ | | | | | |

NOTES:

1. See test circuit and waveforms.


2. Minimum limits guaranteed but not tested.

3. This parameter is guaranteed by design but not tested.

4. The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 50 pF load. Since this time is constant and much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.


IDT74FST6800 10-BIT BUS SWITCH WITH PRECHARGED OUTPUTS


TEST CIRCUITS AND WAVEFORMS




Octal Link

Test Circuits for All Outputs








SWITCH POSITION

| Test | Switch |
|---|--------|
| Open Drain Disable Low Enable Low | Closed |
| All Other Tests | Open |

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width

Octal Link



Enable and Disable Times

NOTES:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tr \leq 2.5ns; tr \leq 2.5ns.

IDT74FST6800 10-BIT BUS SWITCH WITH PRECHARGED OUTPUTS



ORDERING INFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Digital Bus Switch ICs category:

Click to view products by Renesas manufacturer:

Other Similar products are found below :

MT8986AE1 TC7MPB9307FT(EL) MT8985AE1 MT8986AP1 PI3CH800LE PI3C32X384BE ZL50023GAG2 MT8986AL1 MT8981DP1 PI3VT3245-ALE PI3CH800QE MT90823AB1 PI3VT3245-AQE PI3CH800QEX PI3C3384QE PI3C3305UEX PI3B3861QE PI3B3245QEX PI3B3245QE PI3CH1000LE PI3CH401LE PI3CH401LEX TC7WBL3305CFK(5L,F 74CB3Q3125DBQRE4 TC7WBL3305CFK,LF SN74CBT16245CDGGR PI5C3245QE 72V90823PQFG PI3B3861QEX PI3C3126QEX PI3C3245QE PI5C3384QE PI3CH281QE QS3VH16244PAG8 PI3CH400LE PI3B3245LEX PI3B3245LE PI3C3306LEX PI5C3245LEX PI5C3306LEX PI3B3126LE PI3B3125LEX 72V73273BBG 74CBTLV3862PGG QS3126QG QS32245QG QS3244QG QS3245SOG8 QS32X384Q1G QS3VH126QG