FEATURES

- Fully integrated octal E1 short haul line interface which supports 120 Ω E1 twisted pair and 75 Ω E1 coaxial applications
- Selectable Single Rail mode or Dual Rail mode and AMI or HDB3 encoder/decoder
- Built-in transmit pre-equalization meets G.703
- Selectable transmit/receive jitter attenuator meets ETSI CTR12/ 13, ITU G.736, G.742 and G.823 specifications
- SONET/SDH optimized jitter attenuator meets ITU G.783 mapping jitter specification
- ◆ Digital/Analog LOS detector meets ITU G.775 and ETS 300 233
- ITU G.772 non-intrusive monitoring for in-service testing for any one of channel 1 to channel 7

- ◆ Low impedance transmit drivers with high-Z
- Selectable hardware and parallel/serial host interface
- ◆ Local and Remote Loopback test functions
- Hitless Protection Switching (HPS) for 1 to 1 protection without relavs
- JTAG boundary scan for board test
- 3.3 V supply with 5 V tolerant I/O
- Low power consumption
- Operating temperature range: -40°C to +85°C
- Available in 144-pin Thin Quad Flat Pack (TQFP) and 160-pin Plastic Ball Grid Array (PBGA) packages Green package options available

FUNCTIONAL BLOCK DIAGRAM




Figure-1 Block Diagram

January 21, 2010

DESCRIPTION

The IDT82V2058 is a single chip, 8-channel E1 short haul PCM transceiver with a reference clock of 2.048 MHz. The IDT82V2058 contains 8 transmitters and 8 receivers.

All the receivers and transmitters can be programmed to work either in Single Rail mode or Dual Rail mode. HDB3 or AMI encoder/decoder is selectable in Single Rail mode. Pre-encoded transmit data in NRZ format can be accepted when the device is configured in Dual Rail mode. The receivers perform clock and data recovery by using integrated digital phase-locked loop. As an option, the raw sliced data (no retiming) can be output on the receive data pins. Transmit equalization is implemented with low-impedance output drivers that provide shaped waveforms to the transformer, guaranteeing template conformance.

A jitter attenuator is integrated in the IDT82V2058 and can be switched into either the transmit path or the receive path for all channels. The jitter attenuation performance meets ETSI CTR12/13, ITU G.736, G.742 and G.823 specifications.

The IDT82V2058 offers hardware control mode and software control mode. Software control mode works with either serial host interface or parallel host interface. The latter works via an Intel/Motorola compatible 8-bit parallel interface for both multiplexed or non-multiplexed applications. Hardware control mode uses multiplexed pins to select different operation modes when the host interface is not available to the device.

The IDT82V2058 also provides loopback and JTAG boundary scan testing functions. Using the integrated monitoring function, the IDT82V2058 can be configured as a 7-channel transceiver with non-intrusive protected monitoring points.

The IDT82V2058 can be used for SDH/SONET multiplexers, central office or PBX, digital access cross connects, digital radio base stations, remote wireless modules and microwave transmission systems.

PIN CONFIGURATIONS




Figure-2 TQFP144 Package Pin Assignment




Figure-3 PBGA160 Package Pin Assignment

1 PIN DESCRIPTION

Table-1 Pin Description

Name	Type	Pin	No.	Description
Name	Туре	TQFP144	PBGA160	Description
		l .	l .	Transmit and Receive Line Interface
TTIP0 TTIP1 TTIP2 TTIP3 TTIP4 TTIP5 TTIP6 TTIP7 TRING0 TRING1	Analog Output	45 52 57 64 117 124 129 136	N5 L5 L10 N10 B10 D10 D5 B5	TTIPn/TRINGn: Transmit Bipolar Tip/Ring for Channel 0~7 These pins are the differential line driver outputs. They will be in high-Z if pin OE is low or the corresponding pin TCLKn is low (pin OE is global control, while pin TCLKn is per-channel control). In host mode, each pin can be in high-Z by programming a '1' to the corresponding bit in register OE ⁽¹⁾ .
TRING2 TRING3 TRING4 TRING5 TRING6 TRING7		58 63 118 123 130 135	M10 P10 A10 C10 C5 A5	
RTIPO RTIP1 RTIP2 RTIP3 RTIP4 RTIP5 RTIP6 RTIP7 RRING0 RRING1 RRING2 RRING3 RRING4 RRING5 RRING5 RRING6 RRING7	Analog Input	48 55 60 67 120 127 132 139 49 54 61 66 121 126 133 138	P7 M7 M8 P8 A8 C8 C7 A7 N7 L7 L8 N8 B8 D8 D7 B7	RTIPn/RRINGn: Receive Bipolar Tip/Ring for Channel 0~7 These pins are the differential line receiver inputs.

¹. Register name is indicated by bold capital letter. For example, **OE** indicates Output Enable Register.

Table-1 Pin Description (Continued)

Nome	Turne	Pin	Pin No.				Description		
Name	Туре	TQFP144	PBGA160	1			Description		
	l .			Transmit a	nd Receive Digita	l Data Interf	ace		
					mit Data for Chan				
								smitted is input on this pin. Data on TDn	
TD0/TDP0		37	N2				s of TCLKn, and enco	oded by AMI or HDB3 line code rules	
TD1/TDP1		30	L2	before being transmitted to the line.					
TD2/TDP2		80	L13						
TD3/TDP3		73	N13		olar Violation Inse				
TD4/TDP4		108	B13					Table-2 on page 13 and Table-3 on page	
TD5/TDP5		101	D13					ke the next logic one to be transmitted of	
TD6/TDP6		8	D2	I Dn the sar	ne polarity as the p	revious puls	e, and violate the AM	Il rule. This is for testing.	
TD7/TDP7		1	B2	TDD/TDM	D!#/N#	T	D-4- f Ol 1 0	-	
	I						Data for Channel 0		
BPVI0/TDN0		38	N3					mitted for positive/negative pulse is inpu es of TCLKn. The line code in dual rail	
BPVI1/TDN1		31	L3	mode is as		in are sampi	ed on the falling edge	es of TCLKII. The line code in dual fail	
BPVI2/TDN2		79	L12					-	
BPVI3/TDN3		72	N12		ΓDPn	TDNn	Output Pulse		
BPVI4/TDN4		109	B12		0	0	Space		
BPVI5/TDN5		102	D12		0	1	Negative Pulse		
BPVI6/TDN6		7	D3		1	0	Positive Pulse	-	
BPVI7/TDN7		144	В3		1	l	Space	J	
				Pulling pin TDNn high for more than 16 consecutive TCLK clock cycles will configure the corresponding channel into Single Rail mode 1 (see Table-2 on page 13 and Table-3 on page 14).					
TCLK0				pled into the Pulling TCL Ones (TAO clock refere If TCLKn is become hig	e device on the falli Kn high for more the S) state (when MCI nce. low, the corresponder.	ng edges of an 16 MCLK LK is clocked ding transmit	TCLKn. (cycles, the correspond). In TAOS state, the	esmit data at TDn/TDPn or TDNn is same anding transmitter is set in Transmit All a TAOS generator adopts MCLK as the cower down state, while driver output por ansmit mode. It is summarized as the form	
TCLKI		36 29	N1 L1	MCLK	TCLKn		Tra	nsmit Mode	
TCLK2		81	L14	Clocked	Clocked	Normal o			
TCLK3 TCLK4	1	74 107	N14 B14	Clocked	High (≥ 16 MCL	() Transmit of		nals to the line side in the corresponding	
TCLK5 TCLK6		100 9	D14 D1	Clocked	Low (≥ 64 MCLK			nannel is set into power down state.	
TCLK7		2	B1			TCLKn is	clocked Normal opening high Transmit A	all Ones (TAOS) signals to the line side	
						(≥ 16 TCI		esponding transmit channel.	
				High/Low	TCL I/1 is sleeke	TCI Kn is		ding transmit channel is set into power	
			'	High/Low	TCLK1 is clocked	(≥ 64 TCI			
								d by the status of TCLK1. When MCLK	
					lic hinh al	Il receive naths just s	lice the incoming data stream. When		
								aths are powered down.	

Table-1 Pin Description (Continued)

Name	Type	Pin	No.	Description		
Name	Туре	TQFP144 PBGA160		Description		
RD0/RDP0 RD1/RDP1 RD2/RDP2 RD3/RDP3 RD4/RDP4 RD5/RDP5 RD6/RDP6 RD7/RDP7 CV0/RDN0 CV1/RDN1 CV2/RDN2 CV3/RDN3 CV4/RDN4 CV5/RDN5 CV6/RDN6 CV7/RDN7	O High-Z	40 33 77 70 111 104 5 142 41 34 76 69 112 105 4 141	P2 M2 M13 P13 A13 C13 C2 A2 P3 M3 M12 P12 A12 C12 C3 A3	RDn: Receive Data for Channel 0~7 In Single Rail mode, the received NRZ data is output on this pin. The data is decoded by AMI or HDB3 line code rule. CVn: Code Violation for Channel 0~7 In Single Rail mode, the bipolar violation, code violation and excessive zeros will be reported by driving pin CVn high for a full clock cycle. However, only bipolar violation is indicated when AMI decoder is selected. RDPn/RDNn: Positive/Negative Receive Data for Channel 0~7 In Dual Rail Mode with clock recovery, these pins output the NRZ data. A high signal on RDPn indicates the receipt of a positive pulse on RTIPn/RRINGn while a high signal on RDNn indicates the receipt of a negative pulse on RTIPn/RRINGn. The output data at RDn or RDPn/RDNn are clocked out on the falling edges of RCLK when the CLKE input is low, or are clocked out on the rising edges of RCLK when CLKE is high. In Dual Rail Mode without clock recovery, these pins output the raw RZ sliced data. In this data recovery mode, the active polarity of RDPn/RDNn is determined by pin CLKE. When pin CLKE is low, RDPn/RDNn is active low. When pin CLKE is high, RDPn/RDNn is active high. In hardware mode, RDn or RDPn/RDNn will remain active during LOS. In host mode, these pins will either remain active or insert alarm indication signal (AIS) into the receive path, determined by bit AISE in register GCF. RDn or RDPn/RDNn is set into high-Z when the corresponding receiver is powered down.		
RCLK0 RCLK1 RCLK2 RCLK3 RCLK4 RCLK5 RCLK6 RCLK6	O High-Z	39 32 78 71 110 103 6 143	P1 M1 M14 P14 A14 C14 C1 A1	RCLKn: Receive Clock for Channel 0~7 In clock recovery mode, this pin outputs the recovered clock from signal received on RTIPn/RRINGn. The received data are clocked out of the device on the rising edges of RCLKn if pin CLKE is high, or on falling edges of RCLKn if pin CLKE is low. In data recovery mode, RCLKn is the output of an internal exclusive OR (XOR) which is connected with RDPn and RDNn. The clock is recovered from the signal on RCLKn. If Receiver n is powered down, the corresponding RCLKn is in high-Z.		
MCLK	I	10	E1	MCLK: Master Clock This is an independent, free running reference clock. A clock of 2.048 MHz is supplied to this pin as the clock reference of the device for normal operation. In receive path, when MCLK is high, the device slices the incoming bipolar line signal into RZ pulse (Data Recovery mode). When MCLK is low, all the receivers are powered down, and the output pins RCLKn, RDPn and RDNn are switched to high-Z. In transmit path, the operation mode is decided by the combination of MCLK and TCLKn (see TCLKn pin description for details). NOTE: Wait state generation via RDY/ACK is not available if MCLK is not provided.		
LOS0 LOS1 LOS2 LOS3 LOS4 LOS5 LOS6	0	42 35 75 68 113 106 3	K4 K3 K12 K11 E11 E12 E3 E4	LOSn: Loss of Signal Output for Channel 0~7 A high level on this pin indicates the loss of signal when there is no transition over a specified period of time or no enough ones density in the received signal. The transition will return to low automatically when there is enough transitions over a specified period of time with a certain ones density in the received signal. The LOS assertion and desertion criteria are described in 2.3.4 Loss of Signal (LOS) Detection.		

Table-1 Pin Description (Continued)

	_	Pin	No.			
Name	Туре	TQFP144	PBGA160	Description		
		l .	l .	Hardware/Ho	ost Control Interface	
				MODE2: Control M		
				The signal on this p	oin determines which control mode is selected to control the device:	
İ				MODI	E2 Control Interface	
İ				Low	N Hardware Mode	
I				VDDIC	O/2 Serial Host Interface	
				High	h Parallel Host Interface	
MODE2	(Pulled to VDDIO/2)	11	E2	Serial host Interface Parallel host Interface	ins include MODE[2:0], LP[7:0], CODE, CLKE, JAS and OE. e pins include \overline{CS} , SCLK, SDI, SDO and \overline{INT} . ace pins include \overline{CS} , A[4:0], D[7:0], $\overline{WR}/\overline{DS}$, $\overline{RD}/R/\overline{W}$, ALE/ \overline{AS} , \overline{INT} and RDiultiple parallel host interface as follows (refer to MODE1 and MODE0 pin de	
	,			below for details):		•
1				MODE[2:0]	Host Interface	
				100	Non-multiplexed Motorola Mode Interface	
				101	Non-multiplexed Mode Interface	
				110	Multiplexed Motorola Mode Interface	
				111	Multiplexed Intel Mode Interface	
					maniproved men mede mende	
MODE1	I	43	K2	In parallel host mode, the parallel interface operates with separate address bus and data bus when this pin is low, and operates with multiplexed address and data bus when this pin is high. In serial host mode or hardware mode, this pin should be grounded.		
					Mode Select 0 de, the parallel host interface is configured for Motorola compatible hosts w ompatible hosts when this pin is high.	hen this pin
MODE0/CODE	I	88	H12	decoder is enabled	I mode, the HDB3 encoder/decoder is enabled when this pin is low, and AN I when this pin is high. The selections affect all the channels.	/II encoder/
				In serial host mode,	e, this pin should be grounded.	
CS: Chip Select (Active Low) In host mode, this pin is asserted low by the host to enable host interface. A hig occur on this pin for each read/write operation and the level must not return to hover.				pin is asserted low by the host to enable host interface. A high to low transion reach read/write operation and the level must not return to high until the operation and the level must not return to high until the operation and the level must not return to high until the operation is a second control of the control of t		
CS/JAS	(Pulled to	87	J11	JAS: Jitter Attenua In hardware control	lator Select I mode, this pin globally determines the Jitter Attenuator position:	
	VDDIO/2)			JAS	Jitter Attenuator (JA) Configuration	
				Low	JA in transmit path	
				VDDIO/2	JA not used	
				High	JA in receive path	

Table-1 Pin Description (Continued)

Nama	Tuna	Pin	No.	Description	
Name	Type	TQFP144 PBGA160		Description	
				SCLK: Shift Clock In serial host mode, the signal on this pin is the shift clock for the serial interface. Data on pin SDO is clocked out on falling edges of SCLK if pin CLKE is high, or on rising edges of SCLK if pin CLKE is low. Data on pin SDI is always sampled on rising edges of SCLK. ALE: Address Latch Enable	
SCLK/ALE/AS	I	86	J12	In parallel Intel multiplexed host mode, the address on AD[4:0] is sampled into the device on the falling edges of ALE (signals on AD[7:5] are ignored). In non-multiplexed host mode, ALE should be pulled high.	
				AS: Address Strobe (Active Low) In parallel Motorola multiplexed host mode, the address on AD[4:0] is latched into the device on the falling edges of AS (signals on AD[7:5] are ignored). In non-multiplexed host mode, AS should be pulled high. NOTE: This pin is ignored in hardware control mode.	
				RD: Read Strobe (Active Low) In parallel Intel multiplexed or non-multiplexed host mode, this pin is active low for read operation.	
RD/R/W	I	85	J13	R/W: Read/Write Select In parallel Motorola multiplexed or non-multiplexed host mode, the pin is active low for write operation and high for read operation. NOTE: This pin is ignored in hardware control mode.	
SDI/WR/DS	I	84	J14	SDI: Serial Data Input In serial host mode, this pin input the data to the serial interface. Data on this pin is sampled on the risin edges of SCLK. WR: Write Strobe (Active Low) In parallel Intel host mode, this pin is active low during write operation. The data on D[7:0] (in non-multiplexed mode) or AD[7:0] (in multiplexed mode) is sampled into the device on the rising edges of WR. DS: Data Strobe (Active Low) In parallel Motorola host mode, this pin is active low. During a write operation (R/W = 0), the data on D[7 (in non-multiplexed mode) or AD[7:0] (in multiplexed mode) is sampled into the device on the rising edg of DS. During a read operation (R/W = 1), the data is driven to D[7:0] (in non-multiplexed mode) or AD[7 (in multiplexed mode) by the device on the rising edges of DS. In parallel Motorola non-multiplexed host mode, the address information on the 5 bits of address bus A[4:0] are latched into the device on the falling edges of DS. NOTE: This pin is ignored in hardware control mode.	
SDO/RDY/ACK	O	83	K14	SDO: Serial Data Output In serial host mode, the data is output on this pin. In serial write operation, SDO is in high impedance for the first 8 SCLK clock cycles and driven low for the remaining 8 SCLK clock cycles. In serial read operation, SDO is in high-Z only when SDI is in address/command byte. Data on pin SDO is clocked out of the device on the falling edges of SCLK if pin CLKE is high, or on the rising edges of SCLK if pin CLKE is low RDY: Ready Output In parallel Intel host mode, the high level of this pin reports to the host that bus cycle can be completed, while low reports the host must insert wait states. ACK: Acknowledge Output (Active Low) In parallel Motorola host mode, the low level of this pin indicates that valid information on the data bus is ready for a read operation or acknowledges the acceptance of the written data during a write operation.	
ĪNT	O Open Drain	82	K13	INT: Interrupt (Active Low) This is an open drain, active low interrupt output. Three sources may cause the interrupt . Refer to 2.18 Interrupt Handling for details.	

Table-1 Pin Description (Continued)

Name	Туре	Pin	No.	Description			
Name	туре	TQFP144	PBGA160				
LP7/D7/AD7 LP6/D6/AD6 LP5/D5/AD5 LP4/D4/AD4 LP3/D3/AD3 LP2/D2/AD2 LP1/D1/AD1 LP0/D0/AD0	I/O High-Z	28 27 26 25 24 23 22 21	K1 J1 J2 J3 J4 H2 H3 G2	LPn: Loopback Select 7~0 In hardware control mode, pin LPn configures the corresponding channel in different loopback mode, as follows: LPn Loopback Configuration Low Remote Loopback VDDIO/2 No loopback High Analog Loopback Refer to 2.16 Loopback Mode for details. Dn: Data Bus 7~0 In non-multiplexed host mode, these pins are the bi-directional data bus. ADn: Address/Data Bus 7~0 In multiplexed host mode, these pins are the multiplexed bi-directional address/data bus.			
A4 MC3/A3 MC2/A2 MC1/A1 MC0/A0	I	12 13 14 15 16	F4 F3 F2 F1 G3				
OE	I	114	E14	An: Address Bus 4~0 When pin MODE1 is low, the parallel host interface operates with separate address and data bus. In this mode, the signal on this pin is the address bus of the host interface. OE: Output Driver Enable Pulling this pin low can drive all driver output into high-Z for redundancy application without external mechanical relays. In this condition, all other internal circuits remain active.			

Table-1 Pin Description (Continued)

	_	Pin	No.	-	
Name	Type	TQFP144	PBGA160	Description	
CLKE	I	115	E13	CLKE: Clock Edge Select The signal on this pin determines the active edge of RCLKn and SCLK in clock recovery mode, or determines the active level of RDPn and RDNn in the data recovery mode. See 2.2 Clock Edges on page 14 details.	
		•	•	JTAG Signals	
TRST	l Pull-up	95	G12	TRST: JTAG Test Port Reset (Active Low) This is the active low asynchronous reset to the JTAG Test Port. This pin has an internal pull-up resistor and it can be left open.	
TMS	I Pull-up	96	F11	TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is clocked into the device on the rising edges of TCK. This pin has an internal pull-up resistor and it can be left open.	
тск	I	97	F14	TCK: JTAG Test Clock This pin input the clock of the JTAG Test. The data on TDI and TMS are clocked into the device on the rising edges of TCK, while the data on TDO is clocked out of the device on the falling edges of TCK. This pin should be connected to GNDIO or VDDIO pin when unused.	
TDO	O High-Z	98	F13	TDO: JTAG Test Data Output This pin output the serial data of the JTAG Test. The data on TDO is clocked out of the device on the falling edges of TCK. TDO is a high-Z output signal. It is active only when scanning of data is out. This pin should be left float when unused.	
TDI	l Pull-up	99	F12	TDI: JTAG Test Data Input This pin input the serial data of the JTAG Test. The data on TDI is clocked into the device on the rising edges of TCK. This pin has an internal pull-up resistor and it can be left open.	
		l .	l .	Power Supplies and Grounds	
VDDIO	-	17 92	G1 G14	3.3 V I/O Power Supply	
GNDIO	-	18 91	G4 G11	I/O GND	
VDDT0 VDDT1 VDDT2 VDDT3 VDDT4 VDDT5 VDDT6 VDDT7	-	44 53 56 65 116 125 128 137	N4, P4 L4, M4 L11, M11 N11, P11 A11, B11 C11, D11 C4, D4 A4, B4	3.3 V/5 V Power Supply for Transmitter Driver All VDDT pins must be connected to 3.3 V or all VDDT must be connected to 5 V. It is not allowed to leave any of the VDDT pins open (not-connected) even if the channel is not used.	
GNDT0 GNDT1 GNDT2 GNDT3 GNDT4 GNDT5 GNDT6 GNDT7	-	47 50 59 62 119 122 131 134	N6, P6 L6, M6 L9, M9 N9, P9 A9, B9 C9, D9 C6, D6 A6, B6	Analog GND for Transmitter Driver	
VDDD VDDA	-	19 90	H1 H14	3.3 V Digital/Analog Core Power Supply	

Table-1 Pin Description (Continued)

Name	Type Pin No.		No.	Description	
Ivaille	туре	TQFP144	PBGA160	Description	
GNDD GNDA	-	20 89	H4 H11	Digital/Analog Core GND	
				Others	
IC	0	93 94	G13 H13	IC: Internal Connection Internal use. Leave it float for normal operation.	

2 FUNCTIONAL DESCRIPTION

2.1 OVERVIEW

The IDT82V2058 is a fully integrated octal short-haul line interface unit, which contains eight transmit and receive channels for use in E1 applications. The receiver performs clock and data recovery. As an option, the raw sliced data (no retiming) can be output to the system. Transmit equalization is implemented with low-impedance output drivers that provide shaped waveforms to the transformer, guaranteeing template conformance. A selectable jitter attenuator may be placed in the receive path or the transmit path. Moreover, multiple testing functions, such as error detection, loopback and JTAG boundary scan are also provided. The device is optimized for flexible software control through a serial or parallel host mode interface. Hardware control is also available. Figure-1 on page 1 shows one of the eight identical channels operation.

2.1.1 SYSTEM INTERFACE

The system interface of each channel can be configured to operate in different modes:

- 1. Single rail interface with clock recovery.
- 2. Dual rail interface with clock recovery.
- 3. Dual rail interface with data recovery (that is, with raw data slicing only and without clock recovery).


Each signal pin on system side has multiple functions depending on which operation mode the device is in.

The Dual Rail interface consists of TDPn¹, TDNn, TCLKn, RDPn, RDNn and RCLKn. Data transmitted from TDPn and TDNn appears on TTIPn and TRINGn at the line interface; data received from the RTIPn and RRINGn at the line interface are transferred to RDPn and RDNn while the recovered clock extracting from the received data stream outputs on RCLKn. In Dual Rail operation, the clock/data recovery mode is selectable. Dual Rail interface with clock recovery shown in Figure-4 is a default configuration mode. Dual Rail interface with data recovery is shown in Figure-5. Pin RDPn and RDNn, are raw RZ slice outputs and internally connected to an EXOR which is fed to the RCLKn output for external clock recovery applications.

In Single Rail mode, data transmitted from TDn appears on TTIPn and TRINGn at the line interface. Data received from the RTIPn and RRINGn at the line interface appears on RDn while the recovered clock extracting from the received data stream outputs on RCLKn. When the device is in single rail interface, the selectable AMI or HDB3 line encoder/decoder is available and any code violation in the received data will be indicated at the CVn pin. The Single Rail mode has 2 sub-modes: Single Rail Mode 1 and Single Rail Mode 2. Single Rail Mode 1, whose interface is composed of TDn, TCLKn, RDn, CVn and RCLKn, is realized by pulling pin TDNn high for more than 16 consecutive TCLK cycles. Single Rail Mode 2, whose interface is composed of TDn, TCLKn, RDn, CVn, RCLKn and BPVIn, is realized by setting bit CRS in register e-CRS² and bit SING in register e-SING. The difference between them is that, in the latter mode bipolar violation can be inserted via pin BPVIn if AMI line code is selected.

The configuration of the Hardware Mode System Interface is summarized in Table-2. The configuration of the Host Mode System Interface is summarized in Table-3.


² The first letter 'e-' indicates expanded register.



Note: The grey blocks are bypassed and the dotted blocks are selectable.

Figure-4 Dual Rail Interface with Clock Recovery

^{1.} The footprint 'n' (n = 0 - 7) indicates one of the eight channels.



Note: The grey blocks are bypassed and the dotted blocks are selectable

Figure-5 Dual Rail Interface with Data Recovery




Figure-6 Single Rail Mode

Table-2 System Interface Configuration (In Hardware Mode)

Pin MCLK	Pin TDNn	Interface
Clocked	High (≥ 16 MCLK)	Single Rail Mode 1
Clocked	Pulse	Dual Rail mode with Clock Recovery
High	Pulse	Dual Rail mode with Data Recovery. Receive just slices the incoming data. Transmit is determined by the status of TCLKn.
Low	Pulse	Receiver is powered down. Transmit is determined by the status of TCLKn.

Table-3 System Interface Configuration (In Host Mode)

Pin MCLK	Pin TDNn	CRSn in e-CRS	SINGn in e-SING	Interface
Clocked	High	0	0	Single Rail Mode 1
Clocked	Pulse	0	1	Single Rail Mode 2
Clocked	Pulse	0	0	Dual Rail mode with Clock Recovery
Clocked	Pulse	1	0	Dual Rail mode with Data Recovery. Receive just slices the incoming data. Transmit is determined by the status of TCLKn.
High	Pulse	-	-	Dual Rail mode with Data Recovery. Receive just slices the incoming data. Transmit is determined by the status of TCLKn.
Low	Pulse	-	-	Receiver is powered down. Transmit is determined by the status of TCLKn.

Table-4 Active Clock Edge and Active Level

Pin CLKE	Pin RDn/F	RDPn and CVn/RDI	٧n	Pin SDO		
FIII CLKL	Clock Recove	ry	Slicer Output	FIII		
High	RCLKn	Active High	Active High	SCLK	Active High	
Low	RCLKn	Active High	Active Low	SCLK	Active High	

2.2 CLOCK EDGES

The active edge of RCLKn and SCLK are selectable. If pin CLKE is high, the active edge of RCLKn is the rising edge, as for SCLK, that is falling edge. On the contrary, if CLKE is low, the active edge of RCLK is the falling edge and that of SCLK is rising edge. Pins RDn/RDPn, CVn/RDNn and SDO are always active high, and those output signals are clocked out on the active edge of RCLKn and SCLK respectively. See Table-4 Active Clock Edge and Active Level on page 14 for details. However, in dual rail mode without clock recovery, pin CLKE is used to set the active level for RDPn/RDNn raw slicing output: High for active high polarity and low for active low. It should be noted that data on pin SDI are always active high and are sampled on the rising edges of SCLK. The data on pin TDn/TDPn or BPVIn/TDNn are also always active high but are sampled on the falling edges of TCLKn, despite the level on CLKE.

2.3 RECEIVER

In receive path, the line signals couple into RRINGn and RTIPn via a transformer and are converted into RZ digital pulses by a data slicer. Adaptation for attenuation is achieved using an integral peak detector that sets the slicing levels. Clock and data are recovered from the received RZ digital pulses by a digital phase-locked loop that provides jitter accommodation. After passing through the selectable jitter attenuator, the recovered data are decoded using HDB3 or AMI line code rules and clocked out of pin RDn in single rail mode, or presented on RDPn/RDNn in an undecoded dual rail NRZ format. Loss of signal, alarm indication signal, line code violation and excessive zeros are detected. These various changes in status may be enabled to generate interrupts.

2.3.1 PEAK DETECTOR AND SLICER

The slicer determines the presence and polarity of the received pulses. In data recovery mode, the raw positive slicer output appears on RDPn while the negative slicer output appears on RDNn. In clock and

data recovery mode, the slicer output is sent to Clock and Data Recovery circuit for abstracting retimed data and optional decoding. The slicer circuit has a built-in peak detector from which the slicing threshold is derived. The slicing threshold is default to 50% (typical) of the peak value.

Signals with an attenuation of up to 12 dB (from 2.4 V) can be recovered by the receiver. To provide immunity from impulsive noise, the peak detectors are held above a minimum level of 0.150 V typically, despite the received signal level.

2.3.2 CLOCK AND DATA RECOVERY

The Clock and Data Recovery is accomplished by Digital Phase Locked Loop (DPLL). The DPLL is clocked 16 times of the received clock rate, i.e. 32.768 MHz in E1 mode. The recovered data and clock from DPLL is then sent to the selectable Jitter Attenuator or decoder for further processing.

The clock recovery and data recovery mode can be selected on a per channel basis by setting bit CRSn in register **e-CRS**. When bit CRSn is defaulted to '0', the corresponding channel operates in data and clock recovery mode. The recovered clock is output on pin RCLKn and retimed NRZ data are output on pin RDPn/RDNn in dual rail mode or on RDn in single rail mode. When bit CRSn is set to '1', dual rail mode with data recovery is enabled in the corresponding channel and the clock recovery is bypassed. In this condition, the analog line signals are converted to RZ digital bit streams on the RDPn/RDNn pins and internally connected to an EXOR which is fed to the RCLKn output for external clock recovery applications.

If MCLK is pulled high, all the receivers will enter the dual rail mode with data recovery. In this case, register **e-CRS** is ignored.

2.3.3 HDB3/AMI LINE CODE RULE

Selectable HDB3 and AMI line coding/decoding is provided when the device is configured in single rail mode. HDB3 rules is enabled by setting bit CODE in register **GCF** to '0' or pulling pin CODE low. AMI rule is enabled by setting bit CODE in register **GCF** to '1' or pulling pin CODE high. The settings affect all eight channels.

Individual line code rule selection for each channel, if needed, is available by setting bit SINGn in register **e-SING** to '1' (to activate bit CODEn in register **e-CODE**) and programming bit CODEn to select line code rules in the corresponding channel: '0' for HDB3, while '1' for AMI. In this case, the value in bit CODE in register **GCF** or pin CODE for global control is unaffected in the corresponding channel and only affect in other channels.

In dual rail mode, the decoder/encoder are bypassed. Bit CODE in register **GCF**, bit CODEn in register **e-CODE** and pin CODE are ignored.

The configuration of the line code rule is summarized in Table-5.

2.3.4 LOSS OF SIGNAL (LOS) DETECTION

The Loss of Signal Detector monitors the amplitude and density of the received signal on receiver line before the transformer (measured on port A, B shown in Figure-10). The loss condition is reported by pulling pin LOSn high. At the same time, LOS alarm registers track LOS condition. When LOS is detected or cleared, an interrupt will generate if not masked. In host mode, the detection supports ITU G.775 and ETSI 300 233. In hardware mode, it supports the ITU G.775.

Table-6 summarizes the conditions of LOS in clock recovery mode.

During LOS, the RDPn/RDNn continue to output the sliced data when bit AISE in register **GCF** is set to '0' or output all ones as AIS (alarm indication signal) when bit AISE is set to '1'. The RCLKn is replaced by MCLK only if the bit AISE is set.

Table-5 Configuration of the Line Code Rule

Hardware Mode						
CODE	Line Code Rule					
Low	All channels in HDB3					
High	All channels in AMI					

Host Mode									
CODE in GCF CODEn in e-CODE SINGn in e-SING Line Code R									
0	0/1	0	All channels in HDB3						
0	0	1	7 til Charlinels III FIDDo						
1	0/1	0	All channels in AMI						
1	1	1	All Charliners in Alvii						
0	1	1	CHn in AMI						
1	0	1	CHn in HDB3						

Table-6 LOS Condition in Clock Recovery Mode

		Standard				
		G.775	ETSI 300 233	LOSn		
LOS	Continuous Intervals	32	2048 (1 ms)	High		
Detected	Amplitude ⁽¹⁾	below typical 200 mVp	below typical 200 mVp	1 ""9"		
LOS Cleared	Density	12.5% (4 marks in a sliding 32-bit period) with no more than 15 continuous zeros	12.5% (4 marks in a sliding 32-bit period) with no more than 15 continuous zeros	Low		
0.0000	Amplitude ⁽¹⁾	exceed typical 250 mVp	exceed typical 250 mVp			

^{1.} LOS levels at device (RTIPn, RRINGn) with all ones signal. For more detail regarding the LOS parameters, please refer to Receiver Characteristics on page 42.

2.3.5 ALARM INDICATION SIGNAL (AIS) DETECTION

Alarm Indication Signal is available only in host mode with clock recovery, as shown in Table-7.

2.3.6 ERROR DETECTION

The device can detect excessive zeros, bipolar violation and HDB3 code violation, as shown in Figure-7 and Figure-8. All the three kinds of errors are reported in both host mode and hardware mode with HDB3 line code rule used. In host mode, the **e-CZER** and **e-CODV** are used to

determine whether excessive zeros and code violation are reported respectively. When the device is configured in AMI decoding mode, only bipolar violation can be reported.

The error detection is available only in single rail mode in which the pin CVn/RDNn is used as error report output (CVn pin).

The configuration and report status of error detection are summarized in Table-8.

Table-7 AIS Condition

	ITU G.775 (Register LAC defaulted to '0')	ETSI 300 233 (Register LAC set to '1')		
AIS Detected	Less than 3 zeros contained in each of two consecutive 512-bit stream are received	Less than 3 zeros contained in a 512-bit stream are received		
AIS Cleared	3 or more zeros contained in each of two consecutive 512-bit stream are received	3 or more zeros contained in a 512-bit stream are received		

Table-8 Error Detection

Hardware Mode						
Line Code	Pin CVn Reports					
AMI	Bipolar Violation					
HDB3	Bipolar Violation + Code Violation + Excessive Zeros					

	Host Mode								
Line Code	CODVn in e-CODV	CZERn in e-CZER	Pin CVn Reports						
AMI	-	-	Bipolar Violation						
	0	0	Bipolar Violation + Code Violation						
HDB3	0	1	Bipolar Violation + Code Violation + Excessive Zeros						
HDDJ	1	0	Bipolar Violation						
	1	1	Bipolar Violation + Excessive Zeros						




Figure-7 AMI Bipolar Violation




Figure-8 HDB3 Code Violation & Excessive Zeros

2.4 TRANSMITTER

In transmit path, data in NRZ format are clocked into the device on TDn and encoded by AMI or HDB3 line code rules when single rail mode is configured or pre-encoded data in NRZ format are input on TDPn and TDNn when dual rail mode is configured. The data are sampled into the device on falling edges of TCLKn. Jitter attenuator, if enabled, is

provided with a FIFO through which the data to be transmitted are passing. A low jitter clock is generated by an integral digital phase-locked loop and is used to read data from the FIFO. The shape of the pulses should meet the E1 pulse template after the signal passes through different cable lengths or types. Bipolar violation, for diagnosis, can be inserted on pin BPVIn if AMI line code rule is enabled.

2.4.1 WAVEFORM SHAPER

E1 pulse template, specified in ITU-T G.703, is shown in Figure-9. The device has built-in transmit waveform templates for cable of 75 Ω or 120 Ω .

The built-in waveform shaper uses an internal high frequency clock which is 16XMCLK as the clock reference. This function will be bypassed when MCLK is unavailable.




Figure-9 CEPT Waveform Template

2.4.2 BIPOLAR VIOLATION INSERTION

When configured in Single Rail Mode 2 with AMI line code enabled, pin TDNn/BPVIn is used as BPVI input. A low-to-high transition on this pin inserts a bipolar violation on the next available mark in the transmit data stream. Sampling occurs on the falling edges of TCLK. But in TAOS (Transmit All Ones) with Analog Loopback and Remote Loopback, the BPVI is disabled. In TAOS with Digital Loopback, the BPVI is looped back to the system side, so the data to be transmitted on TTIPn and TRINGn are all ones with no bipolar violation.

2.5 JITTER ATTENUATOR

The jitter attenuator can be selected to work either in transmit path or in receive path or not used. The selection is accomplished by setting pin JAS in hardware mode or configuring bits JACF[1:0] in register **GCF** in host mode, which affects all eight channels.

For applications which require line synchronization, the line clock needed to be extracted for the internal synchronization, the jitter attenuator is set in the receive path. Another use of the jitter attenuator is to provide clock smoothing in the transmit path for applications such as synchronous/asynchronous demultiplexing applications. In these applications, TCLK will have an instantaneous frequency that is higher than the nominal E1 data rate and in order to set the average long-term TCLK frequency within the transmit line rate specifications, periods of TCLK are suppressed (gapped).

The jitter attenuator integrates a FIFO which can accommodate a gapped TCLK. In host mode, the FIFO length can be 32 X 2 or 64 X 2 bits by programming bit JADP in **GCF**. In hardware mode, it is fixed to 64 X 2 bits. The FIFO length determines the maximum permissible gap width (see Table-9 Gap Width Limitation). Exceeding these values will cause FIFO overflow or underflow. The data is 16 or 32 bits' delay through the jitter attenuator in the corresponding transmit or receive path. The constant delay feature is crucial for the applications requiring "hitless" switching.

Table-9 Gap Width Limitation

FIFO Length	Max. Gap Width
64 bit	56 UI
32 bit	28 UI

In host mode, bit JABW in GCF determines the jitter attenuator 3 dB corner frequency (fc). In hardware mode, the fc is fixed to 1.7 Hz. Generally, the lower the fc is, the higher the attenuation. However, lower fc comes at the expense of increased acquisition time. Therefore, the optimum fc is to optimize both the attenuation and the acquisition time. In addition, the longer FIFO length results in an increased throughput delay and also influences the 3 dB corner frequency. Generally, it's recommended to use the lower corner frequency and the shortest FIFO length that can still meet jitter attenuation requirements.


The output jitter meets ITU-T G.736, ITU-T G.742, ITU-T G.783 and ETSI CTR 12/13.

2.6 LINE INTERFACE CIRCUITRY

The transmit and receive interface RTIPn/RRINGn and TTIPn/TRINGn connections provide a matched interface to the cable. Figure-10 shows the appropriate external components to connect with the cable for one transmit/receive channel. Table-10 summarizes the component values based on the specific application.

Table-10 External Components Values

Component	75 Ω Coax	120 Ω Twisted Pair			
$R_{\scriptscriptstyle T}$	$9.5~\Omega\pm1\%$	$9.5~\Omega\pm1\%$			
R_R	$9.31~\Omega\pm1\%$	15 Ω \pm 1%			
Ср	2200 pF				
D1 - D4		Q03L, 11EQS03L, C10QS04, EC10QS03L;			
	Motorola - MBR0540T1				



NOTE:

- 1. Pulse T1124 transformer is recommended to be used in Standard (STD) operating temperature range (0°C to 70°C), while Pulse T1114 transformer is recommended to be used in Extended (EXT) operating temperature range is -40°C to +85°C. See Transformer Specifications Table for details.
- 2. Typical value. Adjust for actual board parasitics to obtain optimum return loss.
- 3. Common decoupling capacitor for all VDDT and GNDT pins. One per chip.

Figure-10 External Transmit/Receive Line Circuitry

2.7 TRANSMIT DRIVER POWER SUPPLY

All transmit driver power supplies must be 5.0 V or 3.3 V.

Despite the power supply voltage, the 75 Ω /120 Ω lines are driven through a pair of 9.5 Ω series resistors and a 1:2 transformer.

Table-11 Transformer Specifications⁽¹⁾

	Electrical Specification @ 25°C									
Part No. Turns Ratio (Pri: sec ± 2%) OCL @ 25°C (mH MIN) L _L (μH MAX) C _{WW} (pF MAX) Package (Schem									Package/Schematic	
STD Temp.	EXT Temp.	Transmit	Receive	Transmit	Receive	Transmit	Receive	Transmit	Receive	1 dokago/odnomatio
T1124	T1114	1:2CT	1CT:2	1.2	1.2	.6	.6	35	35	TOU/3

^{1.} Pulse T1124 transformer is recommended to be used in Standard (STD) operating temperature range (0°C to 70°C), while Pulse T1114 transformer is recommended to be used in Extended (EXT) operating temperature range is -40°C to +85°C.

2.8 POWER DRIVER FAILURE MONITOR

An internal power Driver Failure Monitor (DFMON), parallel connected with TTIPn and TRINGn, can detect short circuit failure between TTIPn and TRINGn pins. Bit SCPB in register **GCF** decides whether the output driver short circuit protection is enabled. When the short circuit protection is enabled, the driver output current is limited to a typical value: 180 mAp. Also, register **DF**, **DFI** and **DFM** will be available. When DFMON will detect a short circuit, register **DF** will be set. With a short circuit failure detected and short circuit protection enabled, register **DFI** will be set and an interrupt will be generated on pin $\overline{\text{INT}}$.

2.9 TRANSMIT LINE SIDE SHORT CIRCUIT FAILURE DETECTION

A pair of 9.5 Ω serial resistors connect with TTIPn and TRINGn pins and limit the output current. In this case, the output current is a limited value which is always lower than the typical line short circuit current 180 mAp, even if the transmit line side is shorted.

Refer to Table-10 External Components Values for details.

2.10 LINE PROTECTION

In transmit side, the Schottky diodes D1~D4 are required to protect the line driver and improve the design robustness. In receive side, the series resistors of 1 k Ω are used to protect the receiver against current surges coupled in the device. The series resistors do not affect the receiver sensitivity, since the receiver impedance is as high as 120 k Ω typically.

2.11 HITLESS PROTECTION SWITCHING (HPS)

The IDT82V2058 transceivers include an output driver with high-Z feature for E1 redundancy applications. This feature reduces the cost of redundancy protection by eliminating external relays. Details of HPS are described in relative Application Note.

2.12 SOFTWARE RESET

Writing register **RS** will cause software reset by initiating about 1 μs reset cycle. This operation set all the registers to their default value.

2.13 POWER ON RESET

During power up, an internal reset signal sets all the registers to default values. The power-on reset takes at least 10 μs , starting from when the power supply exceeds 2/3 VDDA.

2.14 POWER DOWN

Each transmit channel will be powered down by pulling pin TCLKn low for more than 64 MCLK cycles (if MCLK is available) or about 30 μ s (if MCLK is not available). In host mode, each transmit channel will also be powered down by setting bit TPDNn in register **e-TPDN** to '1'.

All the receivers will be powered down when MCLK is low. When MCLK is clocked or high, setting bit RPDNn in register **e-RPDN** to '1' will configure the corresponding receiver to be powered down.

2.15 INTERFACE WITH 5 V LOGIC

The IDT82V2058 can interface directly with 5 V TTL family devices. The internal input pads are tolerant to 5 V output from TTL and CMOS family devices.

2.16 LOOPBACK MODE

The device provides four different diagnostic loopback configurations: Digital Loopback, Analog Loopback, Remote Loopback and Dual Loopback. In host mode, these functions are implemented by programming the registers **DLB**, **ALB** and **RLB** respectively. In hardware mode, only Analog Loopback and Remote Loopback can be selected by pin LPn.

2.16.1 DIGITAL LOOPBACK

By programming the bits of register **DLB**, each channel of the device can be configured in Local Digital Loopback. In this configuration, the data and clock to be transmitted, after passing the encoder, are looped back to Jitter Attenuator (if enabled) and decoder in the receive path, then output on RCLKn, RDn/RDPn and CVn/RDNn. The data to be transmitted are still output on TTIPn and TRINGn while the data received on RTIPn and RRINGn are ignored. The Loss Detector is still in use. Figure-11 shows the process.

During Digital Loopback, the received signal on the receive line is still monitored by the LOS Detector (See 2.3.4 Loss of Signal (LOS) Detection for details). In case of a LOS condition and AIS insertion enabled, all ones signal will be output on RDPn/RDNn. With ATAO enabled, all ones signal will be also output on TTIPn/TRINGn. AIS insertion can be enabled by setting AISE bit in register **GCF** and ATAO can be enabled by setting register **ATAO** (default disabled).

2.16.2 ANALOG LOOPBACK

By programming the bits of register ALB or pulling pin LPn high, each channel of the device can be configured in Analog Loopback. In this configuration, the data to be transmitted output from the line driver are internally looped back to the slicer and peak detector in the receive path and output on RCLKn, RDn/RDPn and CVn/RDNn. The data to be transmitted are still output on TTIPn and TRINGn while the data received on RTIPn and RRINGn are ignored. The LOS Detector (See 2.3.4 Loss of Signal (LOS) Detection for details) is still in use and monitors the internal looped back data. If a LOS condition on TDPn/TDNn is expected during Analog Loopback, ATAO should be disabled (default). Figure-12 shows the process.

The TTIPn and RTIPn, TRINGn and RRINGn cannot be connected directly to do the external analog loopback test. Line impedance loading is required to conduct the external analog loopback test.

2.16.3 REMOTE LOOPBACK

By programming the bits of register **RLB** or pulling pin LPn low, each channel of the device can be set in Remote Loopback. In this configuration, the data and clock recovered by the clock and data recovery circuits are looped to waveform shaper and output on TTIPn and TRINGn. The jitter attenuator is also included in loopback when enabled in the transmit or receive path. The received data and clock are still output on RCLKn, RDn/RDPn and CVn/RDNn while the data to be transmitted on TCLKn, TDn/TDPn and BPVIn/TDNn are ignored. The LOs Detector is still in use. Figure-13 shows the process.

2.16.4 DUAL LOOPBACK

Dual Loopback mode is set by setting bit DLBn in register **DLB** and bit RLBn in register **RLB** to '1'. In this configuration, after passing the encoder, the data and clock to be transmitted are looped back to decoder directly and output on RCLKn, RDn/RDPn and CVn/RDNn. The recovered data from RTIPn and RRINGn are looped back to waveform shaper through JA (if selected) and output on TTIPn and TRINGn. The LOS Detector is still in use. Figure-14 shows the process.

2.16.5 TRANSMIT ALL ONES (TAOS)

In hardware mode, the TAOS mode is set by pulling pin TCLKn high for more than 16 MCLK cycles. In host mode, TAOS mode is set by programming register **TAO**. In addition, automatic TAOS signals are inserted by setting register **ATAO** when Loss of Signal occurs. Note that the TAOS generator adopts MCLK as a timing reference. In order to assure that the output frequency is within specified limits, MCLK must have the applicable stability.

The TAOS mode, the TAOS mode with Digital Loopback and the TAOS mode with Analog Loopback are shown in Figure-15, Figure-16 and Figure-17.




Figure-11 Digital Loopback




Figure-12 Analog Loopback




Figure-13 Remote Loopback




Figure-14 Dual Loopback




Figure-15 TAOS Data Path




Figure-16 TAOS with Digital Loopback




Figure-17 TAOS with Analog Loopback

2.17 HOST INTERFACE

The host interface provides access to read and write the registers in the device. The interface consists of serial host interface and parallel host interface. By pulling pin MODE2 to VDDIO/2 or high, the device can be set to work in serial mode and in parallel mode respectively.

2.17.1 PARALLEL HOST INTERFACE

The interface is compatible with Motorola and Intel host. Pins MODE1 and MODE0 are used to select the operating mode of the parallel host interface. When pin MODE1 is pulled low, the host uses separate address bus and data bus. When high, multiplexed address/data bus is used. When pin MODE0 is pulled low, the parallel host interface is configured for Motorola compatible hosts. When pin MODE0 is pulled high, the parallel host interface is configured for Intel compatible hosts. See Table-1 Pin Description for more details. The host interface pins in each operation mode is tabulated in Table-12:

Table-12 Parallel Host Interface Pins

MODE[2:0]	Host Interface	Generic Control, Data and Output Pin
100	Non-multiplexed Motorola interface	$\overline{\text{CS}}$, $\overline{\text{ACK}}$, $\overline{\text{DS}}$, $\overline{\text{R/W}}$, $\overline{\text{AS}}$, A[4:0], D[7:0], $\overline{\text{INT}}$
101	Non-multiplexed Intel interface	CS, RDY, WR, RD, ALE, A[4:0], D[7:0], INT
110	Multiplexed Motorola interface	$\overline{\text{CS}}$, $\overline{\text{ACK}}$, $\overline{\text{DS}}$, $\overline{\text{R/W}}$, $\overline{\text{AS}}$, $\overline{\text{AD[7:0]}}$, $\overline{\text{INT}}$
111	Multiplexed Intel interface	$\overline{\text{CS}}$, RDY, $\overline{\text{WR}}$, $\overline{\text{RD}}$, ALE, AD[7:0], $\overline{\text{INT}}$




Figure-18 Serial Host Mode Timing

2.17.2 SERIAL HOST INTERFACE

By pulling pin MODE2 to VDDIO/2, the device operates in the serial host Mode. In this mode, the registers are accessible through a 16-bit word which contains an 8-bit command/address byte (bit R/\overline{W} and 5-address-bit A1~A5, A6 and A7 bits are ignored) and a subsequent 8-bit

data byte (D7~D0), as shown in Figure-18. When bit R/\overline{W} is set to '1', data is read out from pin SDO. When bit R/\overline{W} is set to '0', data on pin SDI is written into the register whose address is indicated by address bits A5~A1. See Figure-18 Serial Host Mode Timing.

2.18 INTERRUPT HANDLING

2.18.1 INTERRUPT SOURCES

There are three kinds of interrupt sources:

- Status change in register LOS. The analog/digital loss of signal detector continuously monitors the received signal to update the specific bit in register LOS which indicates presence or absence of a LOS condition.
- Status change in register **DF**. The automatic power driver circuit continuously monitors the output drivers signal to update the specific bit in register **DFM** which indicates presence or absence of an output driver short circuit condition.
- 3. Status change in register **AIS**. The AIS detector monitors the received signal to update the specific bit in register **AIS** which indicates presence or absence of a AIS condition.




Figure-19 Interrupt Service Routine

2.18.2 INTERRUPT ENABLE

The IDT82V2058 provides a latched interrupt output ($\overline{\text{INT}}$) and the four kinds of interrupts are all reported by this pin. When the Interrupt Mask register (**LOSM**, **DFM** and **AISM**) is set to '1', the Interrupt Status register (**LOSI**, **DFI** and **AISI**) is enabled respectively. Whenever there is a transition ('0' to '1' or '1' to '0') in the corresponding status register, the Interrupt Status register will change into '1', which means an interrupt occurs, and there will be a high to low transition on $\overline{\text{INT}}$ pin. An external pull-up resistor of approximately 10 k Ω is required to support the wire-OR operation of $\overline{\text{INT}}$. When any of the three Interrupt Mask registers is set to '0' (the power-on default value is '0'), the corresponding Interrupt Status register is disabled and the transition on status register is ignored.

2.18.3 INTERRUPT CLEARING

When an interrupt occurs, the Interrupt Status registers: LOSI, DFI and AISI, are read to identify the interrupt source. These registers will be cleared to '0' after the corresponding status registers: LOS, DF and AIS are read. The Status registers will be cleared once the corresponding conditions are met.

Pin INT is pulled high when there is no pending interrupt left. The interrupt handling in the interrupt service routine is showed in Figure-19.

2.19 **G.772 MONITORING**

The eight channels of IDT82V2058 can all be configured to work as regular transceivers. In applications using only seven channels (channels 1 to 7), channel 0 is configured to non-intrusively monitor any of the other channels' inputs or outputs on the line side. The monitoring is non-intrusive per ITU-T G.772. Figure-20 shows the Monitoring Principle. The receiver path or transmitter path to be monitored is configured by pins MC[3:0] in hardware mode or by register **PMON** in host mode.

The monitored signal goes through the clock and data recovery circuit of channel 0. The monitored clock can output on RCLK0 which can be used as a timing interfaces derived from E1 signal. The monitored data can be observed digitally at the output pins RCLK0, RD0/RDP0 and RDN0. LOS detector is still in use in channel 0 for the monitored signal.

In monitoring mode, channel 0 can be configured in Remote Loopback. The signal which is being monitored will output on TTIP0 and TRING0. The output signal can then be connected to a standard test equipment with an E1 electrical interface for non-intrusive monitoring.




Figure-20 Monitoring Principle

3 PROGRAMMING INFORMATION

3.1 REGISTER LIST AND MAP

There are 21 primary registers (including an Address Pointer Control Register and 8 expanded registers in the device).

Whatever the control interface is, 5 address bits are used to set the registers. In non-multiplexed parallel interface mode, the five dedicated address bits are A[4:0]. In multiplexed parallel interface mode, AD[4:0] carries the address information. In serial interface mode, A[5:1] are used to address the register.

The Register **ADDP**, addressed as 11111 or 1F Hex, switches between primary registers bank and expanded registers bank.

By setting the register **ADDP** to 'AAH', the 5 address bits point to the expanded register bank, that is, the expanded registers are available. By clearing register **ADDP**, the primary registers are available.

Primary Registers, whose addresses are 10H, 11H, 16H to 1EH, are reserved. Expanded registers, whose addresses are 08H to 1EH, are used for test and must be set to '0' (default).

Table-13 Primary Register List

Address		Address			Explanation			
Hex	Serial Interface A7-A1	Parallel Interface A7-A0	Register	R/W	Explanation			
00	XX00000	XXX00000	ID	R	Device ID Register			
01	XX00001	XXX00001	ALB	R/W	Analog Loopback Configuration Register			
02	XX00010	XXX00010	RLB	R/W	Remote Loopback Configuration Register			
03	XX00011	XXX00011	TAO	R/W	Transmit All Ones Configuration Register			
04	XX00100	XXX00100	LOS	R	Loss of Signal Status Register			
05	XX00101	XXX00101	DF	R	Driver Fault Status Register			
06	XX00110	XXX00110	LOSM	R/W	LOS Interrupt Mask Register			
07	XX00111	XXX00111	DFM	R/W	Driver Fault Interrupt Mask Register			
08	XX01000	XXX01000	LOSI	R	LOS Interrupt Status Register			
09	XX01001	XXX01001	DFI	R	Driver Fault Interrupt Status Register			
0A	XX01010	XXX01010	RS	W	Software Reset Register			
0B	XX01011	XXX01011	PMON	R/W	Performance Monitor Configuration Register			
0C	XX01100	XXX01100	DLB	R/W	Digital Loopback Configuration Register			
0D	XX01101	XXX01101	LAC	R/W	LOS/AIS Criteria Configuration Register			
0E	XX01110	XXX01110	ATAO	R/W	3			
0F	XX01111	XXX01111	GCF	R/W	Global Configuration Register			
10	XX10000	XXX10000			Reserved			
11	XX10001	XXX10001						
12	XX10010	XXX10010	OE	R/W	Output Enable Configuration Register			
13	XX10011	XXX10011	AIS	R	AIS Status Register			
14	XX10100	XXX10100	AISM	R/W	AIS Interrupt Mask Register			
15	XX10101	XXX10101	AISI	R	AIS Interrupt Status Register			
16	XX10110	XXX10110						
17	XX10111	XXX10111						
18	XX11000	XXX11000						
19	XX11001	XXX11001						
1A	XX11010	XXX11010			Reserved			
1B	XX11011	XXX11011						
1C	XX11100	XXX11100						
1D	XX11101	XXX11101						
1E	XX11110	XXX11110						
1F	XX11111	XXX11111	ADDP	R/W	Address pointer control Register for switching between primary register bank and expanded register bank			

Table-14 Expanded (Indirect Address Mode) Register List

	Address		Address		Register	R/W	Explanation
Hex	Serial Interface A7-A1	Parallel Interface A7-A0	. tog.oto.				
00	XX00000	XXX00000	e-SING	R/W	Single Rail Mode Setting Register		
01	XX00001	XXX00001	e-CODE	R/W	Encoder/Decoder Selection Register		
02	XX00010	XXX00010	e-CRS	R/W	Clock Recovery Enable/Disable Register		
03	XX00011	XXX00011	e-RPDN	R/W	Receiver n Powerdown Enable/Disable Register		
04	XX00100	XXX00100	e-TPDN	R/W	Transmitter n Powerdown Enable/Disable Register		
05	XX00101	XXX00101	e-CZER	R/W	Consecutive Zero Detect Enable/Disable Register		
06	XX00110	XXX00110	e-CODV	R/W	Code Violation Detect Enable/Disable Register		
07	XX00111	XXX00111	e-EQUA	R/W	Enable Equalizer Enable/Disable Register		
08	XX01000	XXX01000		1	1		
09	XX01001	XXX01001					
0A	XX01010	XXX01010					
0B	XX01011	XXX01011					
0C	XX01100	XXX01100					
0D	XX01101	XXX01101					
0E	XX01110	XXX01110					
0F	XX01111	XXX01111					
10	XX10000	XXX10000					
11	XX10001	XXX10001					
12	XX10010	XXX10010			T .		
13	XX10011	XXX10011			Test		
14	XX10100	XXX10100					
15 16	XX10101 XX10110	XXX10101 XXX10110					
17	XX10110 XX10111	XXX10110 XXX10111					
18	XX11000	XXX10111 XXX11000					
19	XX11000 XX11001	XXX11000 XXX11001					
1A	XX11001 XX11010	XXX11011 XXX11010					
1B	XX11010 XX11011	XXX11011					
1C	XX11100	XXX11100					
1D	XX11101	XXX11101					
1E	XX11110	XXX11110					
1F	XX11111	XXX11111	ADDP	R/W	Address pointer control register for switching between primary register bank and expanded register bank		

Table-15 Primary Register Map

Register	Address R/W Default	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ID	00H	ID 7	ID 6	ID 5	ID 4	ID 3	ID 2	ID 1	ID 0
	R	R	R	R	R	R	R	R	R
	Default	0	0	0	1	0	0	0	0
ALB	01H	ALB 7	ALB 6	ALB 5	ALB 4	ALB 3	ALB 2	ALB 1	ALB 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
RLB	02H	RLB 7	RLB 6	RLB 5	RLB 4	RLB 3	RLB 2	RLB 1	RLB 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
TAO	03H	TAO 7	TAO 6	TAO 5	TAO 4	TAO 3	TAO 2	TAO 1	TAO 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
LOS	04H	LOS 7	LOS 6	LOS 5	LOS 4	LOS 3	LOS 2	LOS 1	LOS 0
	R	R	R	R	R	R	R	R	R
	Default	0	0	0	0	0	0	0	0
DF	05H	DF 7	DF 6	DF 5	DF 4	DF 3	DF 2	DF 1	DF 0
	R	R	R	R	R	R	R	R	R
	Default	0	0	0	0	0	0	0	0
LOSM	06H	LOSM 7	LOSM 6	LOSM 5	LOSM 4	LOSM 3	LOSM 2	LOSM 1	LOSM 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
DFM	07H	DFM 7	DFM 6	DFM 5	DFM 4	DFM 3	DFM 2	DFM 1	DFM 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
LOSI	08H	LOSI 7	LOSI 6	LOSI 5	LOSI 4	LOSI 3	LOSI 2	LOSI1	LOSI 0
	R	R	R	R	R	R	R	R	R
	Default	0	0	0	0	0	0	0	0
DFI	09H	DFI 7	DFI 6	DFI 5	DFI 4	DFI 3	DFI 2	DFI 1	DFI 0
	R	R	R	R	R	R	R	R	R
	Default	0	0	0	0	0	0	0	0
RS	0AH	RS 7	RS 6	RS 5	RS 4	RS 3	RS 2	RS 1	RS 0
	W	W	W	W	W	W	W	W	W
	Default	1	1	1	1	1	1	1	1
PMON	0BH	-	-	-	-	MC 3	MC 2	MC 1	MC 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
DLB	0CH	DLB 7	DLB 6	DLB 5	DLB 4	DLB 3	DLB 2	DLB 1	DLB 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
LAC	0DH	LAC 7	LAC 6	LAC 5	LAC 4	LAC 3	LAC 2	LAC 1	LAC 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
ATAO	0EH	ATAO 7	ATAO 6	ATAO 5	ATAO 4	ATAO 3	ATAO 2	ATAO 1	ATAO 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
GCF	0FH	-	AISE	SCPB	CODE	JADP	JABW	JACF 1	JACF 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

Table-15 Primary Register Map (Continued)

Register	Address R/W Default	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OE	12 Hex	OE 7	OE 6	OE 5	OE 4	OE 3	OE 2	OE 1	OE 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
AIS	13 Hex	AIS 7	AIS 6	AIS 5	AIS 4	AIS 3	AIS 2	AIS 1	AIS 0
	R	R	R	R	R	R	R	R	R
	Default	0	0	0	0	0	0	0	0
AISM	14 Hex	AISM 7	AISM 6	AISM 5	AISM 4	AISM 3	AISM 2	AISM 1	AISM 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
AISI	15 Hex	AISI 7	AISI 6	AISI 5	AISI 4	AISI 3	AISI 2	AISI 1	AISI 0
	R	R	R	R	R	R	R	R	R
	Default	0	0	0	0	0	0	0	0
ADDP	1F Hex	ADDP 7	ADDP 6	ADDP 5	ADDP 4	ADDP 3	ADDP 2	ADDP 1	ADDP 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

Table-16 Expanded (Indirect Address Mode) Register Map

Register	Address R/W Default	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
e-SING	00H	SING 7	SING 6	SING 5	SING 4	SING 3	SING 2	SING 1	SING 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-CODE	01H R/W Default	CODE 7 R/W 0	CODE 6 R/W 0	CODE 5 R/W 0	CODE 4 R/W 0	CODE 3 R/W 0	CODE 2 R/W 0	CODE 1 R/W 0	CODE 0 R/W 0
e-CRS	02H	CRS 7	CRS 6	CRS 5	CRS 4	CRS 3	CRS 2	CRS 1	CRS 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-RPDN	03H	RPDN 7	RPDN 6	RPDN 5	RPDN 4	RPDN 3	RPDN 2	RPDN 1	RPDN 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-TPDN	04H	TPDN 7	TPDN 6	TPDN 5	TPDN 4	TPDN 3	TPDN 2	TPDN 1	TPDN 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-CZER	05H	CZER 7	CZER 6	CZER 5	CZER 4	CZER 3	CZER 2	CZER 1	CZER 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-CODV	06H	CODV 7	CODV 6	CODV 5	CODV 4	CODV 3	CODV 2	CODV 1	CODV 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-EQUA	07H	EQUA 7	EQUA 6	EQUA 5	EQUA 4	EQUA 3	EQUA 2	EQUA 1	EQUA 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
ADDP	1FH	ADDP 7	ADDP 6	ADDP 5	ADDP 4	ADDP 3	ADDP 2	ADDP 1	ADDP 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

3.2 REGISTER DESCRIPTION

3.2.1 PRIMARY REGISTERS

ID: Device ID Register (R, Address = 00H)

Symbol	Position	Default	Description
ID[7:0]	ID.7-0	10H	An 8-bit word is pre-set into the device as the identification and revision number. This number is different with the functional changes and is mask programmed.

ALB: Analog Loopback Configuration Register (R/W, Address = 01H)

Symbol	Position	Default	Description
ALB[7:0]	ALB.7-0	00H	0 = Normal operation. (Default) 1 = Analog Loopback enabled.

RLB: Remote Loopback Configuration Register (R/W, Address = 02H)

Symbol	Position	Default	Description
RLB[7:0]	RLB.7-0	00H	0 = Normal operation. (Default) 1 = Remote Loopback enabled.

TAO: Transmit All Ones Configuration Register (R/W, Address = 03H)

Symbol	Position	Default	Description
TAO[7:0]	TAO.7-0	00H	0 = Normal operation. (Default) 1 = Transmit all ones.

LOS: Loss of Signal Status Register (R, Address = 04H)

Symbol	Position	Default	Description
LOS[7:0]	LOS.7-0	00H	0 = Normal operation. (Default) 1 = Loss of signal detected.

DF: Driver Fault Status Register (R, Address = 05H)

Symbol	Position	Default	Description
DF[7:0]	DF.7-0	00H	0 = Normal operation. (Default) 1 = Driver fault detected.

LOSM: Loss of Signal Interrupt Mask Register (R/W, Address = 06H)

Symbol	Position	Default	Description
LOSM[7:0]	LOSM.7-0	00H	0 = LOS interrupt is not allowed. (Default) 1 = LOS interrupt is allowed.

DFM: Driver Fault Interrupt Mask Register (R/W, Address = 07H)

Symbol	Position	Default	Description
DFM[7:0]	DFM.7-0	00H	0 = Driver fault interrupt not allowed. (Default) 1 = Driver fault interrupt allowed.

LOSI: Loss of Signal Interrupt Status Register (R, Address = 08H)

Symbol	Position	Default	Description
LOSI[7:0]	LOSI.7-0	00H	0 = (Default). Or after a LOS read operation. 1 = Any transition on LOSn (Corresponding LOSMn is set to '1').

DFI: Driver Fault Interrupt Status Register (R, Address = 09H)

Symbol	Position	Default	Description
DFI[7:0]	DFI.7-0	00H	0 = (Default). Or after a DF read operation. 1 = Any transition on DFn (Corresponding DFMn is set to '1').

RS: Software Reset Register (W, Address = 0AH)

Symbol	Position	Default	Description
RS[7:0]	RS.7-0	FFH	Writing to this register will not change the content in this register but initiate a 1 µs reset cycle, which means all the registers in the device are set to their default values.

PMON: Performance Monitor Configuration Register (R/W, Address = 0BH)

Symbol	Position	Default	Description
-	PMON.7-4	0000	0 = Normal operation. (Default) 1 = Reserved.
MC[3:0]	PMON.3-0	0000	0000 = Normal operation without monitoring (Default) 0001 = Monitor Receiver 1 0010 = Monitor Receiver 2 0011 = Monitor Receiver 3 0100 = Monitor Receiver 4 0101 = Monitor Receiver 5 0110 = Monitor Receiver 6 0111 = Monitor Receiver 7 1000 = Normal operation without monitoring 1001 = Monitor Transmitter 1 1010 = Monitor Transmitter 2 1011 = Monitor Transmitter 3 1100 = Monitor Transmitter 4 1101 = Monitor Transmitter 5 1110 = Monitor Transmitter 6 1111 = Monitor Transmitter 7

DLB: Digital Loopback Configuration Register (R/W, Address = 0CH)

Symbol	Position	Default	Description
DLB[7:0]	DLB.7-0	00H	0 = Normal operation. (Default) 1 = Digital Loopback enabled.

LAC: LOS/AIS Criteria Configuration Register (R/W, Address = 0DH)

Symbol	Position	Default	Description
LAC[7:0]	LAC.7-0	00H	0 = G.775 (Default) 1 = ETSI 300 233

ATAO: Automatic TAOS Configuration Register (R/W, Address = 0EH)

Symbol	Position	Default	Description
ATAO[7:0]	ATAO.7-0	00H	0 = No automatic transmit all ones. (Default) 1 = Automatic transmit all ones to the line side during LOS.

GCF: Global Configuration Register (R/W, Address = 0FH)

Symbol	Position	Default	Description
-	GCF.7	0	0 = Normal operation. 1 = Reserved.
AISE	GCF.6	0	0 = AIS insertion to the system side disabled on LOS.
70_	33		1 = AIS insertion to the system side enabled on LOS.
SCPB	GCF.5	0	0 = Short circuit protection is enabled.
SOFB	GCF.5	0	1 = Short circuit protection is disabled.
CODE	OOF 4	_	0 = HDB3 encoder/decoder enabled.
CODE	GCF.4	0	1 = AMI encoder/decoder enabled.
			Jitter Attenuator Depth Select
JADP	GCF.3	0	0 = 32-bit FIFO (Default)
			1 = 64-bit FIFO
			Jitter Transfer Function Bandwidth Select
JABW	GCF.2	0	0 = 1.7 Hz
			1 = 6.6 Hz
			Jitter Attenuator Configuration
			00 = JA not used. (Default)
JACF[1:0]	GCF.1-0	00	01 = JA in transmit path
			10 = JA not used.
			11 = JA in receive path

OE: Output Enable Configuration Register (R/W, Address = 12H)

Symbol	Position	Default	Description
OE[7:0]	OE.7-0	00H	0 = Transmit drivers enabled. (Default) 1 = Transmit drivers in high-Z.

AIS: Alarm Indication Signal Status Register (R, Address = 13H)

Symbol	Position	Default	Description
AIS[7:0]	AIS.7-0	00H	0 = Normal operation. (Default) 1 = AIS detected.

AISM: Alarm Indication Signal Interrupt Mask Register (R/W, Address = 14H)

Symbol	Position	Default	Description
AISM[7:0]	AISM.7-0	00H	0 = AIS interrupt is not allowed. (Default) 1 = AIS interrupt is allowed.

AISI: Alarm Indication Signal Interrupt Status Register (R, Address = 15H)

Symbol	Position	Default	Description
AISI[7:0]	AISI.7-0	00H	0 = (Default), or after an AIS read operation 1 = Any transition on AISn . (Corresponding AISMn is set to '1'.)

ADDP: Address Pointer Control Register (R/W, Address = 1F H)

Symbol	Position	Default	Description
ADDP[7:0]	ADDP.7-0	00H	Two kinds of configuration in this register can be set to switch between primary register bank and expanded register bank. When power up, the address pointer will point to the top address of primary register bank automatically. 00H = The address pointer points to the top address of primary register bank (default). AAH = The address pointer points to the top address of expanded register bank.

3.2.2 EXPANDED REGISTER DESCRIPTION

e-SING: Single Rail Mode Setting Register (R/W, Expanded Address = 00H)

Symbol	Position	Default	Description
SING[7:0]	SING.7-0	00H	0 = Pin TDNn selects single rail mode or dual rail mode. (Default) 1 = Single rail mode enabled (with CRSn=0)

e-CODE: Encoder/Decoder Selection Register (R/W, Expanded Address = 01H)

Symbol	Position	Default	Description
CODE[7:0]	CODE.7-0	00H	CODEn selects AMI or HDB3 encoder/decoder on a per channel basis with SINGn = 1 and CRSn = 0. 0 = HDB3 encoder/decoder enabled. (Default) 1 = AMI encoder/decoder enabled.

e-CRS: Clock Recovery Enable/Disable Selection Register (R/W, Expanded Address = 02H)

Symbol	Position	Default	Description
CRS[7:0]	CRS.7-0	00H	0 = Clock recovery enabled. (Default) 1 = Clock recovery disabled.

e-RPDN: Receiver n Powerdown Register (R/W, Expanded Address = 03H)

Symbol	Position	Default	Description
RPDN[7:0]	RPDN.7-0	00H	0 = Normal operation. (Default) 1 = Receiver n is powered down.

e-TPDN: Transmitter n Powerdown Register (R/W, Expanded Address = 04H)

Symbol	Position	Default	Description
TPDN[7:0]	TPDN.7-0	00H	0 = Normal operation. (Default) 1 = Transmitter n is powered down ⁽¹⁾ (the corresponding transmit output driver enters a low power high-Z mode).

¹ Transmitter n is powered down when either pin TCLKn is pulled low or TPDNn is set to '1'

e-CZER: Consecutive Zero Detect Enable/Disable Register (R/W, Expanded Address = 05H)

Symbol	Position	Default	Description
CZER[7:0]	CZER.7-0	00H	0 = Excessive zeros detect disabled. (Default) 1 = Excessive zeros detect enabled for HDB3 decoder in single rail mode.

e-CODV: Code Violation Detect Enable/Disable Register (R/W, Expanded Address = 06H)

Symbol	Position	Default	Description
CODV[7:0]	CODV.7-0	00H	0 = Code Violation Detect enable for HDB3 decoder in single rail mode. (Default) 1 = Code Violation Detect disabled.

e-EQUA: Receive Equalizer Enable/Disable Register (R/W, Expanded Address = 07H)

Symbol	Position	Default	Description
EQUA[7:0]	EQUA.7-0	00H	0 = Normal operation. (Default) 1 = Equalizer in Receiver n is enabled, which can improve the receive performance when transmission length is more than 200 m.

4 IEEE STD 1149.1 JTAG TEST ACCESS PORT

The IDT82V2058 supports the digital Boundary Scan Specification as described in the IEEE 1149.1 standards.

The boundary scan architecture consists of data and instruction registers plus a Test Access Port (TAP) controller. Control of the TAP is achieved through signals applied to the TMS and TCK pins. Data is shifted into the registers via the TDI pin, and shifted out of the registers via the TDO pin. JTAG test data are clocked at a rate determined by JTAG test clock.

The JTAG boundary scan registers includes BSR (Boundary Scan Register), IDR (Device Identification Register), BR (Bypass Register) and IR (Instruction Register). These will be described in the following pages. Refer to Figure-21 for architecture.

4.1 JTAG INSTRUCTIONS AND INSTRUCTION REGISTER (IR)

The IR with instruction decode block is used to select the test to be executed or the data register to be accessed or both.

The instructions are shifted in LSB first to this 3-bit register. See Table-17 Instruction Register Description on page 34 for details of the codes and the instructions related.




Figure-21 JTAG Architecture

Table-17 Instruction Register Description

IR Code	Instruction	Comments
000	Extest	The external test instruction allows testing of the interconnection to other devices. When the current instruction is the EXTEST instruction, the boundary scan register is placed between TDI and TDO. The signal on the input pins can be sampled by loading the boundary scan register using the Capture-DR state. The sampled values can then be viewed by shifting the boundary scan register using the Shift-DR state. The signal on the output pins can be controlled by loading patterns shifted in through input TDI into the boundary scan register using the Update-DR state.
100	Sample/Preload	The sample instruction samples all the device inputs and outputs. For this instruction, the boundary scan register is placed between TDI and TDO. The normal path between IDT82V2058 logic and the I/O pins is maintained. Primary device inputs and outputs can be sampled by loading the boundary scan register using the Capture-DR state. The sampled values can then be viewed by shifting the boundary scan register using the Shift-DR state.
110	Idcode	The identification instruction is used to connect the identification register between TDI and TDO. The device's identification code can then be shifted out using the Shift-DR state.
111	Bypass	The bypass instruction shifts data from input TDI to output TDO with one TCK clock period delay. The instruction is used to bypass the device.

Table-18 Device Identification Register Description

Bit No.	Comments
0	Set to '1'
1~11	Producer Number
12~27	Part Number
28~31	Device Revision

4.2 JTAG DATA REGISTER

4.2.1 DEVICE IDENTIFICATION REGISTER (IDR)

The IDR can be set to define the producer number, part number and the device revision, which can be used to verify the proper version or revision number that has been used in the system under test. The IDR is 32 bits long and is partitioned as in Table-18. Data from the IDR is shifted out to TDO LSB first.

LP6

LP7

LP7

I/O

1/0

1/0

Table-19 Boundary Scan Register Description

Bit No.	Bit Symbol	Pin Signal	Type	Comments
0	POUT0	LP0	I/O	
1	PIN0	LP0	I/O	
2	POUT1	LP1	I/O	
3	PIN1	LP1	I/O	
4	POUT2	LP2	I/O	
5	PIN2	LP2	I/O	
6	POUT3	LP3	I/O	
7	PIN3	LP3	I/O	
8	POUT4	LP4	I/O	
9	PIN4	LP4	I/O	
10	POUT5	LP5	I/O	
11	PIN5	LP5	I/O	
12	DOLIT6	1 D6	1/0	

4.2.2 BYPASS REGISTER (BR)

The BR consists of a single bit. It can provide a serial path between the TDI input and TDO output, bypassing the BSR to reduce test access times.

4.2.3 BOUNDARY SCAN REGISTER (BSR)

The BSR can apply and read test patterns in parallel to or from all the digital I/O pins. The BSR is a 98 bits long shift register and is initialized and read using the instruction EXTEST or SAMPLE/PRELOAD. Each pin is related to one or more bits in the BSR. Please refer to Table-19 for details of BSR bits and their functions.

PIN6

POUT7

PIN7

13

14 15

Table-19 Boundary Scan Register Description (Continued)

Bit No.	Bit Symbol	Pin Signal	Туре	Comments
16	PIOS	N/A	-	Controls pins LP[7:0]. When '0', the pins are configured as outputs. The output values to the pins are set in POUT 7~0. When '1', the pins are high-Z. The input values to the pins are read in PIN 7~0.
17	TCLK1	TCLK1	I	
18	TDP1	TDP1	I	
19	TDN1	TDN1	I	
20	RCLK1	RCLK1	0	
21	RDP1	RDP1	0	
22	RDN1	RDN1	0	
23	HZEN1	N/A	1	Controls pin RDP1, RDN1 and RCLK1. When '0', the outputs are enabled on the pins. When '1', the pins are high-Z.
24	LOS1	LOS1	0	
25	TCLK0	TCLK0		
26	TDP0	TDP0		
27	TDN0	TDN0		
28	RCLK0	RCLK0	0	
29	RDP0	RDP0	0	
30	RDN0	RDN0	0	
31	HZEN0	N/A	-	Controls pin RDP0, RDN0 and RCLK0. When '0', the outputs are enabled on the pins. When '1', the pins are high-Z.
32	LOS0	LOS0	0	
33	MODE1	MODE1		
34	LOS3	LOS3	0	
35	RDN3	RDN3	0	
36	RDP3	RDP3	0	
37	HZEN3	N/A	-	Controls pin RDP3, RDN3 and RCLK3. When '0', the outputs are enabled on the pins. When '1', the pins are high-Z.
38	RCLK3	RCLK3	0	
39	TDN3	TDN3	ı	
40	TDP3	TDP3	ı	
41	TCLK3	TCLK3	I	
42	LOS2	LOS2	0	
43	RDN2	RDN2	0	
44	RDP2	RDP2	0	
45	HZEN2	N/A	-	Controls pin RDP2, RDN2 and RCLK2. When '0', the outputs are enabled on the pins. When '1', the pins are high-Z.
46	RCLK2	RCLK2	0	
47	TDN2	TDN2	I	
48	TDP2	TDP2	I	
49	TCLK2	TCLK2	I	
50	INT	INT	0	
51	ACK	ACK	0	
52	SDORDYS	N/A	-	Control pin ACK. When '0', the output is enabled on pin ACK. When '1', the pin is high-Z.
53	WRB	DS		
54	RDB	R/W		
55	ALE	ALE		
56	CSB	CS		

Table-19 Boundary Scan Register Description (Continued)

57		Comments	Туре	Pin Signal	Bit Symbol	Bit No.
TDP5			I	MODE0	MODE0	57
60			I	TCLK5	TCLK5	58
61 RCLK5 RCP5 O C Controls pin RDP5, RDP5 O C Controls pin RDP5, RDN5 and RCLK5. 62 RDP5 RDP5 O C Controls pin RDP5, RDN5 and RCLK5. 63 RDN5 RDN5 C COntrols pin RDP5, RDN5 and RCLK5. 64 HZEN5 N/A - When '0', the outputs are enabled on the pins. 65 LOS5 LOS5 O C CONTROL PORTOL P			I	TDP5	TDP5	59
62 RDP5 RDP5 O			I	TDN5	TDN5	60
63			0	RCLK5	RCLK5	61
Controls pin RDP5, RDN5 and RCLK5. When '0', the outputs are enabled on the pins. When '0', the outputs are enabled on the pins. When '1', the pins are high-Z.			0	RDP5	RDP5	62
64			0	RDN5	RDN5	63
Controls pin RDP4, RDN7 RDN7 RDN7 RDN7 RDN7 RDN7 RDN7 RDP7 RD		When '0', the outputs are enabled on the pins.	-	N/A	HZEN5	64
1			0	LOS5	LOS5	
RCLK4				TCLK4	TCLK4	66
RCLK4				TDP4	TDP4	67
RDP4			I	TDN4	TDN4	68
71 RDN4 RDN4 O 72 HZEN4 N/A - Controls pin RDP4, RDN4 and RCLK4. 73 LOS4 LOS4 O 74 OE OE I 75 CLKE CLKE I 76 LOS7 LOS7 O 77 RDN7 RDN7 O 78 RDP7 RDP7 O 79 HZEN7 N/A - Controls pin RDP7, RDN7 and RCLK7. 79 HZEN7 N/A - When '0', the outputs are enabled on the pins. When '1', the pins are high-Z. When '1', the pins are high-Z. 80 RCLK7 RCLK7 O 81 TDN7 TDN7 I 82 TDP7 TDP7 I 83 TCLK7 TCLK7 I 84 LOS6 LOS6 O 85 RDN6 RDN6 O 86 RDP6 RDP6 O Contro			0	RCLK4	RCLK4	69
71 RDN4 RDN4 O 72 HZEN4 N/A - Controls pin RDP4, RDN4 and RCLK4. 73 LOS4 LOS4 O 74 OE OE I 75 CLKE CLKE I 76 LOS7 LOS7 O 77 RDN7 RDN7 O 78 RDP7 RDP7 O 79 HZEN7 N/A - Controls pin RDP7, RDN7 and RCLK7. 79 HZEN7 N/A - When '0', the outputs are enabled on the pins. When '1', the pins are high-Z. When '1', the pins are high-Z. 80 RCLK7 RCLK7 O 81 TDN7 TDN7 I 82 TDP7 TDP7 I 83 TCLK7 TCLK7 I 84 LOS6 LOS6 O 85 RDN6 RDN6 O 86 RDP6 RDP6 O Contro			0	RDP4	RDP4	70
T2				RDN4	RDN4	
74 OE OE I 75 CLKE CLKE I 76 LOS7 LOS7 O 77 RDN7 RDN7 O 78 RDP7 RDP7 O Controls pin RDP7, RDN7 and RCLK7. 79 HZEN7 N/A - When '0', the outputs are enabled on the pins. 80 RCLK7 RCLK7 O When '1', the pins are high-Z. 81 TDN7 TDN7 I TDN7 I 82 TDP7 TDP7 I TDN6 TCLK7 I 84 LOS6 LOS6 O O TDN6 TDN6 O 87 HZEN6 N/A - When '0', the outputs are enabled on the pins. When '1', the pins are high-Z. When '1', the pins are high-Z. When '1', the pins are high-Z. TDN6		When '0', the outputs are enabled on the pins.				
75			0	LOS4	LOS4	73
76 LOS7 LOS7 O 77 RDN7 RDN7 O 78 RDP7 RDP7 O 79 HZEN7 N/A - Controls pin RDP7, RDN7 and RCLK7.			I	OE	OE	74
77 RDN7 RDP7 O 78 RDP7 RDP7 O 79 HZEN7 N/A - Controls pin RDP7, RDN7 and RCLK7. When '0', the outputs are enabled on the pins. When '1', the pins are high-Z. 80 RCLK7 RCLK7 O 81 TDN7 TDN7 I 82 TDP7 TDP7 I 83 TCLK7 TCLK7 I 84 LOS6 LOS6 O 85 RDN6 RDN6 O 86 RDP6 RDP6 O Controls pin RDP6, RDN6 and RCLK6. When '0', the outputs are enabled on the pins. When '1', the pins are high-Z. 88 RCLK6 RCLK6 O 89 TDN6 TDN6 I			I	CLKE	CLKE	75
78 RDP7 RDP7 O 79 HZEN7 N/A - Controls pin RDP7, RDN7 and RCLK7. When '0', the outputs are enabled on the pins. When '1', the pins are high-Z. 80 RCLK7 RCLK7 O 81 TDN7 TDN7 I 82 TDP7 TDP7 I 83 TCLK7 TCLK7 I 84 LOS6 LOS6 O 85 RDN6 RDN6 O 86 RDP6 RDP6 O Controls pin RDP6, RDN6 and RCLK6. When '0', the outputs are enabled on the pins. When '1', the pins are high-Z. 88 RCLK6 RCLK6 O 89 TDN6 TDN6 I			0	LOS7	LOS7	76
N/A Controls pin RDP7, RDN7 and RCLK7. When '0', the outputs are enabled on the pins. When '1', the pins are high-Z.			0	RDN7	RDN7	77
Tolin			0	RDP7	RDP7	78
81 TDN7 TDN7 I 82 TDP7 TDP7 I 83 TCLK7 TCLK7 I 84 LOS6 LOS6 O 85 RDN6 RDN6 O 86 RDP6 RDP6 O 87 HZEN6 N/A - Controls pin RDP6, RDN6 and RCLK6. When '0', the outputs are enabled on the pins. When '1', the pins are high-Z. 88 RCLK6 RCLK6 O 89 TDN6 TDN6 I		When '0', the outputs are enabled on the pins.	-	N/A	HZEN7	79
82 TDP7 TDP7 I 83 TCLK7 TCLK7 I 84 LOS6 LOS6 O 85 RDN6 RDN6 O 86 RDP6 RDP6 O 87 HZEN6 N/A - When '0', the outputs are enabled on the pins. When '1', the pins are high-Z. 88 RCLK6 RCLK6 O 89 TDN6 TDN6 I			0	RCLK7	RCLK7	80
83 TCLK7 I 84 LOS6 LOS6 O 85 RDN6 RDN6 O 86 RDP6 RDP6 O 87 HZEN6 N/A - Controls pin RDP6, RDN6 and RCLK6. When '0', the outputs are enabled on the pins. When '1', the pins are high-Z. 88 RCLK6 RCLK6 O 89 TDN6 TDN6 I			I	TDN7	TDN7	81
84 LOS6 LOS6 O 85 RDN6 RDN6 O 86 RDP6 RDP6 O 87 HZEN6 N/A - Controls pin RDP6, RDN6 and RCLK6. When '0', the outputs are enabled on the pins. When '1', the pins are high-Z. 88 RCLK6 RCLK6 O 89 TDN6 TDN6 I				TDP7	TDP7	82
85 RDN6 RDN6 O 86 RDP6 O 87 HZEN6 N/A - When '0', the outputs are enabled on the pins. When '1', the pins are high-Z. 88 RCLK6 RCLK6 89 TDN6 TDN6				TCLK7	TCLK7	83
86 RDP6 RDP6 O Controls pin RDP6, RDN6 and RCLK6. When '0', the outputs are enabled on the pins. When '1', the pins are high-Z. RCLK6 RCLK6 O TDN6 TDN6 I			0	LOS6	LOS6	84
B7 HZEN6 N/A - Controls pin RDP6, RDN6 and RCLK6. When '0', the outputs are enabled on the pins. When '1', the pins are high-Z. B8 RCLK6 RCLK6 O B9 TDN6 TDN6 I			0	RDN6	RDN6	85
87 HZEN6 N/A - When '0', the outputs are enabled on the pins. When '1', the pins are high-Z. 88 RCLK6 RCLK6 O 89 TDN6 TDN6 I			0	RDP6	RDP6	86
89 TDN6 TDN6 I		When '0', the outputs are enabled on the pins.	-	N/A	HZEN6	87
89 TDN6 TDN6 I			0	RCLK6	RCLK6	88
			I	TDN6		89
ן אַ ן וטרס ן ווערס ן ו ן			I	TDP6	TDP6	90
91 TCLK6 TCLK6 I			ı			
92 MCLK MCLK I			ı			
93 MODE2 MODE2 I			I			
94 A4 A4 I		+	I			
95 A3 A3 I	_	†	ı			
96 A2 A2 I		<u> </u>	ı			
97 A1 A1 I		1	<u> </u>			
98 A0 A0 I		+	<u> </u>			

4.3 TEST ACCESS PORT CONTROLLER

The TAP controller is a 16-state synchronous state machine. Figure-22 shows its state diagram A description of each state follows. Note that the figure contains two main branches to access either the data or instruction registers. The value shown next to each state transition in this figure states the value present at TMS at each rising edge of TCK. Refer to Table-20 for details of the state description.

Table-20 TAP Controller State Description

State	Description
Test Logic Reset	In this state, the test logic is disabled. The device is set to normal operation. During initialization, the device initializes the instruction register with the IDCODE instruction. Regardless of the original state of the controller, the controller enters the Test-Logic-Reset state when the TMS input is held high for at least 5 rising edges of TCK. The controller remains in this state while TMS is high. The device processor automatically enters this state at power-up
Run-Test/Idle	This is a controller state between scan operations. Once in this state, the controller remains in the state as long as TMS is held low. The instruction register and all test data registers retain their previous state. When TMS is high and a rising edge is applied to TCK, the controller moves to the Select-DR state.
Select-DR-Scan	This is a temporary controller state and the instruction does not change in this state. The test data register selected by the current instruction retains its previous state. If TMS is held low and a rising edge is applied to TCK when in this state, the controller moves into the Capture-DR state and a scan sequence for the selected test data register is initiated. If TMS is held high and a rising edge applied to TCK, the controller moves to the Select-IR-Scan state.
Capture-DR	In this state, the Boundary Scan Register captures input pin data if the current instruction is EXTEST or SAMPLE/PRELOAD. The instruction does not change in this state. The other test data registers, which do not have parallel input, are not changed. When the TAP controller is in this state and a rising edge is applied to TCK, the controller enters the Exit1-DR state if TMS is high or the Shift-DR state if TMS is low.
Shift-DR	In this controller state, the test data register connected between TDI and TDO as a result of the current instruction shifts data on stage toward its serial output on each rising edge of TCK. The instruction does not change in this state. When the TAP controller is in this state and a rising edge is applied to TCK, the controller enters the Exit1-DR state if TMS is high or remains in the Shift-DR state if TMS is low.
Exit1-DR	This is a temporary state. While in this state, if TMS is held high, a rising edge applied to TCK causes the controller to enter the Update-DR state, which terminates the scanning process. If TMS is held low and a rising edge is applied to TCK, the controller enters the Pause-DR state. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state.
Pause-DR	The pause state allows the test controller to temporarily halt the shifting of data through the test data register in the serial path between TDI and TDO. For example, this state could be used to allow the tester to reload its pin memory from disk during application of a long test sequence. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state. The controller remains in this state as long as TMS is low. When TMS goes high and a rising edge is applied to TCK, the controller moves to the Exit2-DR state.
Exit2-DR	This is a temporary state. While in this state, if TMS is held high, a rising edge applied to TCK causes the controller to enter the Update-DR state, which terminates the scanning process. If TMS is held low and a rising edge is applied to TCK, the controller enters the Shift-DR state. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state.
Update-DR	The Boundary Scan Register is provided with a latched parallel output to prevent changes while data is shifted in response to the EXTEST and SAMPLE/PRELOAD instructions. When the TAP controller is in this state and the Boundary Scan Register is selected, data is latched into the parallel output of this register from the shift-register path on the falling edge of TCK. The data held at the latched parallel output changes only in this state. All shift-register stages in the test data register selected by the current instruction retain their previous value and the instruction does not change during this state.
Select-IR-Scan	This is a temporary controller state. The test data register selected by the current instruction retains its previous state. If TMS is held low and a rising edge is applied to TCK when in this state, the controller moves into the Capture-IR state, and a scan sequence for the instruction register is initiated. If TMS is held high and a rising edge is applied to TCK, the controller moves to the Test-Logic-Reset state. The instruction does not change during this state.
Capture-IR	In this controller state, the shift register contained in the instruction register loads a fixed value of '100' on the rising edge of TCK. This supports fault-isolation of the board-level serial test data path. Data registers selected by the current instruction retain their value and the instruction does not change during this state. When the controller is in this state and a rising edge is applied to TCK, the controller enters the Exit1-IR state if TMS is held high, or the Shift-IR state if TMS is held low.
Shift-IR	In this state, the shift register contained in the instruction register is connected between TDI and TDO and shifts data one stage towards its serial output on each rising edge of TCK. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state. When the controller is in this state and a rising edge is applied to TCK, the controller enters the Exit1-IR state if TMS is held high, or remains in the Shift-IR state if TMS is held low.

Table-20 TAP Controller State Description (Continued)

State	Description
Exit1-IR	This is a temporary state. While in this state, if TMS is held high, a rising edge applied to TCK causes the controller to enter the Update-IR state, which terminates the scanning process. If TMS is held low and a rising edge is applied to TCK, the controller enters the Pause-IR state. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state.
Pause-IR	The pause state allows the test controller to temporarily halt the shifting of data through the instruction register. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state. The controller remains in this state as long as TMS is low. When TMS goes high and a rising edge is applied to TCK, the controller moves to the Exit2-IR state.
Exit2-IR	This is a temporary state. While in this state, if TMS is held high, a rising edge applied to TCK causes the controller to enter the Update-IR state, which terminates the scanning process. If TMS is held low and a rising edge is applied to TCK, the controller enters the Shift-IR state. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state.
Update-IR	The instruction shifted into the instruction register is latched into the parallel output from the shift-register path on the falling edge of TCK. When the new instruction has been latched, it becomes the current instruction. The test data registers selected by the current instruction retain their previous value.




Figure-22 JTAG State Diagram

ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Min	Max	Unit
VDDA, VDDD	Core Power Supply	-0.5	4.0	V
VDDIO0, VDDIO1	I/O Power Supply	-0.5	4.0	V
VDDT0-7	Transmit Power Supply	-0.5	7.0	V
	Input Voltage, any digital pin	GND-0.5	5.5	V
Vin	Input Voltage ⁽¹⁾ , RTIPn pins and RRINGn pins	GND-0.5	VDDA+ 0.5 VDDD+ 0.5	V V
	ESD Voltage, any pin ⁽²⁾	2000		V
	Transient Latch-up Current, any pin		100	mA
lin	Input Current, any digital pin ⁽³⁾	-10	10	mA
	DC Input Current, any analog pin ⁽³⁾		±100	mA
Pd	Maximum Power Dissipation in package		1.6	W
Tc	Case Temperature		120	°C
Ts	Storage Temperature	-65	+150	°C

CAUTION: Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
VDDA, VDDD	Core Power Supply	3.13	3.3	3.47	V
VDDIO	I/O Power Supply	3.13	3.3	3.47	V
VDDT	Transmitter Supply				
	3.3 V	3.13	3.3	3.47	V
	5 V	4.75	5.0	5.25	V
T _A	Ambient Operating Temperature	-40	25	85	°C
R _L	Output load at TTIPn pins and TRINGn pins	25			W
I _{VDD}	Average Core Power Supply Current ⁽¹⁾		40	60	mA
I _{VDDIO}	I/O Power Supply Current ⁽²⁾		15	25	mA
I _{VDDT}	Average transmitter power supply current, E1 mode ^{(1), (3)}				
	75 Ω 50% ones density data:			125	mA
	100% ones density data:			220	mA
	120 Ω 50% ones density data:			100	mA
	100% ones density data:			200	mA

¹ Maximum power and current consumption over the full operating temperature and power supply voltage range. Includes all channels.

^{1.} Referenced to ground

^{2.} Human body model

^{3.} Constant input current

^{2.} Digital output is driving 50 pF load, digital input is within 10% of the supply rails.

^{3.} Power consumption includes power absorbed by line load and external transmitter components.

POWER CONSUMPTION

Symbol	Parameter	Min	Тур	Max ⁽¹⁾⁽²⁾	Unit
	E1, 3.3 V, 75 Ω Load				
	50% ones density data:	-	612	-	mW
	100% ones density data:	-	1050	1125	mW
	E1, 3.3 V, 120 Ω Load				
	50% ones density data:	-	526	-	mW
	100% ones density data:	-	880	940	mW
	E1, 5.0 V, 75 Ω Load				
	50% ones density data:	-	835	-	mW
	100% ones density data:	-	1510	1610	mW
	E1, 5.0 V, 120 Ω Load				
	50% ones density data:	-	710	-	mW
	100% ones density data:	-	1240	1330	mW

^{1.} Maximum power and current consumption over the full operating temperature and power supply voltage range. Includes all channels.

DC CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit
V _{IL}	Input Low Level Voltage				
	MODE2, JAS and LPn pins			$\frac{1}{3}$ VDDIO-0.2	V
	All other digital inputs pins			0.8	V
V _{IM}	Input Mid Level Voltage				
	MODE2, JAS and LPn pins	$\frac{1}{3}$ VDDIO+0.2	$\frac{1}{2}$ VDDIO	$\frac{2}{3}$ VDDIO-0.2	V
V _{IH}	Input High Voltage	•			
	MODE2, JAS and LPn pins	$\frac{2}{3}$ VDDIO+ 0.2			V
	All other digital inputs pins	2.0			V
V_{OL}	Output Low level Voltage ⁽¹⁾ (lout = 1.6 mA)			0.4	V
V_{OH}	Output High level Voltage ⁽¹⁾ (lout = 400 μA)	2.4		VDDIO	V
V _{MA}	Analog Input Quiescent Voltage (RTIPn/RRINGn pin while floating)	1.33	1.4	1.47	V
I _H	Input High Level Current (MODE2, JAS and LPn pin)			50	μΑ
Ι _L	Input Low Level Current (MODE2, JAS and LPn pin)			50	μΑ
l _l	Input Leakage Current				
	TMS, TDI and TRST pins			50	μA
	All other digital input pins	-10		10	μΑ
I_{ZL}	High-Z Leakage Current	-10		10	μΑ
Z _{OH}	Output High-Z on TTIPn pins and TRINGn pins	150			kΩ

^{1.} Output drivers will output CMOS logic levels into CMOS loads.

 $^{^{2\}cdot}$ Power consumption includes power absorbed by line load and external transmitter components.

TRANSMITTER CHARACTERISTICS

Symbol		Parameter	Min	Тур	Max	Unit	
V _{o-p}	Output Pulse Amplitudes ⁽¹⁾ 75 Ω load 120 Ω load		2.14 2.7	2.37 3.0	2.6 3.3	V V	
V _{o-s}	Zero (space) Level 75 Ω load 120 Ω load		-0.237 -0.3		0.237 0.3	V	
	Transmit Amplitude Variation with suppl	у	-1		+1	%	
	Difference between pulse sequences fo	r 17 consecutive pulses			200	mV	
T_PW	Output Pulse Width at 50% of nominal a	mplitude	232	244	256	ns	
	Ratio of the amplitudes of Positive and	Negative Pulses at the center of the pulse interval	0.95		1.05		
RTX	Transmit Return Loss ⁽²⁾						
	75 Ω	51 kHz – 102 kHz 102 kHz – 2.048 MHz 2.048 MHz – 3.072 MHz	15 15 15			dB dB dB	
	120 Ω	51 kHz – 102 kHz 102 kHz – 2.048 MHz 2.048 MHz – 3.072 MHz	15 15 15			dB dB dB	
JTX _{P-P}	Intrinsic Transmit Jitter (TCLK is jitter fre	ee, JA enabled)					
	20 Hz – 100 kHz			0.050		U.I.	
Td	Transmit Path Delay (JA is disabled)						
	Single Rail Dual Rail			8 3		U.I. U.I.	
I _{SC}	Line Short Circuit Current ⁽³⁾			180		mAp	

^{1.} Measured at the line output ports

^{2.} Test at IDT82V2058 evaluation board

^{3.} Measured on device, between TTIPn and TRINGn

RECEIVER CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit
ATT	Permissible Cable Attenuation (@1024 kHz)			15	dB
IA	Input Amplitude	0.1		0.9	Vp
SIR	Signal to Interference Ratio Margin ⁽¹⁾	-15			dB
SRE	Data Decision Threshold (refer to peak input voltage)		50		%
	Data Slicer Threshold		150		mV
	Analog Loss Of Signal ⁽²⁾ Declare/Clear:	120/150	200/250	280/350	mVp
	Allowable consecutive zeros before LOS G.775: ETSI 300 233:		32 2048		
	LOS Reset Clock Recovery Mode	12.5			% ones
JRX _{p-p}	Peak to Peak Intrinsic Receive Jitter (JA disabled)			0.0625	U.I.
JTRX	Jitter Tolerance				
	1 Hz – 20 Hz	18.0			U.I.
	20 Hz – 2.4 kHz	1.5			U.I.
	18 kHz – 100 kHz	0.2			U.I.
ZDM	Receiver Differential Input Impedance		120		kΩ
ZCM	Receiver Common Mode Input Impedance to GND	10			kΩ
RRX	Receive Return Loss 51 kHz – 102 kHz 102 kHz – 2.048 MHz 2.048 MHz – 3.072 MHz	20 20 20			dB dB dB
	Receive Path Delay Dual rail Single rail		3 8		U.I. U.I.

^{1.} Per G.703, O.151 @ 6 dB cable attenuation

JITTER ATTENUATOR CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit
f _{-3dB}	Jitter Transfer Function Corner Frequency (–3 dB)				
	Host mode: 32/64 bit FIFO JABW = 0: JABW = 1: Hardware mode		1.7 6.6 1.7		Hz Hz Hz
	Jitter Attenuator ⁽¹⁾				
	@ 3 Hz @ 40 Hz @ 400 Hz @ 100 kHz	-0.5 -0.5 +19.5 +19.5			dB dB dB dB
td	Jitter Attenuator Latency Delay 32 bit FIFO: 64 bit FIFO:		16 32		U.I. U.I.
	Input Jitter Tolerance before FIFO Overflow Or Underflow 32 bit FIFO: 64 bit FIFO:		28 56		U.I. U.I.
	Output Jitter in Remote Loopback ⁽²⁾			0.11	U.I.

^{1.} Per G.736, see Figure-38 on page 52.

² Measured on device, between RTIP and RRING, all ones signal.

² Per ETSI CTR12/13 output jitter.

TRANSCEIVER TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit
	MCLK Frequency		2.048		MHz
	MCLK Tolerance	-100		100	ppm
	MCLK Duty Cycle	40		60	%
Transmit path		1	1	1	
	TCLK Frequency		2.048		MHz
	TCLK Tolerance	-50		+50	ppm
	TCLK Duty Cycle	10		90	%
t1	Transmit Data Setup Time	40			ns
t2	Transmit Data Hold Time	40			ns
	Delay Time of OE Low to Driver High-Z			1	μs
	Delay Time of TCLK Low to Driver High-Z	40	44	48	μs
Receive path		•	1	1	
	Clock Recovery Capture Range ⁽¹⁾		± 80		ppm
	RCLK Duty Cycle ⁽²⁾	40	50	60	%
t4	RCLK Pulse Width ⁽²⁾	457	488	519	ns
t5	RCLK Pulse Width Low Time	203	244	285	ns
t6	RCLK Pulse Width High Time	203	244	285	ns
	Rise/Fall Time ⁽³⁾	5		30	ns
t7	Receive Data Setup Time	200	244		ns
t8	Receive Data Hold Time	200	244		ns
t9	RDPn/RDNn Pulse Width (MCLK = High) ⁽⁴⁾	200	244		ns

 $^{^{1.}}$ Relative to nominal frequency, MCLK = \pm 100 ppm

^{2.} RCLK duty cycle widths will vary depending on extent of received pulse jitter displacement. Maximum and minimum RCLK duty cycles are for worst case jitter conditions (0.2 UI displacement for E1 per ITU G.823).

^{3.} For all digital outputs. C load = 15 pF

^{4.} Clock recovery is disabled in this mode.




Figure-23 Transmit System Interface Timing




Figure-24 Receive System Interface Timing

JTAG TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	TCK Period	200			ns	
t2	TMS to TCK setup Time TDI to TCK Setup Time	50			ns	
t3	TCK to TMS Hold Time TCK to TDI Hold Time	50			ns	
t4	TCK to TDO Delay Time			100	ns	




Figure-25 JTAG Interface Timing

PARALLEL HOST INTERFACE TIMING CHARACTERISTICS

INTEL MODE READ TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	Active RD Pulse Width	90			ns	(1)
t2	Active CS to Active RD Setup Time	0			ns	
t3	Inactive RD to Inactive CS Hold Time	0			ns	
t4	Valid Address to Inactive ALE Setup Time (in Multiplexed Mode)	5			ns	
t5	Invalid RD to Address Hold Time (in Non-Multiplexed Mode)	0			ns	
t6	Active RD to Data Output Enable Time	7.5		15	ns	
t7	Inactive RD to Data High-Z Delay Time	7.5		15	ns	
t8	Active CS to RDY delay time	6		12	ns	
t9	Inactive CS to RDY High-Z Delay Time	6		12	ns	
t10	Inactive RD to Inactive INT Delay Time			20	ns	
t11	Address Latch Enable Pulse Width (in Multiplexed Mode)	10			ns	
t12	Address Latch Enable to RD Setup Time (in Multiplexed Mode)	0			ns	
t13	Address Setup time to Valid Data Time (in Non-Multiplexed Mode)	18		32	ns	
t14	Inactive RD to Active RDY Delay Time	10		15	ns	
t15	Active RD to Active RDY Delay Time	30		85	ns	
t16	Inactive ALE to Address Hold Time (in Multiplexed Mode)	5			ns	

¹ The t1 is determined by the start time of the valid data when the RDY signal is not used.




Figure-26 Non-Multiplexed Intel Mode Read Timing




Figure-27 Multiplexed Intel Mode Read Timing

INTEL MODE WRITE TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	Active WR Pulse Width	90			ns	(1)
t2	Active CS to Active WR Setup Time	0			ns	
t3	Inactive WR to Inactive CS Hold Time	0			ns	
t4	Valid Address to Latch Enable Setup Time (in Multiplexed Mode)	5			ns	
t5	Invalid WR to Address Hold Time (in Non-Multiplexed Mode)	2			ns	
t6	Valid Data to Inactive WR Setup Time	5			ns	
t7	Inactive WR to Data Hold Time	10			ns	
t8	Active CS to Inactive RDY Delay Time	6		12	ns	
t9	Active WR to Active RDY Delay Time	30		85	ns	
t10	Inactive WR to Inactive RDY Delay Time	10		15	ns	
t11	Invalid CS to RDY High-Z Delay Time	6		12	ns	
t12	Address Latch Enable Pulse Width (in Multiplexed Mode)	10			ns	
t13	Inactive ALE to WR Setup Time (in Multiplexed Mode)	0			ns	
t14	Inactive ALE to Address hold time (in Multiplexed Mode)	5			ns	
t15	Address setup time to Inactive WR time (in Non-Multiplexed Mode)	5			ns	

^{1.} The t1 can be 15 ns when RDY signal is not used.




Figure-28 Non-Multiplexed Intel Mode Write Timing




Figure-29 Multiplexed Intel Mode Write Timing

MOTOROLA MODE READ TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	Active DS Pulse Width	90			ns	(1)
t2	Active CS to Active DS Setup Time	0			ns	
t3	Inactive $\overline{\text{DS}}$ to Inactive $\overline{\text{CS}}$ Hold Time	0			ns	
t4	Valid R/W to Active DS Setup Time	0			ns	
t5	Inactive $\overline{\rm DS}$ to R/W Hold Time	0.5			ns	
t6	Valid Address to Active DS Setup Time (in Non-Multiplexed Mode)	5			ns	
t7	Active DS to Address Hold Time (in Non-Multiplexed Mode)	10			ns	
t8	Active DS to Data Valid Delay Time (in Non-Multiplexed Mode)	20		35	ns	
t9	Active DS to Data Output Enable Time	7.5		15	ns	
t10	Inactive DS to Data High-Z Delay Time	7.5		15	ns	
t11	Active DS to Active ACK Delay Time	30		85	ns	
t12	Inactive DS to Inactive ACK Delay Time	10		15	ns	
t13	Inactive DS to Invalid INT Delay Time			20	ns	
t14	Active AS to Active DS Setup Time (in Multiplexed Mode)	5			ns	

¹ The t1 is determined by the start time of the valid data when the ACK signal is not used.




Figure-30 Non-Multiplexed Motorola Mode Read Timing




Figure-31 Multiplexed Motorola Mode Read Timing

MOTOROLA MODE WRITE TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	Active DS Pulse Width	90			ns	(1)
t2	Active CS to Active DS Setup Time	0			ns	
t3	Inactive $\overline{\text{DS}}$ to Inactive $\overline{\text{CS}}$ Hold Time	0			ns	
t4	Valid R/W to Active DS Setup Time	10			ns	
t5	Inactive $\overline{\rm DS}$ to R/ $\overline{\rm W}$ Hold Time	0			ns	
t6	Valid Address to Active DS Setup Time (in Non-Multiplexed Mode)	10			ns	
t7	Valid DS to Address Hold Time (in Non-Multiplexed Mode)	10			ns	
t8	Valid Data to Inactive DS Setup Time	5			ns	
t9	Inactive DS to Data Hold Time	10			ns	
t10	Active DS to Active ACK Delay Time	30		85	ns	
t11	Inactive DS to Inactive ACK Delay Time	10		15	ns	
t12	Active AS to Active DS (in Multiplexed Mode)	0			ns	
t13	Inactive DS to Inactive AS Hold Time (in Multiplexed Mode)	15			ns	

^{1.} The t1 can be 15ns when the ACK signal is not used.




Figure-32 Non-Multiplexed Motorola Mode Write Timing




Figure-33 Multiplexed Motorola Mode Writing Timing

SERIAL HOST INTERFACE TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	SCLK High Time	25			ns	
t2	SCLK Low Time	25			ns	
t3	Active CS to SCLK Setup Time	10			ns	
t4	Last SCLK Hold Time to Inactive CS Time	50			ns	
t5	CS Idle Time	50			ns	
t6	SDI to SCLK Setup Time	5			ns	
t7	SCLK to SDI Hold Time	5			ns	
t8	Rise/Fall Time (any pin)			100	ns	
t9	SCLK Rise and Fall Time			50	ns	
t10	SCLK to SDO Valid Delay Time		25	35	ns	Load = 50 pF
t11	SCLK Falling Edge to SDO High-Z Hold Time (CLKE = 0) or $\overline{\text{CS}}$ Rising Edge to SDO High-Z Hold Time (CLKE = 1)		100		ns	




Figure-34 Serial Interface Write Timing




Figure-35 Serial Interface Read Timing with CLKE = 0





Figure-36 Serial Interface Read Timing with CLKE = 1


JITTER TOLERANCE PERFORMANCE



Test condition: PRBS 2^15-1; Line code rule HDB3 is used.

Figure-37 Jitter Tolerance Performance


JITTER TRANSFER PERFORMANCE



Test condition: PRBS 2^15-1; Line code rule HDB3 is used.

Figure-38 Jitter Transfer Performance

ORDERING INFORMATION



DATASHEET DOCUMENT HISTORY

11/04/2001	pgs. 2, 3, 10, 17
11/20/2001	pgs. 5, 6, 11, 13, 16, 17, 24, 26, 31, 38, 39, 40, 50
11/28/2001	pgs. 5, 24, 26, 31
11/29/2001	pgs. 5
12/05/2001	pgs. 9
01/24/2002	pgs. 2, 3, 9, 14, 39, 40
02/21/2002	pgs. 14, 16, 41
03/25/2002	pgs. 1, 2, 52
04/17/2002	pgs. 17
05/07/2002	pgs. 14, 44, 45, 48
01/15/2003	pgs. 1, 52
04/12/2005	pgs. 1, 5 to 8, 10, 11, 14, 15, 18, 19, 29, 30, 40 to 43, 47 to 53
09/14/2009	pg. 40
01/21/2010	pg. 8

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Telecom Interface ICs category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

MT8888CP1 MT88E45BS1 MT9174AN1 MT8870DNR1 MT88E39ASR1 MT9074AL1 MT9122AP1 PEB4266TV12 S LL62

DS3150TNC1+ DS26334GN+ MT88E46AS1 MT8963AE1 DS26324GNA3+ PM4351-RI PEF41068FV11 S LL8T PEF41068VV12 S LL8U

LE58QL022BVC LE58QL022BVCT PM5309-FEI LE88286DLC LE88276DLCT LE79252BTC RTL8019AS W7100A-S2E-100LQFP

USR5686G M100EVO-LITE HE910NAR206T701 SI3018-F-FS-R XRT86VL38IB CMX631AD4 XD8870 82P2284BBG 82V2084PFG

CPC5620A CPC5620ATR CPC5621A CPC5621ATR CPC5622A CPC5622ATR DS21455+ DS21348G+ DS34S102GN+ DS34T101GN+

CMX673E3 LE88506DVC MT8967AS1 MT88L70ANR1 MT8952BP1 DS3150QN+ DS2149Q+