## General Description

The 83026I-01 is a low skew, 1-to-2 Differential-to-LVCMOS/LVTTL Fanout Buffer. The differential input can accept most differential signal types (LVPECL, LVDS, LVHSTL, HCSL and SSTL) and translate to two sin-gle-ended LVCMOS/LVTTL outputs. The small 8-lead SOIC footprint makes this device ideal for use in applications with limited board space.

## Features

- Two LVCMOS / LVTTL outputs
- Differential CLK, nCLK input pair
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
- Maximum output frequency: 350MHz
- Output skew: 15ps (maximum)
- Part-to-part skew: 600ps (maximum)
- Additive phase jitter, RMS: 0.03ps (typical)
- Small 8 lead SOIC package saves board space
- 3.3 V core, $3.3 \mathrm{~V}, 2.5 \mathrm{~V}$ or 1.8 V output operating supply
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ambient operating temperature
- Available in lead-free RoHS (6) package


## Pin Assignment



83026I-01
8-Lead SOIC
$3.8 \mathrm{~mm} \times 4.8 \mathrm{~mm}, \times 1.47 \mathrm{~mm}$ package body M Package
Top View


830261-01
8-Lead TSSOP
$4.40 \mathrm{~mm} \times 3.0 \mathrm{~mm} \times 0.925 \mathrm{~mm}$ package body G Package
Top View

Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :--- |
| 1 | $V_{D D}$ | Power |  | Positive supply pin. |
| 2 | CLK | Input | Pulldown | Non-inverting differential clock input. |
| 3 | nCLK | Input | Pullup/ <br> Pulldown | Inverting differential clock input. $V_{D D} / 2$ default when left floating. |
| 4 | OE | Input | Pullup | Output enable. When HIGH, outputs are enabled. When LOW, outputs are in <br> High Impedance State. LVCMOS / LVTTL interface levels. |
| 5 | GND | Power |  | Power supply ground. |
| 6 | Q1 | Output |  | Clock output. LVCMOS / LVTTL interface levels. |
| 7 | Q0 | Output |  | Clock output. LVCMOS / LVTTL interface levels. |
| 8 | $\mathrm{~V}_{\mathrm{DDO}}$ | Power |  | Output supply pin. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance |  |  | 4 |  | pF |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance <br> (per output) | $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDO}}=3.465 \mathrm{~V}$ |  |  | 17 | pF |
|  | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDO}}=2.625 \mathrm{~V}$ |  |  | 16 | pF |  |
|  | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDO}}=1.95 \mathrm{~V}$ |  |  | 15 | pF |  |
| $\mathrm{R}_{\text {PULLUP }}$ | Input Pullup Resistor |  |  | 51 |  | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {PULLDown }}$ | Input Pulldown Resistor |  |  | 51 |  | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {OUT }}$ | Output Impedance | $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDO}}=3.3 \mathrm{~V}$ |  | 7 |  | $\Omega$ |
|  |  | $\mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDO}}=2.5 \mathrm{~V}$ |  | 8 |  | $\Omega$ |
|  |  | $\mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDO}}=1.8 \mathrm{~V}$ |  | 10 |  | $\Omega$ |

Table 3. Control Function Table

| Input | Outputs |
| :---: | :---: |
| OE | Q0, Q1 |
| 0 | HiZ |
| 1 | Active |

Absolute Maximum Ratings

| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 4.6 V |
| :--- | :--- |
| Inputs, $\mathrm{V}_{\mathrm{l}}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Outputs, $\mathrm{V}_{\mathrm{O}}$ | -0.5 V to $\mathrm{V}_{\mathrm{DDO}}+0.5 \mathrm{~V}$ |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$ |  |
| 8 Lead SOIC | $112.7^{\circ} \mathrm{C} / \mathrm{W}$ (0 lfpm) |
| 8 Lead TSSOP | $101.7^{\circ} \mathrm{C} / \mathrm{W}(0$ lfpm) |
| Storage Temperature $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $\mathrm{V}_{\text {do }}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {dod }}=1.71 \mathrm{~V}$ to 3.465 V , $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Positive Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{~V}_{\mathrm{DDO}}$ | Output Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
|  |  |  | 2.375 | 2.5 | 2.625 | V |
|  |  |  | 1.71 | 1.8 | 1.89 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current |  |  |  | 10 | mA |
| $\mathrm{I}_{\mathrm{DDO}}$ | Output Supply Current |  |  |  | 3 | mA |

Table 3B. LVCMOS / LVTTL DC Characteristics, $\mathrm{V}_{\text {do }}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {Ddo }}=2.375 \mathrm{~V}$ to $3.465 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ то $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | Units 1

NOTE 1: Outputs terminated with $50 \Omega$ to $\mathrm{V}_{\text {Doo }} / 2$. See Parameter Measurement Information section,
"Output Load Test Circuit" diagrams.

Table 3C. LVCMOS / LVTTL DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DDO}}=1.8 \mathrm{~V} \pm 5 \%, \mathrm{TA}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | OE |  | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | OE |  | -0.3 |  | 0.8 | V |
| ${ }_{\text {IH }}$ | Input High Current | OE | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=3.465 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| ILL | Input Low Current | OE | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage |  | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {DDO }}-0.2$ |  |  | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\text {DDO }}-0.45$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage |  | $\mathrm{I}_{\mathrm{oL}}=100 \mu \mathrm{~A}$ |  |  | 0.2 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |  |  | 0.45 | V |

Table 3D. Differential DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DDO}}=1.71 \mathrm{~V}$ to $3.465 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{1+}$ | Input High Current | nCLK | $\mathrm{V}_{I N}=\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}$ |  |  | 150 | $\mu \mathrm{A}$ |
|  |  | CLK | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}=3.465 \mathrm{~V}$ |  |  | 150 | $\mu \mathrm{A}$ |
| ${ }^{1 / 2}$ | Input Low Current | nCLK | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.465 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{A}$ |
|  |  | CLK | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.465 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{PP}}$ | Peak-to-Peak Input Voltage; NOTE 1 |  |  | 0.15 |  | 1.3 | V |
| $V_{\text {CMR }}$ | Common Mode Input Voltage; NOTE 2, 3 |  |  | GND + 0.5 |  | $\mathrm{V}_{\mathrm{DD}}-0.85$ | V |

NOTE 1: $\mathrm{V}_{\mathrm{PP}}$ can exceed 1.3V provided that there is sufficient offset level to keep $\mathrm{V}_{\mathrm{L}}>0 \mathrm{~V}$.
NOTE 2: For single ended applications, the maximum input voltage for CLK, $n C L K$ is $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$.
NOTE 3: Common mode voltage is defined as $\mathrm{V}_{\mathrm{IH}}$.

Table 4A. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DDO}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ то $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {MAX }}$ | Output Frequency |  |  |  | 350 | MHz |
| $\mathrm{t}_{\mathrm{PD}}$ | Propagation Delay; NOTE 1 | $f \leq 350 \mathrm{MHz}$ | 1.3 | 1.9 | 2.5 | ns |
| tsk(o) | Output Skew; NOTE 2, 4 |  |  |  | 15 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4 |  |  |  | 900 | ps |
| tjit | Buffer Additive Phase Jitter, RMS, refer to <br> Additive Phase Jitter Section |  |  | 0.03 |  | ps |
|  | Output Rise/Fall Time | $20 \%$ to $80 \%$ | 150 |  | 800 | ps |
| odc | Output Duty Cycle | $f \leq 66 \mathrm{MHz}$ | 48 |  | 52 | $\%$ |

NOTE 1: Measured from the differential input crossing point to $\mathrm{V}_{\mathrm{DDO}} / 2$ of the output.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at $\mathrm{V}_{\mathrm{DDO}} / 2$.
NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $\mathrm{V}_{\mathrm{DDO}} / 2$.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 6.

TABle 4B. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {DDO }}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ то $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {max }}$ | Output Frequency |  |  |  | 350 | MHz |
| $\mathrm{t}_{\text {PD }}$ | Propagation Delay; NOTE 1 | $f \leq 350 \mathrm{MHz}$ | 1.5 | 2.0 | 2.6 | ns |
| tsk(0) | Output Skew; NOTE 2, 4 |  |  |  | 15 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4 |  |  |  | 750 | ps |
| tjit | Buffer Additive Phase Jitter, RMS, refer to Additive Phase Jitter Section |  |  | 0.03 |  | ps |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time | 20\% to 80\% | 150 |  | 800 | ps |
| odc | Output Duty Cycle | $f \leq 66 \mathrm{MHz}$ | 48 |  | 52 | \% |
|  |  | $67 \mathrm{MHz} \leq f \leq 166 \mathrm{MHz}$ | 46 |  | 54 | \% |
|  |  | $167 \mathrm{MHz} \leq f \leq 350 \mathrm{MHz}$ | 40 |  | 60 | \% |

NOTE 1: Measured from the differential input crossing point to $\mathrm{V}_{\text {Do }} / 2$ of the output.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at $\mathrm{V}_{\mathrm{DDO}} / 2$.
NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $\mathrm{V}_{\mathrm{DDO}} / 2$.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

TAble 4C. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DDO}}=1.8 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ то $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {MAX }}$ | Output Frequency |  |  |  | 350 | MHz |
| $\mathrm{t}_{\text {PD }}$ | Propagation Delay; NOTE 1 | $f \leq 350 \mathrm{MHz}$ | 1.9 | 2.5 | 3.1 | ns |
| tsk(o) | Output Skew; NOTE 2, 4 |  |  |  | 15 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4 |  |  |  | 600 | ps |
| tjit | Buffer Additive Phase Jitter, <br> RMS, refer to Additive Phase <br> Jitter Section |  |  | 0.03 |  | ps |
|  | Output Rise/Fall Time | $20 \%$ to $80 \%$ | 200 |  | 900 | ps |
|  | Output Duty Cycle | $f \leq 66 \mathrm{MHz}$ | 48 |  | 52 | $\%$ |

NOTE 1: Measured from the differential input crossing point to $\mathrm{V}_{\text {DDO }} / 2$ of the output.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at $\mathrm{V}_{\mathrm{DDO}} / 2$.
NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $\mathrm{V}_{\mathrm{DDO}} / 2$.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

## Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the $\boldsymbol{d B} \boldsymbol{c}$ Phase Noise. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1 Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels ( dBm ) or a ratio of the power in the

1 Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a $d B c$ value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.


As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The
device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.

## Parameter Measurement Information



## Renesas



## Application Information

## Wiring the Differential Input to Accept Single Ended Levels

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $\mathrm{V} \_R E F=\mathrm{V}_{\mathrm{DD}} / 2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio
of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5 V and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V} \_$REF should be 1.25 V and $R 2 / R 1=0.609$.


## Recommendations for Unused Output Pins

## Outputs:

## LVCMOS Outputs

All unused LVCMOS output can be left floating. We recommend that there is no trace attached.

## Differential Clock Input Interface

The CLK/nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both Vswing and Vor must meet the Vpp and Vcmr input requirements. Figures $2 A$ to $2 E$ show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are


Figure 2A. CLK/nCLK Input Driven by LVHSTL Driver


Figure 2C. CLK/nCLK Input Driven by 3.3V LVPECL Driver
$\begin{array}{ll}\text { Figure 2E. } & \text { CLK/nCLK Input Driven by } \\ & \text { 3.3V LVPECL Driver with AC Couple }\end{array}$
$\begin{array}{ll}\text { Figure 2E. } & \text { CLK/nCLK Input Driven by } \\ & \text { 3.3V LVPECL Driver with AC Couple }\end{array}$

examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in Figure 2A, the input termination applies for LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.


Figure 2D. CLK/nCLK Input Driven by 3.3V LVDS Driver

Figure 2B. CLK/nCLK Input Driven by
3.3V LVPECL Driver 3.3V LVPECL Driver
 ,

## Schematic Example

Figure 3 shows an application schematic example of 83026I-01. The 83026I-01 CLK/nCLK input can directly accepts various types of differential signal. In this example, the input is driven by an LVDS driver. The 83026I-01 outputs are LVCMOS drivers. In
this example, series termination approach is shown. Additional termination approaches are shown in the LVCMOS Termination Application Note.


Figure 3. 83026I-01 Schematic Example

## Reliability Information

Table 5A. $\theta_{\text {Ja }}$ vs. Air Flow Table for 8 Lead SOIC

## $\theta_{\mathrm{JA}}$ by Velocity (Linear Feet per Minute)

|  | 0 | 200 | 500 |
| :--- | :---: | :---: | :---: |
| Single-Layer PCB, JEDEC Standard Test Boards | $153.3^{\circ} \mathrm{C} / \mathrm{W}$ | $128.5^{\circ} \mathrm{C} / \mathrm{W}$ | $115.5^{\circ} \mathrm{C} / \mathrm{W}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $112.7^{\circ} \mathrm{C} / \mathrm{W}$ | $103.3^{\circ} \mathrm{C} / \mathrm{W}$ | $97.1^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

Table5B. $\theta_{\text {ja }}$ vs. Air Flow Table for 8 Lead TSSOP

## $\theta_{\mathrm{JA}}$ by Velocity (Linear Feet per Minute)

|  | 0 | 200 | 500 |
| :---: | :---: | :---: | :---: |
| Multi-Layer PCB, JEDEC Standard Test Boards | $101.7^{\circ} \mathrm{C} / \mathrm{W}$ | $90.5^{\circ} \mathrm{C} / \mathrm{W}$ | $89.8^{\circ} \mathrm{C} / \mathrm{W}$ |

## Transistor Count

The transistor count for ICS83026I-OI is: 260

Package Outline - Suffix M for 8 Lead SOIC


Table 6A. Package Dimensions

| SYMBOL | Millimeters |  |
| :---: | :---: | :---: |
|  | MINIMUM | MAXIMUM |
| N | 8 |  |
| A | 1.35 | 1.75 |
| A1 | 0.10 | 0.25 |
| B | 0.33 | 0.51 |
| C | 0.19 | 0.25 |
| D | 4.80 | 5.00 |
| E | 3.80 | 4.00 |
| e | 5.80 | 6.20 |
| H | 0.25 | 0.50 |
| L | 0.40 | 1.27 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ |

Reference Document: JEDEC Publication 95, MS-012

Table 6B. Package Dimensions

| SYMBOL | Millimeters |  |
| :---: | :---: | :---: |
|  | Minimum | Maximum |
| N | 8 |  |
| A | -- | 1.20 |
| A1 | 0.05 | 0.15 |
| A2 | 0.80 | 1.05 |
| b | 0.19 | 0.30 |
| c | 0.09 | 0.20 |
| D | 2.90 | 3.10 |
| E | 6.40 BASIC |  |
| E1 | 4.30 | 4.50 |
| e | 0.65 BASIC |  |
| L | 0.45 | 0.75 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ |
| aaa | -- | 0.10 |

[^0]
## Renesns

Table 7. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :---: | :---: | :---: | :---: | :---: |
| 83026BMI-01LF | 026BI01L | 8 lead "Lead Free" SOIC | Tube | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 83026BMI-01LFT | 026BI01L | 8 lead "Lead Free" SOIC | Tape and Reel | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 83026BGI-01LF | BI01L | 8 lead "Lead Free" TSSOP | Tube | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 83026BGI-01LFT | BI01L | 8 lead "Lead Free" TSSOP | Tape and Reel | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |


| REVISION HISTORY SHEET |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Rev | Table | Page | Description of Change | Date |
| A | T7 | $\begin{gathered} \hline 1 \\ 3 \\ 11 \\ 12 \\ 13 \end{gathered}$ | Added 8 Lead TSSOP package to Pin Assignment. Absolute Maximum Ratings - added 8 Lead TSSOP to Package Thermal Impedance. <br> Added 8 Lead TSSOP Reliability Information table. Added 8 Lead TSSOP Package Outline and Package Dimensions. Ordering Information Table - added 8 Lead TSSOP ordering information. | 6/25/04 |
| A |  | 6 | Additive Phase Jitter - corrected X axis on plot. | 8/2/05 |
| A | T3C | 3 | LVCMOS DC Characteristics - corrected Test Conditions for IIH and IIL. | 8/12/05 |
| A | T7 | $\begin{gathered} 1 \\ 9 \\ 13 \end{gathered}$ | Features Section - added lead-free bullet <br> Added Recommendations for Unused Output Pins. <br> Ordering Information Table - added lead-free part number, marking, and note. | 1/16/06 |
| A | T7 | 13 | Ordering Information Table - added lead-free marking | 10/22/07 |
| A | T7 | $\begin{aligned} & 13 \\ & 15 \end{aligned}$ | Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page. | 8/4/10 |
| A | T7 | $\begin{gathered} 1 \\ 13 \end{gathered}$ | Removed the ICS prefix on part numbers. <br> Features Section - removed reference to leaded packages. <br> Ordering Information - removed 2500 from Tape and Reel. Removed LF note below the table. <br> Updated datasheet header and footer | 12/15/15 |

RENESAS

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Buffer category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T PI6C4931502-04LIE NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX

PI6C10806BLEX ZL40226LDG1 ZL40219LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK846BCPZ-REEL7 ADCLK854BCPZ-REEL7


[^0]:    Reference Document: JEDEC Publication 95, MO-153

