

GENERAL DESCRIPTION


The 8302-01 is a low skew, 1-to-2 LVCMOS/LVTTL Fanout Buffer w/Complementary Output. The 8302-01 has a single ended clock input. The single ended clock input accepts LVCMOS or LVTTL input levels. The 8302-01 is characterizedat full 3.3V for input V_{DD} , and mixed 3.3V and 2.5V foroutput operating supply modes (V_{DDO}). Guaranteed output and partto-part skew characteristics make the 8302-01 ideal for clock distribution applications demanding well defined performance and repeatability.


FEATURES

- Complementary LVCMOS / LVTTL output
- LVCMOS / LVTTL clock input accepts LVCMOS or LVTTL input levels
- Maximum output frequency: 250MHz
- Output skew: 165ps (maximum)
- Part-to-part skew: 800ps (maximum)
- · Small 8 lead SOIC package saves board space
- Full 3.3V or 3.3V core, 2.5V supply modes
- 0°C to 70°C ambient operating temperature
- · Industrial temperature information available upon request

BLOCK DIAGRAM

PIN ASSIGNMENT





8302-01 8-Lead SOIC 3.8mm x 4.8mm, x 1.47mm package body M Package Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	уре	Description
1, 6	V _{DDO}	Power		Output supply pins.
2	V _{DD}	Power		Core supply pin.
3	CLK	Input	Pulldown	LVCMOS / LVTTL clock input.
4,7	GND	Power		Power supply ground.
5	nQ	Output		Complementary clock output. LVCMOS / LVTTL interface levels.
8	Q	Output		Clock output. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance				4	pF
	Power Dissipation Capacitance	$V_{DD}, V_{DDO} = 3.465V$		22		pF
C _{PD}	(per output)	$V_{DD} = 3.465$ V, $V_{DDO} = 2.625$ V		16		pF
R _{PULLUP}	Input Pullup Resistor			51		KΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		KΩ
R _{out}	Output Impedance			7		Ω

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{DD}	4.6V
Inputs, V _I	-0.5V to $V_{_{\rm DD}}$ + 0.5 V
Outputs, V _o	-0.5V to V_{DDO} + 0.5V
Package Thermal Impedance, $\boldsymbol{\theta}_{_{JA}}$	112.7°C/W (0 lfpm)
Storage Temperature, T _{stg}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V _{DDO}	Output Power Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current				13	mA
I _{DDO}	Output Supply Current				4	mA

TABLE 3B. LVCMOS / LVTTL DC CHARACTERISTICS,	cs, V _{DD} = V _{DDO} = 3.3V±5%, TA = 0°C το 70	°C
--	---	----

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		1.3	V
I _{IH}	Input High Current	CLK	$V_{DD} = V_{IN} = 3.465V$			150	μA
I _{IL}	Input Low Current	CLK	V _{DD} = 3.465V, V _{IN} = 0V	-5			μA
V	Output High Voltage		50 Ω to V _{DDO} /2	2.6			V
V _{OH}	Output High Voltage	;	I _{он} = -100µА	2.9			V
V			50 Ω to V _{DDO} /2			0.5	V
V _{ol}	Output Low Voltage		I _{OL} = 100μA			0.2	V

TABLE 4A. AC CHARACTERISTICS, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp _{LH}	Propagation Delay, Low-to-High; NOTE 1		1.8	2.18	2.7	ns
tsk(o)	Output Skew; NOTE 2, 4			50	165	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				800	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	300		800	ps
odc	Output Duty Cycle	<i>f</i> ≤133MHz	45		55	%
ouc		133MHz < <i>f</i> ≤ 250MHz	40		60	%

NOTE 1: Measured from $V_{\rm DD}/2$ of the input to $V_{\rm DDO}/2$ of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DDO}/2$.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages

and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{_{DDO}}/2$.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		3.135	3.3	3.465	V
V _{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current				13	mA
I _{DDO}	Output Supply Current				4	mA

Table 3C. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C to 7

TABLE 3D. LVCMOS / LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		1.3	V
I _{IH}	Input High Current	CLK	$V_{DD} = V_{IN} = 3.465V$			150	μA
I _{IL}	Input Low Current	CLK	$V_{_{DD}} = 3.465 \text{V}, V_{_{IN}} = 0 \text{V}$	-5			μA
V	Output High Voltage		50 Ω to V _{DDO} /2	1.8			V
V _{OH}			Ι _{ΟΗ} = -100μΑ	2.2			V
V			50 Ω to V _{DDO} /2			0.5	V
V _{ol}	Output Low Voltage		I _{OL} = 100μA			0.2	V


Table 4B. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp _{LH}	Propagation Delay, Low-to-High; NOTE 1		1.9		2.9	ns
tsk(o)	Output Skew; NOTE 2, 4				250	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				900	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	250		650	ps
odc		<i>f</i> ≤133MHz	45		55	%
Junc	Output Duty Cycle	133MHz < <i>f</i> ≤ 250MHz	40		60	%

NOTE 1: Measured from $V_{_{DD}}/2$ of the input to $V_{_{DDO}}/2$ of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V_{DDO}/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V_{DDO}/2.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.



PARAMETER MEASUREMENT INFORMATION

RELIABILITY INFORMATION

TABLE 5. $\boldsymbol{\theta}_{JA} \text{vs.}$ Air Flow Table


	0	200	500
ingle-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Iulti-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

TRANSISTOR COUNT

The transistor count for 8302-01 is: 322



PACKAGE OUTLINE - SUFFIX M



.10 (.004)

TABLE 6. PACKAGE DIMENSIONS

CYMDOL	Millimeters		
SYMBOL	MINIMUN	MAXIMUM	
N	8		
А	1.35	1.75	
A1	0.10	0.25	
В	0.33	0.51	
С	0.19	0.25	
D	4.80	5.00	
E	3.80	4.00	
е	1.27 BASIC		
Н	5.80	6.20	
h	0.25	0.50	
L	0.40	1.27	
α	0°	8°	

Reference Document: JEDEC Publication 95, MS-012

TABLE 7. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8302AM-01LF	8302A01L	8 lead SOIC	tube	0°C to 70°C
8302AM-01LFT	8302A01L	8 lead SOIC	tape and reel	0°C to 70°C

	REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change	Date		
A	Τ7	8 10	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	7/29/10		
A	Τ7	8	Ordering Information - updated part number to lead free and updated the order- ing information. Updated data sheet format.	11/17/15		
Α			Updated Header and Footer.	3/7/16		



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Buffer category:

Click to view products by Renesas manufacturer:

Other Similar products are found below :

MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T PI6C4931502-04LIE NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX ZL40226LDG1 ZL40219LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB3N2304NZDTR2G NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK846BCPZ-REEL7