## **General Description**


The 8312 is a low skew, 1-to-12 LVCMOS/ LVTTL Fanout Buffer and a member of the family of High Performance Clock Solutions from IDT. The 8312 single-ended clock input accepts LVCMOS or LVTTL input levels. The low impedance LVCMOS outputs are designed to drive  $50\Omega$  series or parallel terminated transmission lines. The effective fanout can be increased from 12 to 24 by utilizing the ability of the outputs to drive two series terminated lines.


The 8312 is characterized at full 3.3V, 2.5V, and 1.8V, mixed 3.3V/2.5V, 3.3V/1.8V and 2.5V/1.8V output operating supply modes. Guaranteed output and part-to-part skew characteristics along with the 1.8V output capabilities makes the 8312 ideal for high performance, single ended applications that also require a limited output voltage.

## Features

- Twelve LVCMOS/LVTTL outputs
- CLK input supports the following input types: LVCMOS, LVTTL
- Maximum output frequency: 250MHz
- Output skew: 150ps (maximum)
- Supply modes: Core/Output 3.3V/3.3V 3.3V/2.5V 3.3V/1.8V 2.5V/2.5V 2.5V/2.5V 2.5V/1.8V 1.8V/1.8V
- 0°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

## Block Diagram





## Table 1. Pin Descriptions

Number	Name	Туре		Description
1, 5, 8, 12, 16, 17, 21, 25, 29	GND	Power		Power supply ground.
2, 7	V <sub>DD</sub>	Power		Positive supply pins.
3	CLK_EN	Input	Pullup	Synchronous control for enabling and disabling clock outputs. LVCMOS / LVTTL interface levels.
4	CLK	Input	Pulldown	Single-ended clock input. LVCMOS/LVTTL interface levels.
6	OE	Input	Pullup	Output enable. Controls enabling and disabling of outputs Q[0:11]. LVCMOS / LVTTL interface levels.
9, 11, 13, 15, 18, 20, 22, 24, 26, 28, 30, 32	Q11, Q10, Q9, Q8, Q7, Q6, Q5, Q4, Q3, Q2, Q1, Q0	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels.
10, 14, 19, 23, 27, 31	V <sub>DDO</sub>	Power		Output supply pins.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

# Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
		V <sub>DDO</sub> = 3.465V			19	pF
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	V <sub>DDO</sub> = 2.625V			18	pF
		V <sub>DDO</sub> = 2V			16	pF
		$V_{DDO} = 3.3V \pm 5\%$		7		Ω
R <sub>OUT</sub>	Output Impedance	$V_{DDO} = 2.5V \pm 5\%$		7		Ω
		$V_{DDO} = 1.8V \pm 0.2V$		10		Ω

## **Function Tables**

### Table 3A. Output Enable and Clock Enable Function Table

Inp	uts	Outputs		
OE	CLK_EN	Q [0:11]		
0	Х	Hi-Z		
1	0	LOW		
1	1	Follows CLK input		

### Table 3B. Output Enable and Clock Enable Function Table

	Inputs				
OE	OE CLK_EN		Q [0:11]		
1	1	0	LOW		
1	1	1	HIGH		

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating	
Supply Voltage, V <sub>DD</sub>	4.6V	
Inputs, V <sub>I</sub>	-0.5V to V <sub>DD</sub> + 0.5V	
Outputs, V <sub>O</sub>	-0.5V to V <sub>DDO</sub> + 0.5V	
Package Thermal Impedance, $\theta_{JA}$	47.9°C/W (0 lfpm)	
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C	

## **DC Electrical Characteristics**

### Table 4A. Power Supply DC Characteristics, $V_{DD}$ = $V_{DDO}$ = 3.3V $\pm$ 5%, $T_{A}$ = 0°C to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				10	mA
I <sub>DDO</sub>	Output Supply Current				10	mA

### Table 4B. Power Supply DC Characteristics, $V_{DD}$ = $V_{DDO}$ = 2.5V $\pm$ 5%, $T_{A}$ = 0°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		2.375	2.5	2.625	V
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				10	mA
I <sub>DDO</sub>	Output Supply Current				10	mA

### Table 4C. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 1.8V \pm 0.2V$ , $T_A = 0^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		1.6	1.8	2.0	V
V <sub>DDO</sub>	Output Supply Voltage		1.6	1.8	2.0	V
I <sub>DD</sub>	Power Supply Current				10	mA
I <sub>DDO</sub>	Output Supply Current				10	mA

# RENESAS

			, A		-	
Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				10	mA
I <sub>DDO</sub>	Output Supply Current				10	mA

### Table 4D. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 2.5V \pm 5\%$ , $T_A = 0^{\circ}C$ to $85^{\circ}C$

## Table 4E. Power Supply DC Characteristics, $V_{DD}$ = 3.3V ± 5%, $V_{DDO}$ = 1.8V ±0.2V, $T_A$ = 0°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		1.6	1.8	2.0	V
I <sub>DD</sub>	Power Supply Current				10	mA
I <sub>DDO</sub>	Output Supply Current				10	mA

### Table 4F. Power Supply DC Characteristics, $V_{DD}$ = 2.5V $\pm$ 5%, $V_{DDO}$ = 1.8V $\pm 0.2V,$ $T_{A}$ = 0°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		2.375	2.5	2.625	V
V <sub>DDO</sub>	Output Supply Voltage		1.6	1.8	2.0	V
I <sub>DD</sub>	Power Supply Current				10	mA
I <sub>DDO</sub>	Output Supply Current				10	mA

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
			V <sub>DD</sub> = 3.465V	2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	Input High Volta	age	V <sub>DD</sub> = 2.625V	1.7		V <sub>DD</sub> + 0.3	V
			V <sub>DD</sub> = 2.0V	0.65*V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V
			V <sub>DD</sub> = 3.465V	-0.3		1.3	V
V <sub>IL</sub>	Input Low Volta	ge	V <sub>DD</sub> = 2.625V	-0.3		0.7	V
			V <sub>DD</sub> = 2.0V	-0.3		0.35*V <sub>DD</sub>	V
I <sub>IH</sub>	Input	CLK	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V or 2.0V			150	μA
	High Current	OE, CLK_EN	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V or 2.0V			5	μA
	Input Low Current	CLK	$V_{DD} = 3.465V \text{ or } 2.625V \text{ or } 2.0V,$ $V_{IN} = 0V$	-5			μA
I <sub>IL</sub>		OE, CLK_EN	V <sub>DD</sub> = 3.465V or 2.625V or 2.0V, V <sub>IN</sub> = 0V	-150			μA
			$V_{DDO} = 3.3V \pm 5\%$	2.6			V
			$V_{DDO} = 2.5V \pm 5\%;$	1.8			V
V <sub>OH</sub>	Output High Vo	ltage; NOTE 1	$V_{DDO} = 2.5V \pm 5\%; I_{OH} = -1mA$	2			V
			$V_{DDO} = 1.8V \pm 0.2V$	V <sub>DD</sub> – 0.3			V
			$V_{DDO} = 1.8V \pm 0.2V; I_{OH} = -100\mu A$	V <sub>DD</sub> - 0.2			V
			$V_{DDO} = 3.3V \pm 5\%$			0.5	V
			$V_{DDO} = 2.5V \pm 5\%;$			0.45	V
V <sub>OL</sub>	Output Low Vol	tage; NOTE 1	$V_{DDO} = 2.5V \pm 5\%; I_{OL} = 1mA$			0.4	V
			$V_{DDO} = 1.8V \pm 0.2V$			0.35	V
			$V_{DDO} = 1.8V \pm 0.2V; I_{OL} = 100\mu A$			0.2	V

#### Table 4G. LVCMOS/LVTTL DC Characteristics, $T_A = 0^{\circ}C$ to $85^{\circ}C$

NOTE 1: Outputs terminated with 50 $\Omega$  to V<sub>DDO</sub>/2. See Parameter Measurement Information, *Output Load Test Circuit diagrams*.

## **AC Electrical Characteristics**

Table 5A. AC Characteristics,	$V_{DD} = V_{DDO}$	= 3.3V ± 5%, T	$_{\rm A}$ = 0°C to 85°C
-------------------------------	--------------------	----------------	--------------------------

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				250	MHz
tp <sub>LH</sub>	Propagation Delay, Low to High; NOTE 1	$f \le 250 \text{MHz}$	1.2	1.9	2.5	ns
tjit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	100MHz, Integration Range: 12kHz – 20MHz		0.037		ps
<i>t</i> sk(o)	Output Skew; NOTE 2, 5				125	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 3, 5				800	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time; NOTE 5	20% to 80%	200		700	ps
odc	Output Duty Cycle	$f \le 200 \text{MHz}$	45		55	%

All parameters measured at  $\ensuremath{f_{\text{MAX}}}$  unless noted otherwise.

NOTE 1: Measured from the  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO</sub>/2.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltage and with equal load conditions.

Using the same type of input on each device, the output is measured at  $V_{DDO}/2$ .

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

### Table 5B. AC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$ , $T_A = 0^{\circ}C$ to $85^{\circ}C$

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				250	MHz
tp <sub>LH</sub>	Propagation Delay, Low to High; NOTE 1	$f \le 250 \text{MHz}$	1.4	2.3	3.2	ns
tjit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	100MHz, Integration Range: 12kHz – 20MHz		0.022		ps
<i>t</i> sk(o)	Output Skew; NOTE 2, 5				150	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 3, 5				1.1	ns
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time; NOTE 5	20% to 80%	200		700	ps
odc	Output Duty Cycle	$f \le 150 \text{MHz}$	45		55	%

All parameters measured at f<sub>MAX</sub> unless noted otherwise.

NOTE 1: Measured from the  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO</sub>/2.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltage and with equal load conditions.

Using the same type of input on each device, the output is measured at V<sub>DDO</sub>/2.

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

#### Table 5C. AC Characteristics, $V_{DD} = V_{DDO} = 1.8V \pm 0.2V$ , $T_A = 0^{\circ}C$ to $85^{\circ}C$

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				200	MHz
tp <sub>LH</sub>	Propagation Delay, Low to High; NOTE 1	$f \le 200 \text{MHz}$	1.6	3.3	4.8	ns
tjit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	100MHz, Integration Range: 12kHz – 20MHz		0.172		ps
<i>t</i> sk(o)	Output Skew; NOTE 2, 5				140	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 3, 5				2.3	ns
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time; NOTE 5	20% to 80%	200		800	ps
odc	Output Duty Cycle	$f \leq 100 MHz$	45		55	%

All parameters measured at  $f_{\text{MAX}}$  unless noted otherwise.

NOTE 1: Measured from the  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO</sub>/2.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltage and with equal load conditions.

Using the same type of input on each device, the output is measured at  $V_{DDO}/2$ .

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

#### Table 5D. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 2.5V \pm 5\%$ , $T_A = 0^{\circ}C$ to $85^{\circ}C$

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				250	MHz
tp <sub>LH</sub>	Propagation Delay, Low to High; NOTE 1	$f \le 250 \text{MHz}$	1.4	2.1	2.7	ns
tjit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	100MHz, Integration Range: 12kHz – 20MHz		0.045		ps
<i>t</i> sk(o)	Output Skew; NOTE 2, 5				135	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 3, 5				900	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time; NOTE 5	20% to 80%	200		700	ps
odc	Output Duty Cycle	$f \le 150 \text{MHz}$	45		55	%

All parameters measured at  ${\rm f}_{\rm MAX}$  unless noted otherwise.

NOTE 1: Measured from the  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO</sub>/2.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltage and with equal load conditions.

Using the same type of input on each device, the output is measured at  $V_{DDO}/2$ .

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

### Table 5E. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 1.8V \pm 0.2V$ , $T_A = 0^{\circ}C$ to $85^{\circ}C$

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				200	MHz
tp <sub>LH</sub>	Propagation Delay, Low to High; NOTE 1	$f \le 200 \text{MHz}$	1.4	2.4	3.4	ns
tjit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	100MHz, Integration Range: 12kHz – 20MHz		0.136		ps
<i>t</i> sk(o)	Output Skew; NOTE 2, 5				145	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 3, 5				1.3	ns
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time; NOTE 5	20% to 80%	200		700	ps
odc	Output Duty Cycle	$f \leq 100 MHz$	45		55	%

All parameters measured at  $f_{\text{MAX}}$  unless noted otherwise.

NOTE 1: Measured from the  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO</sub>/2.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltage and with equal load conditions.

Using the same type of input on each device, the output is measured at  $V_{DDO}/2$ .

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

#### Table 5F. AC Characteristics, $V_{DD} = 2.5V \pm 5\%$ , $V_{DDO} = 1.8V \pm 0.2V$ , $T_A = 0^{\circ}C$ to $85^{\circ}C$

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				200	MHz
tp <sub>LH</sub>	Propagation Delay, Low to High; NOTE 1	$f \le 200 \text{MHz}$	1.5	2.6	3.7	ns
tjit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	100MHz, Integration Range: 12kHz – 20MHz		0.114		ps
<i>t</i> sk(o)	Output Skew; NOTE 2, 5				150	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 3, 5				1.5	ns
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time; NOTE 5	20% to 80%	200		700	ps
odc	Output Duty Cycle	$f \leq 100 \text{MHz}$	45		55	%

All parameters measured at  ${\rm f}_{\rm MAX}$  unless noted otherwise.

NOTE 1: Measured from the  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at  $V_{DDO}/2$ .

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltage and with equal load conditions.

Using the same type of input on each device, the output is measured at  $V_{\text{DDO}}/2$ .


NOTE 4: These parameters are guaranteed by characterization. Not tested in production.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

# **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band


to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.

# RENESAS


# **Parameter Measurement Information**




3.3V Core/3.3V LVCMOS Output Load AC Test Circuit




1.8V Core/1.8V LVCMOS Output Load AC Test Circuit




3.3V Core/1.8V LVCMOS Output Load AC Test Circuit



2.5V Core/2.5V LVCMOS Output Load AC Test Circuit




3.3V Core/2.5V LVCMOS Output Load AC Test Circuit




2.5V Core/1.8V LVCMOS Output Load AC Test Circuit


# RENESAS


# Parameter Measurement Information, continued






#### **Output Skew**





### Propagation Delay



**Output Rise/Fall Time** 

### **Output Duty Cycle/Pulse Width/Period**

# **Application Information**

## **Recommendations for Unused Input and Output Pins**

## Inputs:

## **LVCMOS Control Pins:**

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### **Outputs:**

### **LVCMOS Outputs:**

All unused LVCMOS output can be left floating. There should be no trace attached.

# **Reliability Information**

### Table 6. $\theta_{\text{JA}}$ vs. Air Flow Table for a 32 Lead LQFP

	$\theta_{\text{JA}}$ vs. Air Flow		
Linear Feet per Minute	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB design use multi-layered boards. The data in the second row pertains to most designs.

### **Transistor Count**

The transistor count for 8312 is: 339

# Package Outline and Package Dimensions

Package Outline - Y Suffix for 32 Lead LQFP




Table 7. Package Dimensions for 32 Lead LQFP

JEDEC Variation: ABC - HD All Dimensions in Millimeters						
Symbol	Minimum	Nominal	Maximum			
N		32				
Α			1.60			
A1	0.05	0.10	0.15			
A2	1.35	1.40	1.45			
b	0.30	0.37	0.45			
С	0.09		0.20			
D&E		9.00 Basic				
D1 & E1		7.00 Basic				
D2 & E2		5.60 Ref.				
е		0.80 Basic				
L	0.45	0.60	0.75			
θ	<b>0</b> °		<b>7</b> °			
CCC			0.10			
N		32				

Reference Document: JEDEC Publication 95, MS-026

# **Ordering Information**

## Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8312AYLF	ICS8312AYLF	"Lead-Free" 32 Lead LQFP	Tray	0°C to 85°C
8312AYLFT	ICS8312AYLF	"Lead-Free" 32 Lead LQFP	Tape & Reel	0°C to 85°C

Rev	Table	Page	Description of Change	Date
в	T2 T4A - T4F	2 3	Pin Characteristics table - added category $C_{PD}$ . Power Supply tables - changed $_{IDD}$ & $I_{DDO}$ max. current spec to 10µA and removed typical value.	2/25/03
С	T2	1 2	Features section - corrected Output Skew typo error from 160ps to 150ps. Pin Characteristics table - changed $C_{\rm IN}$ 4pF max. to 4pF typical.	5/17/04
С	Т8	11	Added Lead-Free part number to Ordering Information Table.	6/14/04
D	T5A - T5F	7 - 9 10 13	Added Additive Phase Jitter specs to AC Tables. Added Additive Phase Jitter Plot. Added <i>Recommendations for Unused Input &amp; Output Pins</i> section. Updated datasheet to new format.	7/3/08
D	T8	16	Removed leaded orderable parts from Ordering Information table	11/14/12
D		1 16 16	Removed ICS Chip and HiPerClockS under General Description. Removed ICS in the part numbers. Removed reference to leaded parts in the Features Section. Removed LF note at the bottom of the Ordering Information table. Removed the quantity of 1000 from the Tape & Reel in the Ordering information table. Updated datasheet header and footer.	12/11/15

# **Revision History Sheet**



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Buffer category:

Click to view products by Renesas manufacturer:

Other Similar products are found below :

MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T PI6C4931502-04LIE NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX ZL40226LDG1 ZL40219LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB3N2304NZDTR2G NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK846BCPZ-REEL7