## Description

The 83PR226I-01 is a programmable LVPECL synthesizer that is "forward" footprint compatible with standard $5 \mathrm{~mm} \times 7 \mathrm{~mm}$ oscillators. Forward footprint compatibility means, a board is designed to accommodate the crystal oscillator interface, and the optional control pins are also fully compatible with a canned oscillator footprint (the canned oscillator will drop onto the 10-VFQFN footprint for second sourcing purposes). This capability provides designers with programability and lead time advantages of silicon/crystal based solutions, while maintaining compatibility with industry standard $5 \mathrm{~mm} \times 7 \mathrm{~mm}$ oscillator footprints for ease of supply chain management. Oscillator-level performance is maintained with IDT's $3^{\text {rd }}$ generation FemtoClock ${ }^{\circledR}$ PLL technology, which delivers sub 1 ps RMS phase jitter.

The 83PR226I-01 defaults to 125 MHz using a 25 MHz crystal with all 4 of the programming pins floating (pulled HIGH with internal pullup resistors), but can be also be set to 15 different frequency multiplier settings to support a wide variety of applications. The table below shows some of the more common application settings.

## Features

- Footprint compatible with $5 \mathrm{~mm} \times 7 \mathrm{~mm}$ differential oscillators
- One differential LVPECL output pair
- Crystal oscillator interface which can also be overdriven a single-ended or differential reference clock
- Output frequency range: $83.33 \mathrm{MHz}-213.33 \mathrm{MHz}$
- Crystal/Input frequency range: $15.625 \mathrm{MHz}-32 \mathrm{MHz}$
- VCO range: $500 \mathrm{MHz}-640 \mathrm{MHz}$
- PCI Express ( $2.5 \mathrm{~Gb} / \mathrm{s}$ ) and Gen 2 ( $5 \mathrm{~Gb} / \mathrm{s}$ ) jitter compliant
- Cycle-to-cycle jitter: 45ps (maximum)
- RMS phase jitter @ 125MHz, 1.875MHz - 20MHz: 0.47ps (typical)
- Full 3.3 V or 2.5 V operating supply
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ambient operating temperature
- Available in lead-free (RoHS 6) packages


## Common Applications and Settings (not exhaustive)

| M1 | M0 | N1 | N0 | XTAL <br> $(\mathbf{M H z})$ | Output Freq <br> $\mathbf{( M H z )}$ | Application(s) |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 1 | 0 | 19.44 | 155.52 | SONET |
| 0 | 0 | 1 | 0 | 19.2 | 153.6 | W-CDMA |
| 0 | 0 | 1 | 1 | 19.2 | 122.8 | W-CDMA |
| 0 | 1 | 0 | 0 | 26.5625 | 106.25 | 1G, 2G Fibre Channel |
| 0 | 1 | 0 | 1 | 26.5625 | 212.5 | 2G, 4G Fibre Channel |
| 1 | 0 | 0 | 1 | 25 | 166.66 | Processor, PCI-X |
| 1 | 1 | 0 | 0 | 24 | 100 | Processor, PCI Express 1 |
| 1 | 1 | 0 | 1 | 24 | 200 | Processor, PCI Express 2 |
| 1 | 1 | 0 | 1 | 22.5 | 187.5 | 12G Ethernet |
| 1 | 1 | 1 | 0 | 25 | 156.25 | 10 Gb Ethernet |
| 1 | 1 | 1 | 1 | 25 | 125 | 1 Gb Ethernet (default) |

Pin Assignments


83PR226I-01
10-VFQFN
$5 \mathrm{~mm} \times 7 \mathrm{~mm} \times 1 \mathrm{~mm}$ package body K Package
Top View

## Block Diagram



Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :--- |
| 1,2 | M1, M0 | Input | Pullup | Feedback divider control inputs. Sets the feedback divider value to one of four <br> values: $\div 32, \div 25, \div 24$, or $\div 20$ (see Table 3A). LVCMOS/LVTTL interface levels. |
| 3 | $\mathrm{~V}_{\text {EE }}$ | Power |  | Negative supply pin. |
| 4,5 | XTAL_IN <br> XTAL_OUT | Input |  | Crystal oscillator interface XTAL_IN is the input, XTAL_OUT is the output. This <br> oscillator interface can also be driven by a single-ended or differential reference <br> clock. |
| 6,7 | Q, nQ | Output |  | Differential output pair. LVPECL interface levels. |
| 8 | VCC | Power |  | Power supply pin. <br> 9,10 |
| N1, N0 | Input | Pullup | Output divider control inputs. Sets the output divider value to one of four values: <br> $\div 3, \div 4, \div 5$, or $\div 6$ (see Table 3B). LVCMOS/LVTTL interface levels. |  |

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 3.5 |  | pF |
| $\mathrm{R}_{\text {PULLUP }}$ | Input Pullup Resistor |  |  | 51 |  | $\mathrm{k} \Omega$ |

## Function Tables

Table 3A. Feedback Divider M Function Table

| M1 | M0 | M Value |
| :---: | :---: | :---: |
| 0 | 0 | $\div 32$ |
| 0 | 1 | $\div 24$ |
| 1 | 0 | $\div 20$ |
| 1 | 1 | $\div 25$ |

Table 3B. Output Divider N Function Table

| N1 | N0 | M Value |
| :---: | :---: | :---: |
| 0 | 0 | $\div 6$ |
| 0 | 1 | $\div 3$ |
| 1 | 0 | $\div 4$ |
| 1 | 1 | $\div 5$ |

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 4.6 V |
| Inputs, $\mathrm{V}_{\mathrm{I}}$ | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Outputs, $\mathrm{I}_{\mathrm{O}}$ |  |
| Continuous Current | 50 mA |
| Surge Current | 100 mA |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$ | $38.05^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |
| Storage Temperature, $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{b}}=105^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{I}_{\mathrm{EE}}$ | Power Supply Current |  |  |  | 172 | mA |

Table 4B. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{b}}=105^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Voltage |  | 2.375 | 2.5 | 2.625 | V |
| $\mathrm{I}_{\mathrm{EE}}$ | Power Supply Current |  |  |  | 150 | mA |

Table 4C. LVCMOS/LVTTL DC Characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%$ or $2.5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{b}}=105^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | $V_{C C}=3.465 \mathrm{~V}$ | 2 |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.625 \mathrm{~V}$ | 1.7 |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | $\mathrm{V}_{C C}=3.465 \mathrm{~V}$ | -0.3 |  | 0.8 | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.625 \mathrm{~V}$ | -0.3 |  | 0.7 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current | M[1:0], N[1:0] | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {IN }}=3.465 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| IIL | Input Low Current | M[1:0], N[1:0] | $\mathrm{V}_{\mathrm{CC}}=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{A}$ |

Table 4D. LVPECL DC Characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{b}}=105^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage; NOTE 1 |  | $\mathrm{V}_{\mathrm{CC}}-1.4$ |  | $\mathrm{~V}_{\mathrm{CC}}-0.9$ | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage; NOTE 1 |  | $\mathrm{V}_{\mathrm{CC}}-2.0$ |  | $\mathrm{~V}_{\mathrm{CC}}-1.7$ | V |
| $\mathrm{~V}_{\mathrm{SWING}}$ | Peak-to-Peak Output Voltage Swing |  | 0.6 |  | 1.0 | V |

NOTE 1: Outputs termination with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$.
Table 4E. LVPECL DC Characteristics, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{b}}=105^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage; NOTE 1 |  | $\mathrm{V}_{\mathrm{CC}}-1.4$ |  | $\mathrm{~V}_{\mathrm{CC}}-0.9$ | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage; NOTE 1 |  | $\mathrm{V}_{\mathrm{CC}}-2.0$ |  | $\mathrm{~V}_{\mathrm{CC}}-1.5$ | V |
| $\mathrm{~V}_{\text {SWING }}$ | Peak-to-Peak Output Voltage Swing |  | 0.4 |  | 1.0 | V |

NOTE 1: Outputs termination with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$.
Table 5. Crystal Characteristics

| Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Mode of Oscillation |  | Fundamental |  |  |  |
| Frequency |  | 15.625 |  | 32 | MHz |
| Equivalent Series Resistance (ESR) |  |  |  | 50 | $\Omega$ |
| Shunt Capacitance |  |  |  | 7 | pF |

## AC Electrical Characteristics

Table 6A. AC Characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{b}}=105^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {MAX }}$ | Output Frequency |  | 83.33 |  | 213.33 | MHz |
| $t \mathrm{jit}(\mathrm{cc})$ | Cycle-to-Cycle Jitter; NOTE 1 |  |  |  | 45 | ps |
| $t \mathrm{jit}(\varnothing)$ | RMS Phase Jitter (Random); NOTE 2 | 156.25 MHz, Integration Range: $1.875 \mathrm{MHz}-20 \mathrm{MHz}$ |  | 0.44 |  | ps |
|  |  | $125 \mathrm{MHz},$ <br> Integration Range: $1.875 \mathrm{MHz}-20 \mathrm{MHz}$ |  | 0.47 |  | ps |
|  |  | 100MHz, <br> Integration Range: $1.875 \mathrm{MHz}-20 \mathrm{MHz}$ |  | 0.48 |  | ps |
| $\begin{aligned} & \mathrm{t}_{\mathrm{j}} \\ & (\text { PCle Gen } 1) \end{aligned}$ | Phase Jitter Peak-to-Peak; NOTE 3 | $100 \mathrm{MHz},(1.2 \mathrm{MHz}-21.9 \mathrm{MHz})$, $10^{6}$ samples, 25 MHz crystal input |  | 17.20 |  | ps |
|  |  | 125 MHz , (1.2MHz-21.9MHz), $10^{6}$ samples, 25 MHz crystal input |  | 16.52 |  | ps |
| $\mathrm{t}_{\text {REFCLK_HF_RMS }}$ (PCle Gen $\overline{2}$ ) | Phase Jitter RMS; NOTE 4 | $100 \mathrm{MHz}, 25 \mathrm{MHz}$ crystal input |  | 1.70 |  | ps |
|  |  | $125 \mathrm{MHz}, 25 \mathrm{MHz}$ crystal input |  | 1.61 |  | ps |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time | 20\% to 80\% | 200 |  | 700 | ps |
| odc | Output Duty Cycle |  | 47 |  | 53 | \% |
| $t_{\text {LOCK }}$ | PLL Lock Time; NOTE 5 |  |  |  | 100 | ms |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm . The device will meet specifications after thermal equilibrium has been reached under these conditions.
NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 2: Please refer to the Phase Noise plots.
NOTE 3: Peak-to-Peak jitter after applying system transfer function for the Common Clock Architecture. Maximum limit for PCI Express Gen 1 is 86 ps peak-to-peak for a sample size of $10^{6}$ clock periods.
NOTE 4: RMS jitter after applying the two evaluation bands to the two transfer functions defined in the Common Clock Architecture and reporting the worst case results for each evaluation band. Maximum limit for PCI Express Generation 2 is 3.1 ps RMS for $\mathrm{t}_{\text {REFCLK_HF_RMS }}$ (High Band) and 3.0ps RMS for $t_{\text {REFCLK_LF_RMS }}$ (Low Band).
NOTE 5: This parameter is guaranteed using a 25 MHz crystal.

Table 6B. AC Characteristics, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{b}}=105^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {MAX }}$ | Output Frequency |  | 83.33 |  | 213.33 | MHz |
| $t \mathrm{jit}(\mathrm{cc})$ | Cycle-to-Cycle Jitter; NOTE 1 |  |  |  | 45 | ps |
| tjit(Ø) | RMS Phase Jitter (Random); NOTE 2 | 156.25 MHz, Integration Range: $1.875 \mathrm{MHz}-20 \mathrm{MHz}$ |  | 0.44 |  | ps |
|  |  | 125MHz, <br> Integration Range: $1.875 \mathrm{MHz}-20 \mathrm{MHz}$ |  | 0.48 |  | ps |
|  |  | $100 \mathrm{MHz},$ <br> Integration Range: $1.875 \mathrm{MHz}-20 \mathrm{MHz}$ |  | 0.49 |  | ps |
| $\begin{aligned} & t_{j} \\ & (\text { PCle Gen 1) } \end{aligned}$ | Phase Jitter Peak-to-Peak; NOTE 3 | $100 \mathrm{MHz},(1.2 \mathrm{MHz}-21.9 \mathrm{MHz}),$ <br> $10^{6}$ samples, <br> 25 MHz crystal input |  | 12.18 |  | ps |
|  |  | $125 \mathrm{MHz},(1.2 \mathrm{MHz}-21.9 \mathrm{MHz})$, $10^{6}$ samples, 25 MHz crystal input |  | 16.41 |  | ps |
| $t_{\text {REFCLK_HF_RMS }}$ (PCle Gen $\overline{2}$ ) | Phase Jitter RMS; NOTE 4 | $100 \mathrm{MHz}, 25 \mathrm{MHz}$ crystal input |  | 1.47 |  | ps |
|  |  | $125 \mathrm{MHz}, 25 \mathrm{MHz}$ crystal input |  | 1.74 |  | ps |
| $t_{R} / t_{F}$ | Output Rise/Fall Time | 20\% to 80\% | 200 |  | 700 | ps |
| odc | Output Duty Cycle |  | 47 |  | 53 | \% |
| t LOCK | PLL Lock Time; NOTE 5 |  |  |  | 100 | ms |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 2: Please refer to the Phase Noise plots.
NOTE 3: Peak-to-Peak jitter after applying system transfer function for the Common Clock Architecture. Maximum limit for PCI Express Gen 1 is 86 ps peak-to-peak for a sample size of $10^{6}$ clock periods.
NOTE 4: RMS jitter after applying the two evaluation bands to the two transfer functions defined in the Common Clock Architecture and reporting the worst case results for each evaluation band. Maximum limit for PCI Express Generation 2 is 3.1 ps RMS for $\mathrm{t}_{\text {REFCLK_HF_RMS }}$ (High Band) and 3.0ps RMS for $\mathrm{t}_{\text {REFCLK_LF_RMS }}$ (Low Band).
NOTE 5: This parameter is guaranteed using a 25 MHz crystal.

## Typical Phase Noise at 156.25MHz (3.3V)



## Typical Phase Noise at 100MHz (3.3V)



## Typical Phase Noise at 125MHz (3.3V)



## Parameter Measurement Information


3.3V LVPECL Output Load AC Test Circuit


Cycle-to-Cycle Jitter


Output Rise/Fall Time

2.5V LVPECL Output Load AC Test Circuit


Output Duty Cycle/Pulse Width/Period


RMS Phase Jitter

Parameter Measurement Information, continued


PLL Lock Time

## Applications Information

## Recommendations for Unused Input Pins

## Inputs:

## LVCMOS Control Pins

All control pins have internal pull-ups; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k} \Omega$ resistor can be used.

## Crystal Input Interface

The 83PR226I-01 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in Figure 1 below were determined using an 18pF parallel resonant crystal and were chosen to minimize the ppm error.


Figure 1. Crystal Input Interface

## Overdriving the XTAL Interface

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in Figure 2 A . The XTAL_OUT pin can be left floating. The maximum amplitude of the input signal should not exceed 2 V and the input edge rate can be as slow as 10 ns . This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most $50 \Omega$ applications, R1 and R2 can be $100 \Omega$. This can also be accomplished by removing R1 and making R2 $50 \Omega$. By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.


Figure 2A. General Diagram for LVCMOS Driver to XTAL Input Interface


Figure 2B. General Diagram for LVPECL Driver to XTAL Input Interface

## VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 3. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13 mils ( 0.30 to 0.33 mm ) with $10 z$ copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.


Figure 3. P.C. Assembly for Exposed Pad Thermal Release Path - Side View (drawing not to scale)

## Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.
The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible signals. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive $50 \Omega$ transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures $4 A$ and $4 B$ show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.


Figure 4A. 3.3V LVPECL Output Termination


Figure 4B. 3.3V LVPECL Output Termination

## Termination for 2.5V LVPECL Outputs

Figure $5 A$ and Figure $5 B$ show examples of termination for 2.5 V LVPECL driver. These terminations are equivalent to terminating $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$. For $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$, the $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ is very close to ground level. The R 3 in Figure 5 B can be eliminated and the termination is shown in Figure 5C.


Figure 5A. 2.5V LVPECL Driver Termination Example


Figure 5C. 2.5V LVPECL Driver Termination Example


Figure 5B. 2.5V LVPECL Driver Termination Example

## Schematic Example

Figure 6 shows an example of 83PR226I-01 application schematic. In this example, the device is operated at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$. The 18 pF parallel resonant 25 MHz crystal is used. The $\mathrm{C} 1=27 \mathrm{pF}$ and $\mathrm{C} 2=27 \mathrm{pF}$ are recommended for frequency accuracy. For different board layout, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy. Two examples of LVPECL termination are shown in this schematic. Additional termination approaches are shown in the LVPECL Termination Application Note.


Figure 6. 83PR226I-01 Schematic Example

## PCI Express Application Note

PCI Express jitter analysis methodology models the system response to reference clock jitter. The block diagram below shows the most frequently used Common Clock Architecture in which a copy of the reference clock is provided to both ends of the PCl Express Link.
In the jitter analysis, the transmit (Tx) and receive (Rx) SerDes PLLs are modeled as well as the phase interpolator in the receiver. These transfer functions are called $\mathrm{H} 1, \mathrm{H} 2$, and H 3 respectively. The overall system transfer function at the receiver is: $\mathrm{Ht}(\mathrm{s})=\mathrm{H} 3(\mathrm{~s}) \times[\mathrm{H} 1(\mathrm{~s})-\mathrm{H} 2(\mathrm{~s})]$
The jitter spectrum seen by the receiver is the result of applying this system transfer function to the clock spectrum $X(s)$ and is:

$$
\mathrm{Y}(\mathrm{~s})=\mathrm{X}(\mathrm{~s}) \times \mathrm{H} 3(\mathrm{~s}) \times[\mathrm{H} 1(\mathrm{~s})-\mathrm{H} 2(\mathrm{~s})]
$$

In order to generate time domain jitter numbers, an inverse Fourier Transform is performed on $\mathrm{X}(\mathrm{s}) \times \mathrm{H} 3(\mathrm{~s}) \times[\mathrm{H} 1(\mathrm{~s})-\mathrm{H} 2(\mathrm{~s})]$.


System Transfer Function, $\mathrm{Ht}(\mathrm{s})=\mathrm{H} 3(\mathrm{~s}) *[\mathrm{H} 1(\mathrm{~s})-\mathrm{H} 2(\mathrm{~s})]$
Reference Clock Spectrum seen by Receiver Sample Latch, $\mathrm{Y}(\mathrm{s})=\mathrm{X}(\mathrm{s})$ * $\mathrm{Ht}(\mathrm{s})$
PCI Express Common Clock Architecture

For PCI Express Gen 1, one transfer function is defined and the evaluation is performed over the entire spectrum: DC to Nyquist (e.g. for a 100 MHz reference clock: $0 \mathrm{~Hz}-50 \mathrm{MHz}$ ) and the jitter result is reported in peak-peak.


PCIe Gen 1 Magnitude of Transfer Function

For PCI Express Gen 2, two transfer functions are defined with 2 evaluation ranges and the final jitter number is reported in RMS. The two evaluation ranges for PCI Express Gen 2 are: $10 \mathrm{kHz}-1.5 \mathrm{MHz}$ (Low Band), and 1.5 MHz - Nyquist (High Band). The plots show the individual transfer functions as well as the overall transfer function Ht .


PCIe Gen 2A Magnitude of Transfer Function


PCle Gen 2B Magnitude of Transfer Function

For a more thorough overview of PCI Express jitter analysis methodology, please refer to IDT Application Note PCI Express Reference Clock Requirements.

## Power Considerations

This section provides information on power dissipation and junction temperature for the 83PR226I-01. Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the 83PR226I-01 is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for $V_{C C}=3.3 \mathrm{~V}+5 \%=3.465 \mathrm{~V}$, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core) MAX $=\mathrm{V}_{\text {CC_MAX }} \times \mathrm{I}_{\text {EE_MAX }}=3.465 \mathrm{~V} \times 172 \mathrm{~mA}=595.98 \mathrm{~mW}$
- Power (outputs) MAX $=30 \mathrm{~mW} /$ Loaded Output pair

Total Power_mAX $(3.465 \mathrm{~V}$, with all outputs switching $)=595.98 \mathrm{~mW}+30 \mathrm{~mW}=625.98 \mathrm{~mW}$

## 2. Junction Temperature.

Junction temperature, Tj , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is $125^{\circ} \mathrm{C}$.

The equation for Tj is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}} \times \mathrm{Pd}$ _total $+\mathrm{T}_{\mathrm{A}}$
$\mathrm{Tj}=$ Junction Temperature
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Pd_total $=$ Total Device Power Dissipation (example calculation is in section 1 above)
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming no air flow and a multi-layer board, the appropriate value is $38.05^{\circ} \mathrm{C} / \mathrm{W}$ per Table 7 below.

Therefore, Tj for an ambient temperature of $85^{\circ} \mathrm{C}$ with all outputs switching is:
$85^{\circ} \mathrm{C}+0.626 \mathrm{~W} \times 38.05^{\circ} \mathrm{C} / \mathrm{W}=108.8^{\circ} \mathrm{C}$. This is below the limit of $125^{\circ} \mathrm{C}$.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board.

Table 7. Thermal Resistance $\theta_{\mathrm{JA}}$ for 10 -VFQFN, Forced Convection

| $\theta_{\text {JA }}$ vs. Air Flow |  |
| :--- | :---: |
| Meters per Second | $\mathbf{0}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $38.05^{\circ} \mathrm{C} / \mathrm{W}$ |

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.
LVPECL output driver circuit and termination are shown in Figure 7.


Figure 7. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a $50 \Omega$ load, and a termination voltage of $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$.

- For logic high, $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{OH}}$ MAX $=\mathrm{V}_{\mathrm{CC}}$ MAX $-\mathbf{0 . 9 V}$
$\left(\mathrm{V}_{\mathrm{CC}} \mathrm{MAX}-\mathrm{V}_{\mathrm{OH}} \mathrm{MAX}\right)=0.9 \mathrm{~V}$
- For logic low, $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{OL} \text { MAX }}=\mathrm{V}_{\text {CO_MAX }}-\mathbf{1 . 7 V}$
$\left(\mathrm{V}_{\mathrm{CC}} \mathrm{MAX}-\mathrm{V}_{\mathrm{OL}} \mathrm{MAX}\right)=1.7 \mathrm{~V}$
$\mathrm{Pd} \_\mathrm{H}$ is power dissipation when the output drives high.
$P d \_L$ is the power dissipation when the output drives low.
 $[(2 \mathrm{~V}-0.9 \mathrm{~V}) / 50 \Omega] \times 0.9 \mathrm{~V}=19.8 \mathrm{~mW}$
$\mathrm{Pd}_{-} \mathrm{L}=\left[\left(\mathrm{V}_{\mathrm{OL} \_ \text {MAX }}-\left(\mathrm{V}_{\mathrm{CC}_{-} M A X}-2 \mathrm{~V}\right)\right) / \mathrm{R}_{\mathrm{L}}\right] \times\left(\mathrm{V}_{\mathrm{CC}_{-} M A X}-\mathrm{V}_{\mathrm{OL}_{-} \mathrm{MAX}}\right)=\left[\left(2 \mathrm{~V}-\left(\mathrm{V}_{\mathrm{CC}_{-} M A X}-\mathrm{V}_{\mathrm{OL}_{-} M A X}\right)\right) / \mathrm{R}_{\mathrm{L}}\right] \times\left(\mathrm{V}_{\mathrm{CC}_{-} M A X}-\mathrm{V}_{\mathrm{OL} \_M A X}\right)=$ $[(2 \mathrm{~V}-1.7 \mathrm{~V}) / 50 \Omega] \times 1.7 \mathrm{~V}=\mathbf{1 0 . 2 m W}$

Total Power Dissipation per output pair $=$ Pd_H + Pd_L $=\mathbf{3 0} \mathbf{m W}$

## Reliability Information

Table 8. $\theta_{\mathrm{JA}} \mathrm{vs}$. Air Flow Table for a $10-\mathrm{VFQFN}$

| $\theta_{\mathrm{JA}}$ vs. Air Flow |  |
| :--- | :---: |
| Meters per Second | $\mathbf{0}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $38.05^{\circ} \mathrm{C} / \mathrm{W}$ |

Table 9. $\theta_{\mathrm{JB}}$ for a 10-VFQFN

| Parameter | Conditions | Value |
| :---: | :---: | :---: |
| $\theta_{\mathrm{JB}}$ | Multi-Layer PCB, JEDEC Standard Test Boards | $14.26^{\circ} \mathrm{C} / \mathrm{W}$ |

## Transistor Count

The transistor count for 83PSR226I-01 is: 6613

## Package Outline

## Package Outline - K Suffix for 10-Lead VFQFN



Package Outline - K Suffix for 10-VFQFN (CONT)


## Ordering Information

Table 10. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :--- | :---: | :---: | :---: | :---: |
| 83PR226BKI-01LF | ICS3R226BI1L | 10-VFQFN, lead-free | Tray | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 83PR226BKI-01LFT | ICS3R226BI1L | 10-VFQFN, lead-free | Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

## Revision History Sheet

| Revision Date | Description of Change |
| :---: | :--- |
| October 6, 2017 | Added the $\mathrm{T}_{\mathrm{b}}=105^{\circ} \mathrm{C}$ test condition to all DC and AC electrical characteristics tables. |
| April 13, 2017 | Added Theta $\mathrm{J}_{\mathrm{B}}$ table. <br> Replaced ICS package drawing with IDT drawing. <br> Updated data sheet header/footer. |
| March 4, 2016 | Ordering Information - removed quantity from tape and reel. Deleted LF note below table. <br> Removed ICS from part numbers where needed. <br> Updated data sheet header and footer. |
| August 10, 2010 | AC Characteristics Tables - added NOTE 5 to PLL Lock Time. |
| August 2,2010 | AC Characteristics Tables - added PLL Lock Time spec. Added thermal note and updated PCle notes. <br> Added PLL Lock Time Diagram. <br> Updated Overdriving the XTAL Interface section. <br> Added PCle Application Note. <br> Updated Package Outline. |
| July 31, 2008 | Package Dimensions - added 0.1mm dimension to small pad. |

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Synthesizer/Jitter Cleaner category:

## Click to view products by Renesas manufacturer:

Other Similar products are found below :
MPC9230EIR2 PL902166USY 954204CGLF 9LPRS485DGLF PL902167USY MAXREFDES161\# 8V19N490ABDGI LMK04821NKDT CDCE937QPWRQ1 PI6CX201ALE 9LPRS355BGLF CDCEL913IPWRQ1 ABMJB-903-101UMG-T5 ABMJB-903-150UMG-T5 ABMJB-903-151UMG-T5 AD9542BCPZ AD9578BCPZ 9FG104EFILF 9FG104EFLF 308RILF 840001BGI-25LF 843004AGLF 843801AGI-24LF 844004BGI-01LF 844S42BKILF 8A34044C-000NLG 954226AGLF 9FG108EFLF 9LPR363EGLF 9LPRS355BKLF 9LPRS365BGLF MK2703BSILF GS4915-INE3 9DB306BLLF ABMJB-902-155USY-T5 ABMJB-902-156USY-T5 ABMJB-902-Q76USY-T5 ABMJB-902-Q82USY-T5 ABMJB-902-104USY-T5 ABMJB-902-153USY-T5 ABMJB-902-154USY-T5 ABMJB-902-Q42USY-T5 ABMJB-902-Q57USY-T5 ABMJB-902-Q74USY-T5 ABMJB-902-Q78USY-T5 LTC6951IUHF-1\#PBF 650GI-44LF 8430252CGI-45LF 8432DYI-101LF 84329BYLF

