## General Description

The 840S05I is a five output LVCMOS/LVTTL Frequency Synthesizer accepting crystal or single-ended reference clock inputs. The 840 S 05 I uses a 25 MHz parallel resonant crystal to generate $33.33 \mathrm{MHz}-166.67 \mathrm{MHz}$ clock signals, replacing solutions requiring multiple oscillator and fan-out buffer solution. The device supports output slew rate control with two slew select pins (SLEW[1:0]). The VCO operates at a frequency of 2 GHz . The device has 2 output banks, Bank A with two $33.33 \mathrm{MHz}-166.67 \mathrm{MHz}$ LVCMOS/LVTTL outputs and Bank B with two 33.33 MHz 166.67 MHz LVCMOS/LVTTL outputs.

The two banks have their own dedicated frequency select pins and can be independently set for frequencies in the ranges mentioned above. Designed for networking and industrial applications, the 840 S05I can also drive the high-speed clock inputs of communication processors, DSPs, switches and bridges.

## Features

- Four single-ended LVCMOS/LVTTL clock outputs
- One REF_OUT LVCMOS/LVTTL clock output
- Selectable crystal oscillator interface, $25 \mathrm{MHz}, 18 \mathrm{pF}$ parallel resonant crystal or LVCMOS/LVTTL single-ended reference input
- Supports the following output frequencies on either bank: $33.33 \mathrm{MHz}, 50 \mathrm{MHz}, 66.67 \mathrm{MHz}, 83.33 \mathrm{MHz}, 100 \mathrm{MHz}, 125 \mathrm{MHz}$, 133.33 MHz , and 166.67 MHz
- VCO: 2GHz
- Slew rate control
- Output supply modes: Core/Output
$3.3 \mathrm{~V} / 3.3 \mathrm{~V}$
$3.3 \mathrm{~V} / 2.5 \mathrm{~V}$
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ambient operating temperature
- Lead-free (RoHS 6) packaging


## Block Diagram



## Pin Assignment



## Pin Description and Pin Characteristic Tables

## Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\text {DDA }}$ | Power |  | Analog supply pin. |
| 2, 25 | $V_{\text {DD }}$ | Power |  | Core supply pin. |
| $\begin{gathered} 3, \\ 4 \end{gathered}$ | $\begin{aligned} & \text { XTAL_OUT, } \\ & \text { XTAL_IN } \end{aligned}$ | Input |  | Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output. |
| $\begin{gathered} 5,13 \\ 20,24,27 \end{gathered}$ | GND | Power |  | Power supply ground. |
| 6 | REF_SEL | Input | Pulldown | Reference select pin. See Table 3C. LVCMOS/LVTTL interface levels. |
| 7 | REF_IN | Input | Pulldown | Single-ended 25MHz reference clock input. LVCMOS/LVTTL interface levels. |
| $\begin{gathered} 8, \\ 14, \\ 16 \end{gathered}$ | $\begin{aligned} & \text { F_SELB2, } \\ & \text { F_SELB1, } \\ & \text { F_SELBO } \end{aligned}$ | Input | Pulldown | Frequency select pins for Bank B outputs. See Table 3A. LVCMOS/LVTTL interface levels. |
| 9 | nREF_OE | Input | Pullup | Active low REF_OUT enable/disable pin. See Table 3D. LVCMOS/LVTTL interface levels. |
| 10 | V ${ }_{\text {DDO_REF }}$ | Power |  | Output supply pin for REF_OUT clock output. |
| 11 | REF_OUT | Output |  | Single-ended LVCMOS/LVTTL reference clock output. |
| 12, 26 | nc | Unused |  | No connect. |
| 15 | MR/nOE | Input | Pulldown | Active HIGH Master Reset. Active LOW output enable. See Table 3E. LVCMOS/LVTTL interface levels. |
| 17 | $\mathrm{V}_{\text {DDO_B }}$ | Power |  | Output supply pin for QBx outputs. |
| 18, 19 | QB1, QB0 | Output |  | Single-ended Bank B clock outputs. LVCMOS/LVTTL interface levels. |
| 21 | V ${ }_{\text {DDO_A }}$ | Power |  | Output supply pin for QAx outputs. |
| 22, 23 | QA1, QA0 | Output |  | Single-ended Bank A clock outputs. LVCMOS/LVTTL interface levels. |
| $\begin{aligned} & 28, \\ & 32 \end{aligned}$ | $\begin{gathered} \text { F_SELAO, } \\ \text { F_SELA2 } \end{gathered}$ | Input | Pullup | Frequency select pins for Bank A outputs. See Table 3A. LVCMOS/LVTTL interface levels. |
| 29 | F_SELA1 | Input | Pulldown | Frequency select pin for Bank A outputs. See Table 3A. LVCMOS/LVTTL interface levels. |
| $\begin{aligned} & 30, \\ & 31 \end{aligned}$ | SLEW0, <br> SLEW1 | Input | Pulldown | Slew rate select pins for LVCMOS/LVTTL clock output. See Table 3B. LVCMOS/LVTTL interface levels. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  |  | 2 |  | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance | $\begin{aligned} & \text { QA[1:0], } \\ & \text { QB[1:0] } \end{aligned}$ | $\begin{gathered} \text { SLEW[1:0] }=00 \\ V_{D D}, V_{\text {DDA }}, V_{D D O \_R E F}, \\ V_{D D O \_A}, V_{D D O \_B}=\overline{3} .465 \mathrm{~V} \end{gathered}$ |  | 6.5 |  | pF |
|  |  | $\begin{aligned} & \text { QA[1:0], } \\ & \text { QB[1:0] } \end{aligned}$ | $\begin{gathered} \text { SLEW[1:0] }=01 \\ V_{D D}, V_{\text {DDA }}, V_{\text {DDO }}, \\ V_{\text {DDO_A }}, V_{D D O \_B}=3.465 V \end{gathered}$ |  | 10.5 |  | pF |
|  |  | $\begin{aligned} & \text { QA[1:0], } \\ & \text { QB[1:0] } \end{aligned}$ | $\begin{gathered} \text { SLEW[1:0] }=10 \\ \mathrm{~V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{DDA}}, \mathrm{~V}_{\mathrm{DDO}} \mathrm{REF}, \\ \mathrm{~V}_{\mathrm{DDO}} \mathrm{~A}, \mathrm{~V}_{\mathrm{DDO}} \mathrm{~B} \\ =\overline{3} .465 \mathrm{~V} \end{gathered}$ |  | 13 |  | pF |
|  |  | $\begin{aligned} & \text { QA[1:0], } \\ & \text { QB[1:0] } \end{aligned}$ | $\begin{gathered} \text { SLEW[1:0] }=11 \\ V_{D D}, V_{\text {DDA }}, V_{\text {DDO }} \mathrm{REF}, \\ \mathrm{~V}_{\mathrm{DDO}}, \end{gathered}$ |  | 16 |  | pF |
|  |  | $\begin{aligned} & \text { QA[1:0], } \\ & \text { QB[1:0] } \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{DDA}}=3.465 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{DDO}} \mathrm{REF}, \\ , \mathrm{~V}_{\text {DDO_A }}, \mathrm{V}_{\text {DDO_B }}=2.625 \mathrm{~V} \end{gathered}$ |  | 5 |  | pF |
|  |  | REF_OUT | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{DDA}}=3.465 \mathrm{~V} \\ \mathrm{~V}_{\text {DDO_REF }}, \mathrm{V}_{\text {DDO_A }}, \mathrm{V}_{\text {DDO_B }} \\ =3.465 \mathrm{~V} \text { or } 2.625 \mathrm{~V} \end{gathered}$ |  | 4 |  | pF |
| $\mathrm{R}_{\text {PULLUP }}$ | Input Pullup Resistor |  |  |  | 51 |  | $\mathrm{k} \Omega$ |
| R PULLDOWN | Input Pulldown Resistor |  |  |  | 51 |  | $\mathrm{k} \Omega$ |
| R ${ }_{\text {OUT; }}$ NOTE 1 | Output Impedance | $\begin{aligned} & \text { QA[1:0], } \\ & \text { QB[1:0] } \end{aligned}$ | $\mathrm{V}_{\text {DDO_A }}, \mathrm{V}_{\text {DDO_B }}=3.3 \mathrm{~V}$ |  | 18 |  | $\Omega$ |
|  |  | $\begin{aligned} & \text { QA[1:0], } \\ & \text { QB[1:0] } \end{aligned}$ | $\mathrm{V}_{\text {DDO_A }}, \mathrm{V}_{\text {DDO_B }}=2.5 \mathrm{~V}$ |  | 21 |  | $\Omega$ |
|  |  | REF_OUT | $\mathrm{V}_{\text {DDO_REF }}=3.3 \mathrm{~V}$ |  | 22 |  | $\Omega$ |
|  |  | REF_OUT | $\mathrm{V}_{\text {DDO_REF }}=2.5 \mathrm{~V}$ |  | 25 |  | $\Omega$ |

NOTE 1: Characterized with SLEW[1:0] $=00$.

## Function Tables

Table 3A. Frequency Select Function Table

| Inputs |  |  |  |  | Output Frequency |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F_SELA2, | F_SELA1, | F_SELA0, | M Divider |  |  |  |
| F_SELB2 | F_SELB1 | F_SELB0 | NA, NB <br> Value | Qivider Value | QA[1:0] (MHz) | QB[1:0] (MHz) |
| L | L | L | 80 | 60 | 33.33 | 33.33 (default) |
| L | L | H | 80 | 40 | 50 | 50 |
| L | H | L | 80 | 30 | 66.67 | 66.67 |
| L | H | H | 80 | 24 | 83.33 | 83.33 |
| H | L | L | 80 | 20 | 100 | 100 |
| H | L | H | 80 | 16 | 125 (default) | 125 |
| H | H | L | 80 | 15 | 133.33 | 133.33 |
| H | H | H | 80 | 12 | 166.67 | 166.67 |

NOTE: Using 25 MHz reference.

Table 3B. Slew Rate Function Table

| Setting |  | Slew Rate <br> (v/ns) |
| :---: | :---: | :---: |
| SLEW1 | SLEW0 |  |
| 0 | 0 | 2.6 |
| 0 | 1 | 1.8 |
| 1 | 0 | 1.0 |
| 1 | 1 |  |

NOTE: Typical values for $\mathrm{V}_{\text {DDO_A }}, \mathrm{V}_{\text {DDO_B }}=3.3 \mathrm{~V}$. Refer to the AC Characteristics Table for more details.
Table 3C. REF_SEL Function Table

| REF_SEL | Input Reference |
| :---: | :---: |
| 0 (Default) | XTAL_IN |
| 1 | REF_IN |

Table 3D. nREF_OE Function Table

| nREF_OE | REF_OUT State |
| :---: | :---: |
| 0 | REF_OUT enabled |
| 1 (Default) | REF_OUT disabled (Logic LOW) |

Table 3E. MR/nOE Function Table

| MR/nOE | Function |
| :---: | :---: |
| 0 (Default) | QA and QB outputs enabled. |
| 1 | Device reset, QA and QB outputs disabled (Logic LOW). |

NOTE: A MR/OE pulse is required after device power-up to guarantee functionality.

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 4.6 V |
| Inputs, $\mathrm{V}_{\mathrm{I}}$ | 0 V to $\mathrm{V}_{\mathrm{DD}}$ |
| XTAL_IN | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Other Inputs | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Outputs, $\mathrm{V}_{\mathrm{O}}$ | $36.2^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Storage Temperature, $\mathrm{T}_{\mathrm{STG}}$ |  |

## DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}} \mathrm{REF}=\mathrm{V}_{\mathrm{DDO}} \mathrm{A}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DDO}} \mathrm{B}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Core Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $V_{\text {DDA }}$ | Analog Supply Voltage |  | $V_{D D}-0.20$ | 3.3 | $V_{\text {DD }}$ | V |
| $V_{\text {DDO_A, }}$ <br> $V_{\text {DDO_B }}$ <br> $V_{\text {DDO_REF }}$ | Output Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current |  |  |  | 160 | mA |
| $\mathrm{I}_{\text {DDA }}$ | Analog Supply Current |  |  |  | 20 | mA |
| IDDO_A, ${ }^{\text {DDO_B }}$ | Output Supply Current | SLEW[1:0] = 11, QA[1:0], QB[1:0] = 166.67MHz; REF_OUT $=25 \mathrm{MHz}$, Outputs Not Loaded |  |  | 30 | mA |
| IDDO_REF | Output Supply Current | Outputs Not Loaded |  |  | 2 | mA |

NOTE: All parameters specified for inputs and outputs under static conditions, unless otherwise noted.
Table 4B. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DDO} \text { _REF }}=\mathrm{V}_{\mathrm{DDO}} \mathrm{A}=\mathrm{V}_{\mathrm{DDO}} \mathrm{B}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Core Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $V_{\text {DDA }}$ | Analog Supply Voltage |  | $V_{D D}-0.20$ | 3.3 | $V_{\text {DD }}$ | V |
| VDD_A, <br> $V_{\text {DDO_B }}$, <br> $V_{\text {DDO_REF }}$ | Output Supply Voltage |  | 2.375 | 2.5 | 2.625 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current |  |  |  | 160 | mA |
| IDDA | Analog Supply Current |  |  |  | 20 | mA |
| IDDO_A, ${ }^{\text {DDO_B }}$ | Output Supply Current | SLEW[1:0] = 11, QA[1:0], QB[1:0] = 166.67 MHz ; <br> REF_OUT $=25 \mathrm{MHz}$, Outputs Not Loaded |  |  | 10 | mA |
| IDDO_REF | Output Supply Current | Outputs Not Loaded |  |  | 1 | mA |

NOTE: All parameters specified for inputs and outputs under static conditions, unless otherwise noted.

Table 4C. LVCMOS DC Characteristics, $V_{D D}=3.3 \mathrm{~V} \pm 5 \%, V_{D D O \_R E F}=V_{D D O A}=V_{D D O \_B}=3.3 \mathrm{~V} \pm 5 \%$ or $2.5 \mathrm{~V} \pm 5 \%$, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | $V_{\text {DD }}=3.465 \mathrm{~V}$ | 2.2 |  | $V_{D D}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | $V_{D D}=3.465 \mathrm{~V}$ | -0.3 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input <br> High <br> Current | nREF_OE, <br> F_SELAO, FSELA2 | $V_{\text {DD }}=V_{\text {IN }}=3.465 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { F_SELB[2:0], } \\ & \text { SLEW0, SLEW1, } \\ & \text { F_SELA1, MR/nOE, } \\ & \text { REF_IN, REF_SEL } \end{aligned}$ | $V_{\text {DD }}=\mathrm{V}_{\text {IN }}=3.465 \mathrm{~V}$ |  |  | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input <br> Low Current | ```nREF_OE, F_SELAO, FSELA2``` | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { F_SELB[2:0], } \\ & \text { SLEW0, SLEW1, } \\ & \text { F_SELA1, MR/nOE, } \\ & \text { REF_IN, REF_SEL } \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -10 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage; NOTE 1, 2 |  | $\mathrm{V}_{\text {DDO_x }}=3.3 \mathrm{~V} \pm 5 \%$ | 2.45 |  |  | V |
|  |  |  | $\mathrm{V}_{\text {DDO_x }}=2.5 \mathrm{~V} \pm 5 \%$ | 1.75 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage; NOTE 1, 2 |  | $\mathrm{V}_{\text {DDO_ }} \mathrm{x}=3.3 \mathrm{~V} \pm 5 \%$ |  |  | 0.85 | V |
|  |  |  | $\mathrm{V}_{\text {DDO_x }}=2.5 \mathrm{~V} \pm 5 \%$ |  |  | 0.65 | V |

NOTE: $V_{\text {DDO_x }}$ denotes $V_{\text {DDO_A }}, V_{\text {DDO_B }}, V_{\text {DDO_REF }}$.
NOTE 1: Outputs terminated with $50 \Omega$ to $V_{\text {DDO_A, _B, _REF }} / 2$. See Parameter Measurement Information, Output Load Test Circuit diagram. NOTE 2: Characterized with QA[1:0], QB[1:0] $=33.33 \mathrm{MHz}$ and REF_OUT $=25 \mathrm{MHz}$.

Table 5. Crystal Characteristics

| Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Mode of Oscillation |  | Fundamental |  |  |  |
| Frequency |  |  | 25 |  |  |
| Equivalent Series Resistance (ESR) |  |  |  | MHz |  |
| Shunt Capacitance |  |  | 50 | $\Omega$ |  |

NOTE: Characterized using an 18pF parallel resonant crystal.

## AC Electrical Characteristics

Table 6A. AC Characteristics, $V_{D D}=V_{D D O \_R E F}=V_{D D O \_A}=V_{D D O \_B}=3.3 \mathrm{~V} \pm 5 \%, T_{A}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | $\begin{gathered} \hline \text { Units } \\ \hline \mathrm{MHz} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fout | Output Frequency | QA[1:0] |  | 33.33 |  | 166.67 |  |
|  |  | QB[1:0] |  | 33.33 |  | 166.67 | MHz |
| $t s k(0)$ | Output Skew; NOTE 1, 2 | $\begin{aligned} & \text { QA[1:0] or } \\ & \text { QB[1:0] } \end{aligned}$ | $\mathrm{f}_{\text {Out }} \leq 125 \mathrm{MHz}, 25 \mathrm{MHz}$ Crystal Input |  |  | 180 | ps |
| $t s k(b)$ | Bank Skew; NOTE 2, 3 | $\begin{aligned} & \text { QA[1:0] or } \\ & \text { QB[1:0] } \end{aligned}$ | SLEW[1:0] = 00 |  |  | 35 | ps |
|  |  |  | $\mathrm{f}_{\text {OUT }}=125 \mathrm{MHz}, \mathrm{SLEW}[1: 0]=00$ |  | 3.4 |  | ps |
| tiit(per) | Period Jitter | S. NOTE 4 | $\mathrm{f}_{\text {OUT }}=125 \mathrm{MHz}, \mathrm{SLEW}[1: 0]=01$ |  | 3.4 |  | ps |
| fi(per) | Period Jiter, | , NOTE 4 | $\mathrm{f}_{\text {OUT }}=125 \mathrm{MHz}, \mathrm{SLEW}[1: 0]=10$ |  | 3.5 |  | ps |
|  |  |  | $\mathrm{f}_{\text {OUT }}=125 \mathrm{MHz}, \mathrm{SLEW}[1: 0]=11$ |  | 4.6 |  | ps |
|  |  | $\begin{aligned} & \text { QA[1:0] or } \\ & \text { QB[1:0] } \end{aligned}$ | SLEW[1:0] = 00, <br> Rise/Fall Time: 20\% to 80\% |  | 3.5 | 5.0 | V/ns |
|  | Slew Rate; | $\begin{aligned} & \text { QA[1:0] or } \\ & \text { QB[1:0] } \end{aligned}$ | SLEW[1:0] $=01$, Rise/Fall Time: $20 \%$ to $80 \%$ |  | 2.6 | 3.8 | V/ns |
| $\mathrm{t}_{\text {SLEW }}$ | NOTE 5 | $\begin{aligned} & \text { QA[1:0] or } \\ & \text { QB[1:0] } \end{aligned}$ | SLEW[1:0] = 10, <br> Rise/Fall Time: 20\% to 80\% |  | 1.8 | 2.7 | V/ns |
|  |  | $\begin{aligned} & \text { QA[1:0] or } \\ & \text { QB[1:0] } \end{aligned}$ | SLEW[1:0] = 11, <br> Rise/Fall Time: 20\% to 80\% |  | 1.0 | 1.7 | V/ns |
| $\mathrm{t}_{\mathrm{L}}$ | PLL Lock Tim |  | SLEW[1:0] = 00 |  |  | 20 | ms |
| odc | Output Duty Cycle | $\begin{aligned} & \text { QA[1:0] or } \\ & \text { QB[1:0] } \end{aligned}$ | 25MHz Crystal Input, SLEW[1:0] = 00 | 45 |  | 55 | \% |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm . Device will meet specifications after thermal equilibrium has been reached under these conditions.
NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $\mathrm{V}_{\mathrm{DDO}} \mathrm{A}_{\mathrm{A}, \ldots} \mathrm{B}, \mathrm{R}_{\mathrm{REF}} / 2$.
NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 3: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.
NOTE 4: Characterized using a 25 MHz Crystal input. REF_OUT is disabled.
NOTE 5: A slew rate of $2 \mathrm{~V} / \mathrm{ns}$ or greater should be selected for output frequencies of 100 MHz and higher.

Table 6B. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {DDO_REF }}=\mathrm{V}_{\text {DDO_A }}=\mathrm{V}_{\text {DDO_B }}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | $\begin{aligned} & \text { Units } \\ & \hline \mathrm{MHz} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {OUT }}$ | Output Frequency | QA[1:0] |  | 33.33 |  | 166.67 |  |
|  |  | QB[1:0] |  | 33.33 |  | 166.67 | MHz |
| tsk(o) | Output Skew; NOTE 1, 2 | $\begin{aligned} & \text { QA[1:0] or } \\ & \text { QB[1:0] } \end{aligned}$ | $\mathrm{f}_{\text {OUT }} \leq 125 \mathrm{MHz}, 25 \mathrm{MHz}$ Crystal Input |  |  | 210 | ps |
| $t s k(b)$ | Bank Skew; NOTE 2, 3 | $\begin{aligned} & \text { QA[1:0] or } \\ & \text { QB[1:0] } \end{aligned}$ | SLEW[1:0] = 00 |  |  | 45 | ps |
|  |  |  | $\mathrm{f}_{\text {OUT }}=125 \mathrm{MHz}, \mathrm{SLEW}[1: 0]=00$ |  | 3.5 |  | ps |
|  | Period Jitter | S. NOTE 4 | $\mathrm{f}_{\text {OUT }}=125 \mathrm{MHz}, \mathrm{SLEW}[1: 0]=01$ |  | 3.6 |  | ps |
| tit(per) | Period Jiter, | , NOTE 4 | $\mathrm{f}_{\text {Out }}=125 \mathrm{MHz}, \mathrm{SLEW}[1: 0]=10$ |  | 4.1 |  | ps |
|  |  |  | $\mathrm{f}_{\text {OUT }}=125 \mathrm{MHz}, \mathrm{SLEW}[1: 0]=11$ |  | 6.3 |  | ps |
|  |  | $\begin{aligned} & \text { QA[1:0] or } \\ & \text { QB[1:0] } \end{aligned}$ | SLEW[1:0] = 00, <br> Rise/Fall Time: 20\% to 80\% |  | 3.0 | 4.5 | V/ns |
|  | Slew Rate; | $\begin{aligned} & \text { QA[1:0] or } \\ & \text { QB[1:0] } \end{aligned}$ | SLEW[1:0] = 01, Rise/Fall Time: $20 \%$ to 80\% |  | 2.2 | 3.4 | V/ns |
| tsLEW | NOTE 5 | $\begin{aligned} & \text { QA[1:0] or } \\ & \text { QB[1:0] } \end{aligned}$ | SLEW[1:0] = 10, <br> Rise/Fall Time: 20\% to 80\% |  | 1.6 | 2.6 | V/ns |
|  |  | $\begin{aligned} & \text { QA[1:0] or } \\ & \text { QB[1:0] } \end{aligned}$ | SLEW[1:0] = 11, <br> Rise/Fall Time: 20\% to 80\% |  | 0.9 | 1.7 | V/ns |
| $\mathrm{t}_{\mathrm{L}}$ | PLL Lock Tim |  | SLEW[1:0] = 00 |  |  | 25 | ms |
| odc | Output Duty Cycle | $\begin{aligned} & \text { QA[1:0] or } \\ & \text { QB[1:0] } \end{aligned}$ | 25MHz Crystal Input, SLEW[1:0] = 00 | 45 |  | 55 | \% |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 Ifpm. Device will meet specifications after thermal equilibrium has been reached under these conditions.
NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $\mathrm{V}_{\mathrm{DDO}} \mathrm{A}_{\mathrm{A}, ~ \_} \mathrm{B}, \mathrm{R}_{\mathrm{REF}} / 2$.
NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 3: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.
NOTE 4: Characterized using a 25 MHz Crystal input. REF_OUT is disabled.
NOTE 5: A slew rate of $2 \mathrm{~V} / \mathrm{ns}$ or greater should be selected for output frequencies of 100 MHz and higher.

## Parameter Measurement Information


3.3V Core/3.3V LVCMOS Output Load Test Circuit


## Output Skew



RMS Period Jitter

3.3V Core/2.5V LVCMOS Output Load Test Circuit


## Bank Skew



## Output Slew Rate

## Parameter Measurement Information, continued



## Output Duty Cycle/Pulse Width/Period

## Applications Information

## Recommendations for Unused Input and Output Pins

## Inputs:

## LVCMOS Control Pins

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k} \Omega$ resistor can be used.

## Crystal Inputs

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1 \mathrm{k} \Omega$ resistor can be tied from XTAL_IN to ground.

## REF_IN Input

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a $1 \mathrm{k} \Omega$ resistor can be tied from the REF_IN to ground.

## Outputs:

LVCMOS Outputs
All unused LVCMOS outputs can be left floating. There should be no trace attached.

## Overdriving the XTAL Interface

The XTAL_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL_OUT pin can be left floating. The amplitude of the input signal should be between 500 mV and 1.8 V and the slew rate should not be less than $0.2 \mathrm{~V} / \mathrm{ns}$. For 3.3 V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. Figure $1 A$ shows an example of the interface diagram for a high speed 3.3 V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver ( Ro ) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This
can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most $50 \Omega$ applications, R1 and R2 can be $100 \Omega$. This can also be accomplished by removing R1 and changing R2 to $50 \Omega$. The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. Figure 1B shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.


Figure 1A. General Diagram for LVCMOS Driver to XTAL Input Interface


Figure 1B. General Diagram for LVPECL Driver to XTAL Input Interface

## EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 2. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.
While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific
and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13 mils ( 0.30 to 0.33 mm ) with $10 z$ copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.


Figure 2. Assembly for Exposed Pad Thermal Release Path - Side View (drawing not to scale)

## Renesns

## Schematic Layout

Figure 3 shows an example 840S05I application schematic. This schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure that the logic control inputs are properly set.
In this schematic, the device is operated at $\mathrm{VDD}=\mathrm{VDDA}=3.3 \mathrm{~V}$ and VDDO_A, VDDO_B and VDDO_REF=2.5V. An 18pF parallel resonant 25 MHz crystal is used with the recommended load capacitors $\mathrm{C} 1=33 \mathrm{pF}$ and $\mathrm{C} 2=27 \mathrm{pF}$ for frequency accuracy. Depending on the parasitic capacity on the crystal terminals of the printed circuit board layout, these values might require a slight adjustment to optimize the frequency accuracy. Crystals with other load capacitance specifications can be used. This will require adjusting C 1 and C 2 . For this device, the crystal load capacitors are required for proper operation.

As with any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 840S05I provides separate
power supply pins to isolate any high switching noise from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the $0.1 \mu \mathrm{f}$ capacitor in each power pin filter should be placed on the device side. The other components can be on the opposite side of the PCB.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10 kHz . If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.


Figure 3. 840S05I Application Schematic

## Power Considerations

This section provides information on power dissipation and junction temperature for the 840S05I.
Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the 840 S 05 I is the sum of the core power plus the analog power plus the power dissipation in the load(s). The following is the power dissipation for $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+5 \%=3.465 \mathrm{~V}$, which gives worst case results.
The maximum current at $85^{\circ} \mathrm{C}$ is as follows:
$\mathrm{I}_{\mathrm{DD} \text { _MAX }}=160 \mathrm{~mA}$
$I_{\text {DDA_MAX }}=20 \mathrm{~mA}$

## Core Power Dissipation

- Power $(\text { core })_{M A X}=V_{D D \_M A X} *\left(I_{D D}+I_{D D A}\right)=3.465 V *(160 \mathrm{~mA}+20 \mathrm{~mA})=\mathbf{6 2 3 . 7 m W}$


## LVCMOS Output Power Dissipation

- Output Impedance $\mathrm{R}_{\text {OUT }}$ Power Dissipation due to Loading $50 \Omega$ to $\mathrm{V}_{\mathrm{DD}} / 2$

Output Current $\mathrm{I}_{\text {OUT }}=\mathrm{V}_{\text {DD_MAX }} /\left[2\right.$ * $\left.\left(50 \Omega+\mathrm{R}_{\text {OUT }}\right)\right]=3.465 \mathrm{~V} /[2 *(50 \Omega+22 \Omega)]=\mathbf{2 4 . 0 6 m A}$

- Power Dissipation on the R ROUT per LVCMOS output

Power $\left(\mathrm{R}_{\text {OUT }}\right)=\mathrm{R}_{\text {OUT }} *\left(\mathrm{I}_{\text {OUT }}\right)^{2}=22 \Omega$ * $(24.06 \mathrm{~mA})^{2}=12.74 \mathrm{~mW}$ per output

- Total Power Dissipation on the $\mathrm{R}_{\text {OUT }}$

Total Power $\left(\mathbf{R}_{\text {OUT }}\right)=12.74 \mathrm{~mW} * 5=\mathbf{6 3 . 7} \mathbf{m W}$

- Dynamic Power Dissipation at 25MHz (REF_OUT)

Power $(25 \mathrm{MHz})=\mathrm{C}_{\mathrm{PD}}$ * Frequency * $\left(\mathrm{V}_{\mathrm{DDO}}\right)^{2}=4 \mathrm{pF} * 25 \mathrm{MHz}$ * $(3.465 \mathrm{~V})^{2}=1.2 \mathrm{~mW}$ per output
Total Power $(25 \mathrm{MHz})=1.2 \mathrm{~mW}$ * $1=1.2 \mathrm{~mW}$

- Dynamic Power Dissipation at 166.67MHz (QA[1:0], QB[1:0])

Power $(166.67 \mathrm{MHz})=\mathrm{C}_{\mathrm{PD}}$ * Frequency * $\left(\mathrm{V}_{\mathrm{DDO}}\right)^{2}=16 \mathrm{pF} * 166.67 \mathrm{MHz} *(3.465 \mathrm{~V})^{2}=32.02 \mathrm{~mW}$ per output
Total Power $(166.67 \mathrm{MHz})=32.02 \mathrm{~mW} * 4=128.08 \mathrm{~mW}$

## Total Power Dissipation

- Total Power
$=$ Power (core) + Power (output) + Total Power ( 25 MHz ) + Total Power ( 166.67 MHz )
$=623.7 \mathrm{~mW}+63.7 \mathrm{~mW}+1.2 \mathrm{~mW}+128.08 \mathrm{~mW}$
$=816.68 \mathrm{~mW}$

2. Junction Temperature.

Junction temperature, Tj , is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is $125^{\circ} \mathrm{C}$. Limiting the internal transistor junction temperature, Tj, to $125^{\circ} \mathrm{C}$ ensures that the bond wire and bond pad temperature remains below $125^{\circ} \mathrm{C}$.

The equation for $\mathrm{Tj}_{\mathrm{j}}$ is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}}$ * Pd_total $+\mathrm{T}_{\mathrm{A}}$
$\mathrm{Tj}=$ Junction Temperature
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming no air flow and a multi-layer board, the appropriate value is $36.2^{\circ} \mathrm{C} / \mathrm{W}$ per Table 7 below.

Therefore, Tj for an ambient temperature of $85^{\circ} \mathrm{C}$ with all outputs switching is:
$85^{\circ} \mathrm{C}+0.817 \mathrm{~W} * 36.2^{\circ} \mathrm{C} / \mathrm{W}=114.6^{\circ} \mathrm{C}$. This is below the limit of $125^{\circ} \mathrm{C}$.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7. Thermal Resistance $\theta_{J A}$ for 32 Lead TQFP, E-Pad, Forced Convection

| $\theta_{\text {JA }}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $36.2^{\circ} \mathrm{C} / \mathrm{W}$ | $30.6^{\circ} \mathrm{C} / \mathrm{W}$ | $29.2^{\circ} \mathrm{C} / \mathrm{W}$ |

## Reliability Information

Table 8. $\theta_{\mathrm{JA}}$ vs. Air Flow Table for a 32 Lead TQFP, E-Pad

| $\theta_{\text {JA }}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $36.2^{\circ} \mathrm{C} / \mathrm{W}$ | $30.6^{\circ} \mathrm{C} / \mathrm{W}$ | $29.2^{\circ} \mathrm{C} / \mathrm{W}$ |

## Transistor Count

The transistor count for 840 S05I is: 2395

## Package Outline and Package Dimensions

## Package Outline - Y Suffix for 32 Lead TQFP, E-Pad



Table 9. Package Dimensions 32 Lead TQFP, E-Pad

| JEDEC Variation: ABA - HD All Dimensions in Millimeters |  |  |  |
| :---: | :---: | :---: | :---: |
| Symbol | Minimum | Nominal | Maximum |
| N | 32 |  |  |
| A |  |  | 1.20 |
| A1 | 0.05 | 0.10 | 0.15 |
| A2 | 0.95 | 1.00 | 1.05 |
| b | 0.30 | 0.35 | 0.40 |
| c | 0.09 |  | 0.20 |
| D, E | 9.00 Basic |  |  |
| D1, E1 | 7.00 Basic |  |  |
| D2, E2 | 5.60 Ref. |  |  |
| D3, E3 | 3.0 | 3.5 | 4.0 |
| e | 0.80 Basic |  |  |
| L | 0.45 |  | 0.75 |
| $\theta$ | $0^{\circ}$ |  | $7^{\circ}$ |
| ccc |  |  | 0.10 |

Reference Document: JEDEC Publication 95, MS-026

## Ordering Information

Table 10. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :---: | :---: | :---: | :---: | :---: |
| 840S05AYILF | 840S05AIL | Lead-Free, 32 Lead TQFP, E-Pad | Tray | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 840S05AYILFT | 840S05AIL | Lead-Free, 32 Lead TQFP, E-Pad | Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

## Revision History

]

| Revision Date | Description of Change |
| :---: | :--- |
| April 11, 2016 | - Removed ICS from part number where needed. <br>  <br>  - Updated data sheet header and footer. |

Renesns

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Synthesizer/Jitter Cleaner category:

## Click to view products by Renesas manufacturer:

Other Similar products are found below :
MPC9230EIR2 PL902166USY 954204CGLF 9LPRS485DGLF PL902167USY MAXREFDES161\# 8V19N490ABDGI LMK04821NKDT CDCE937QPWRQ1 PI6CX201ALE 9LPRS355BGLF CDCEL913IPWRQ1 ABMJB-903-101UMG-T5 ABMJB-903-150UMG-T5 ABMJB-903-151UMG-T5 AD9542BCPZ AD9578BCPZ 9FG104EFILF 9FG104EFLF 308RILF 840001BGI-25LF 843004AGLF 843801AGI-24LF 844004BGI-01LF 844S42BKILF 8A34044C-000NLG 954226AGLF 9FG108EFLF 9LPR363EGLF 9LPRS355BKLF 9LPRS365BGLF MK2703BSILF GS4915-INE3 9DB306BLLF ABMJB-902-155USY-T5 ABMJB-902-156USY-T5 ABMJB-902-Q76USY-T5 ABMJB-902-Q82USY-T5 ABMJB-902-104USY-T5 ABMJB-902-153USY-T5 ABMJB-902-154USY-T5 ABMJB-902-Q42USY-T5 ABMJB-902-Q57USY-T5 ABMJB-902-Q74USY-T5 ABMJB-902-Q78USY-T5 LTC6951IUHF-1\#PBF 650GI-44LF 8430252CGI-45LF 8432DYI-101LF 84329BYLF

