## General Description

The 842S104E is a PLL-based clock generator specifically designed for PCI Express ${ }^{\text {TM }}$ Clock Generation 2 applications. This device generates either a 200 MHz or 100 MHz differential HSTL clock from an input reference of 25 MHz . The input reference may be derived from an external source or by the addition of a 25 MHz crystal to the on-chip crystal oscillator. An external reference is applied to the XTAL_IN pin with the XTAL_OUT pin left floating.The device offers spread spectrum clock output for reduced EMI applications. An $I^{2} \mathrm{C}$ bus interface is used to enable or disable spread spectrum operation as well as select either a down spread value of $-0.35 \%$ or $-0.5 \%$.The 842S104E is available in a lead-free 24-Lead package.

## Features

- Four differential HSTL output pairs
- Crystal oscillator interface: 25 MHz
- Output frequency: 100 MHz or 200 MHz
- RMS phase jitter @ 200MHz (12kHz - 20MHz): 1.229ps (typical)
- Cycle-to-cycle jitter: 25ps (maximum)
- $\mathrm{I}^{2} \mathrm{C}$ support with readback capabilities up to 400 kHz
- Spread Spectrum for electromagnetic interference (EMI) reduction
- 3.3 V core $/ 1.5 \mathrm{~V}$ to 2.0 V output operating supply
- $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ambient operating temperature
- Available lead-free (RoHS 6) package
- PCI Express Gen2 Jitter Compliant


## Block Diagram



## Pin Assignment

| SRCT3 1 | 24 | $\square$ SRCC4 |
| :---: | :---: | :---: |
| SRCC3 ${ }^{2}$ | 23 | $\square$ SRCT4 |
| $\mathrm{V}_{S S} \square^{3}$ | 22 | $\square \mathrm{V}$ DD |
| $V_{\text {DDO }}{ }^{4}$ | 21 | $\square$ SDATA |
| SRCT2 5 | 20 | $\square$ SCLK |
| SRCC2 $\square^{6}$ | 19 | $\square X T A L \_O U T$ |
| SRCT1 $\square^{7}$ | 18 | $\square$ XTAL_IN |
| SRCC1 ${ }^{\text {8 }}$ | 17 | $\square \mathrm{VDD}$ |
| $\mathrm{V}_{\text {SS }} \square^{9}$ | 16 | $\square \mathrm{Vss}$ |
| $V_{\text {DD }} \square 10$ | 15 | $\square \mathrm{nc}$ |
| $\mathrm{V}_{\text {Ss }} \square_{11}$ | 14 | $\square \mathrm{V}$ dia |
| nc $\square 12$ | 13 | $\square \mathrm{V}$ Ss |
| 842 |  |  |
| 24-Lea |  | SOP |

$4.4 \mathrm{~mm} \times 7.8 \mathrm{~mm} \times 0.925 \mathrm{~mm}$ package body G Package
Top View

## Pin Description and Pin Characteristics Tables

## Table 1. Pin Descriptions

| Number | Name | Type | Description |  |
| :---: | :---: | :---: | :--- | :--- |
| 1,2 | SRCT3, SRCC3 | Output |  | Differential output pair. HSTL interface levels. |
| 3,9, <br> $11,16,16$ | $V_{\text {SS }}$ | Power |  | Power supply ground. |
| 4,22 | $V_{\text {DDO }}$ | Power |  | Output power supply pins. |
| 5,6 | SRCT2, SRCC2 | Output |  | Differential output pair. HSTL interface levels. |
| 7,8 | SRCT1, SRCC1 | Output |  | Differential output pair. HSTL interface levels. |
| 10,17 | V $_{\text {DD }}$ | Power |  | Core supply pins. |
| 12,15 | nc | Unused |  | No connect. |
| 14 | $V_{\text {DDA }}$ | Power |  | Analog supply for PLL. |
| 18,19 | XTAL_IN, XTAL_OUT | Input |  | Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output. |
| 20 | SCLK | Input | Pullup | $I^{2} C$ compatible SCLK. This pin has an internal pullup resistor. <br> LVCMOS/LVTTL interface levels. |
| 21 | SDATA | I/O | Pullup | $I^{2} C$ Compatible SDATA. This pin has an internal pullup resistor. Open drain. <br> LVCMOS/LVTTL interface levels. |
| 23,24 | SRCT4, SRCC4 | Output |  | Differential output pair. HSTL interface levels. |

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  |  | 2 |  | pF |
| $\mathrm{R}_{\text {PULLUP }}$ | Input Pullup Resistor |  |  | 51 |  | $\mathrm{k} \Omega$ |

Serial Data Interface

To enhance the flexibility and function of the clock synthesizer, a two-signal I ${ }^{2} \mathrm{C}$ serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers, can be individually enabled or disabled. The registers

## Data Protocol

The clock driver serial protocol accepts byte write, byte read, block write and block read operations from the controller. For block write/read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code, as described in Table 3A.
associated with the serial interface initialize to their default setting upon power-up, therefore, use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required.

The block write and block read protocol is outlined in Table 3B, while Table 3C outlines the corresponding byte write and byte read protocol. The slave receiver address is 11010010 (D2h).

Table 3A.Command Code Definition

| Bit | Description |
| :---: | :--- |
| 7 | $0=$ Block read or block write operation, $1=$ Byte read or byte write operation. |
| $6: 5$ | Chip select address, set to "00" to access device. |
| $4: 0$ | Byte offset for byte read or byte write operation. For block read or block write operations, these bits must be "00000". |

Table 3B. Block Read and Block Write Protocol

| Bit | Description = Block Write | Bit | Description = Block Read |
| :---: | :---: | :---: | :---: |
| 1 | Start | 1 | Start |
| 2:8 | Slave address - 7 bits | 2:8 | Slave address - 7 bits |
| 9 | Write | 9 | Write |
| 10 | Acknowledge from slave | 10 | Acknowledge from slave |
| 11:18 | Command Code - 8 bits | 11:18 | Command Code - 8 bits |
| 19 | Acknowledge from slave | 19 | Acknowledge from slave |
| 20:27 | Byte Count - 8 bits | 20 | Repeat start |
| 28 | Acknowledge from slave | 21:27 | Slave address - 7 bits |
| 29:36 | Data byte 1-8 bits | 28 | Read = 1 |
| 37 | Acknowledge from slave | 29 | Acknowledge from slave |
| 38:45 | Data byte 2-8 bits | 30:37 | Byte Count from slave - 8 bits |
| 46 | Acknowledge from slave | 38 | Acknowledge |
|  | Data Byte/Slave Acknowledges | 39:46 | Data Byte 1 from slave - 8 bits |
|  | Data Byte N-8 bits | 47 | Acknowledge |
|  | Acknowledge from slave | 48:55 | Data Byte 2 from slave - 8 bits |
|  | Stop | 56 | Acknowledge |
|  |  |  | Data Bytes from Slave/Acknowledge |
|  |  |  | Data Byte N from slave - 8 bits |
|  |  |  | Not Acknowledge |

Table 3C. Byte Read and Byte Write Protocol

| Bit | Description = Byte Write | Bit | Description $=$ Byte Read |
| :---: | :--- | :---: | :--- |
| 1 | Start | 1 | Start |
| $2: 8$ | Slave address -7 bits | $2: 8$ | Slave address -7 bits |
| 9 | Write | 9 | Write |
| 10 | Acknowledge from slave | 10 | Acknowledge from slave |
| $11: 18$ | Command Code -8 bits | $11: 18$ | Command Code -8 bits |
| 19 | Acknowledge from slave | 19 | Acknowledge from slave |
| $20: 27$ | Data Byte -8 bits | $21: 27$ | Slave address -7 bits |
| 28 | Acknowledge from slave | 28 | Read |
| 29 | Stop | 29 | Acknowledge from slave |
|  |  | $38: 37$ | Data from slave -8 bits |
|  |  | 39 | Stop Acknowledge |
|  |  |  |  |

## Control Registers

Table 3D. Byte 0: Control Register 0

| Bit | @Pup | Name | Description |
| :---: | :---: | :---: | :--- |
| 7 | 0 | Reserved | Reserved |
| 6 | 1 | SRC[T/C]4 | SRC[T/C]4 Output Enable <br> $0=$ Disable (Hi-Z) <br> $1=$ Enable |
| 5 | 1 | SRC[T/C]3 | SRC[T/C]3 Output Enable <br> $0=$ Disable (Hi-Z) <br> $1=$ Enable |
| 4 | 1 | SRC[T/C]2 | SRC[T/C]2 Output Enable <br> $0=$ Disable (Hi-Z) <br> $1=$ Enable |
| 3 | 1 | SRC[T/C]1 | SRC[T/C]1 Output Enable <br> $0=$ Disable (Hi-Z) <br> $1=$ Enable |
| 2 | 1 | Reserved | Reserved |
| 1 | 0 | Reserved | Reserved |
| 0 | 0 | Reserved | Reserved |

NOTE: @PUP denotes at power-up.

Table 3E. Byte 1: Control Register 1

| Bit | @Pup | Name | Description |
| :---: | :---: | :---: | :---: |
| 7 | 0 | Reserved | Reserved |
| 6 | 0 | Reserved | Reserved |
| 5 | 0 | Reserved | Reserved |
| 4 | 0 | Reserved | Reserved |
| 3 | 0 | Reserved | Reserved |
| 2 | 0 | Reserved | Reserved |
| 1 | 0 | Reserved | Reserved |
| 0 | 0 | Reserved | Reserved |

Table 3F. Byte 2: Control Register 2

| Bit | @Pup | Name | Description |
| :---: | :---: | :---: | :--- |
| 7 | 1 | SRCT/C | Spread Spectrum Selection <br> $0=-0.35 \%, 1=-0.5 \%$ |
| 6 | 1 | Reserved | Reserved |
| 5 | 1 | Reserved | Reserved |
| 4 | 0 | Reserved | Reserved |
| 3 | 1 | Reserved | Reserved |
| 2 | 0 | SRC | SRC Spread Spectrum <br> Enable <br> $0=$ Spread Off, <br> $1=$ Spread On |
| 1 | 1 | Reserved | Reserved <br> 0$\quad 1$ | FOUTCTL | Output Frequency Control |
| :--- |
| $0=100 \mathrm{MHz}$ |
| $1=200 \mathrm{MHz}$ |

Table 3G. Byte 3:Control Register 3

| Bit | @Pup | Name | Description |
| :---: | :---: | :---: | :---: |
| 7 | 1 | Reserved | Reserved |
| 6 | 0 | Reserved | Reserved |
| 5 | 1 | Reserved | Reserved |
| 4 | 0 | Reserved | Reserved |
| 3 | 1 | Reserved | Reserved |
| 2 | 1 | Reserved | Reserved |
| 1 | 1 | Reserved | Reserved |
| 0 | 1 | Reserved | Reserved |

Table 3H. Byte 4: Control Register 4

| Bit | @Pup | Name | Description |
| :---: | :---: | :---: | :---: |
| 7 | 0 | Reserved | Reserved |
| 6 | 0 | Reserved | Reserved |
| 5 | 0 | Reserved | Reserved |
| 4 | 0 | Reserved | Reserved |
| 3 | 0 | Reserved | Reserved |
| 2 | 0 | Reserved | Reserved |
| 1 | 0 | Reserved | Reserved |
| 0 | 1 | Reserved | Reserved |

Table 31. Byte 5: Control Register 5

| Bit | @Pup | Name | Description |
| :---: | :---: | :---: | :---: |
| 7 | 0 | Reserved | Reserved |
| 6 | 0 | Reserved | Reserved |
| 5 | 0 | Reserved | Reserved |
| 4 | 0 | Reserved | Reserved |
| 3 | 0 | Reserved | Reserved |
| 2 | 0 | Reserved | Reserved |
| 1 | 0 | Reserved | Reserved |
| 0 | 0 | Reserved | Reserved |

Table 3J. Byte 6: Control Register 6

| Bit | @Pup | Name | Description |
| :---: | :---: | :---: | :--- |
| 7 | 0 | TEST_SEL | REF/N or Hi-Z Select <br> $0=\mathrm{Hi}-\mathrm{Z}, 1=$ REF/N |
| 6 | 0 | TEST_MODE | TEST Clock <br> Mode Entry Control <br> $0=$ Normal Operation, <br> $1=$ REF/N or Hi-Z Mode |
| 5 | 0 | Reserved | Reserved |
| 4 | 1 | Reserved | Reserved |
| 3 | 0 | Reserved | Reserved |
| 2 | 0 | Reserved | Reserved |
| 1 | 1 | Reserved | Reserved |
| 0 | 1 | Reserved | Reserved |

NOTE: @PUP denotes at power-up.
Table 3K. Byte 7: Control Register 7

| Bit | @Pup | Name | Description |
| :---: | :---: | :--- | :--- |
| 7 | 0 |  | Revision Code Bit 3 |
| 6 | 0 |  | Revision Code Bit 2 |
| 5 | 0 |  | Revision Code Bit 1 |
| 4 | 0 |  | Revision Code Bit 0 |
| 3 | 0 |  | Vendor ID Bit 3 |
| 2 | 0 |  | Vendor ID Bit 2 |
| 1 | 0 |  | Vendor ID Bit 1 |
| 0 | 1 |  | Vendor ID Bit 0 |

Absolute Maximum Ratings
NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 4.6 V |
| Inputs, $\mathrm{V}_{\mathrm{I}}$ <br> XTAL_I <br> Other Inputs | V to $\mathrm{V}_{\mathrm{DD}}$ <br> -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ <br> Outputs, $\mathrm{I}_{\mathrm{O}}$ <br> Continuous Current <br> Surge Current <br> Package Thermal Impedance, $\theta_{\mathrm{JA}}$ <br> Storage Temperature, $\mathrm{T}_{\text {STG }}$ |

## DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DDO}}=1.5 \mathrm{~V}$ to $2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Core Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{~V}_{\text {DDA }}$ | Analog Supply Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.25$ | 3.3 | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{DDO}}$ | Output Supply Voltage |  | 1.5 |  | 2.0 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current |  |  |  | 106 | mA |
| $\mathrm{I}_{\mathrm{DDA}}$ | Analog Supply Current |  |  |  | 25 | mA |
| IDDO | Output Supply Current |  |  |  | 7 | mA |

Table 4B. LVCMOS/LVTTL DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DDO}}=1.5 \mathrm{~V}$ to $2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage |  | -0.3 |  | 0.8 |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current | SDATA, SCLK | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=3.465 \mathrm{~V}$ |  | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Low Current | SDATA, SCLK | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -150 |  |

Table 4C. HSTL DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DDO}}=1.5 \mathrm{~V}$ to $2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {OH }}$ | Output High Voltage; NOTE 1 |  | 0.9 |  | 1.2 | V |
| $\mathrm{~V}_{\text {OL }}$ | Output Low Voltage; NOTE 1 |  | 0 |  | 0.4 | V |
| $\mathrm{~V}_{\text {OX }}$ | Output Crossover Voltage; <br> NOTE 2 | 40 |  | 65 | $\%$ |  |
| $\mathrm{~V}_{\text {SWING }}$ | Peak-to-Peak Output Voltage <br> Swing |  | $40 \% \times\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right)+\mathrm{V}_{\mathrm{OL}}$ |  | $60 \% \times\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right)+\mathrm{V}_{\mathrm{OL}}$ | V |

NOTE 1: Outputs terminated with $50 \Omega$ to GND.
NOTE 2: Defined with respect to output voltage swing at a given condition.
Table 5. Crystal Characteristics

| Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Mode of Oscillation |  | Fundamental |  |  |  |
| Frequency |  |  | 25 |  |  |
| Equivalent Series Resistance (ESR) |  |  |  | 50 | $\Omega$ |
| Shunt Capacitance |  |  |  | 7 | pF |

NOTE: Characterized using an 18pF parallel resonant crystal.

## AC Electrical Characteristics

Table 6. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DDO}}=1.5 \mathrm{~V}$ to $2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fout | Output Frequency | FOUTCTL = 0 |  | 100 |  | MHz |
|  |  | FOUTCTL $=1$ |  | 200 |  |  |
| fref | Reference frequency |  |  | 25 |  | MHz |
| $t_{\text {REFCLK_HF_RMS }}$ (PCle Gen 2) | Phase Jitter RMS; NOTE 1, 2 | $f=200 \mathrm{MHz},$ <br> 25 MHz crystal input <br> High Band: 1.5MHz - Nyquist (clock frequency/2) |  | 0.95 |  | ps |
| trefclk_lf_RMS (PCle Gen 2) | Phase Jitter RMS; NOTE 1, 2 | $f=200 \mathrm{MHz},$ <br> 25 MHz crystal input <br> Low Band: 10 kHz - 1.5 MHz |  | 0.31 |  | ps |
| tsk(0) | Output Skew; NOTE 3, 4 |  |  |  | 55 | ps |
| tit(\%) | Phase Jitter, RMS (Random) | 200MHz, Integration Range: $12 \mathrm{kHz}-20 \mathrm{MHz}$ |  | 1.229 |  | ps |
| fiit(cc) | Cycle-to-Cycle Jitter | PLL Mode |  |  | 25 | ps |
| $\mathrm{t}_{\mathrm{L}}$ | PLL Lock Time |  |  |  | 60 | ms |
| odc | Output Duty Cycle |  | 48 |  | 52 | \% |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
NOTE 1: RMS jitter after applying the two evaluation bands to the two transfer functions defined in the Common Clock Architecture and reporting the worst case results for each evaluation band. Maximum limit for PCI Express Generation 2 is 3.1 ps RMS for $\mathrm{t}_{\text {REFCLK_hF_RMS }}$ (High Band) and 3.0ps RMS for trefclk_LF_RMS (Low Band).
NOTE: 2: This parameter is guaranteed by characterization. Not tested in production.
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 4: Defined as skew between outputs at the same supply voltage and with equal load conditions.

## Typical Phase Noise at 200 MHz



Offset Frequency (Hz)

## Parameter Measurement Information



### 3.3V HSTL Output Load AC Test Circuit



## Cycle-to-Cycle Jitter



RMS Phase Jitter


Output Duty Cycle/Pulse Width/Period

## Applications Information

## Power Supply Filtering Technique

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 842S104E provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{D D}, V_{D D A}$ and $V_{D D O}$ should be individually connected to the power supply plane through vias, and $0.01 \mu \mathrm{~F}$ bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic $\mathrm{V}_{\mathrm{DD}}$ pin and also shows that $\mathrm{V}_{\mathrm{DDA}}$ requires that an additional $10 \Omega$ resistor along with a $10 \mu \mathrm{~F}$ bypass capacitor be connected to the $\mathrm{V}_{\text {DDA }}$ pin.


Figure 1. Power Supply Filtering

## Recommendations for Unused Input and Output Pins

## Inputs:

## LVCMOS Control Pins

All control pins have internal pullups; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k} \Omega$ resistor can be used.

## Outputs:

## HSTL Outputs

All unused HSTL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

## Crystal Input Interface

The 842S104E has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in Figure 2 below were determined using a $25 \mathrm{MHz}, 18 \mathrm{pF}$ parallel resonant crystal and
were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.


Figure 2. Crystal Input Interface

## Overdriving the XTAL Interface

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in Figure 3A. The XTAL_OUT pin can be left floating. The maximum amplitude of the input signal should not exceed 2 V and the input edge rate can be as slow as 10 ns . This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched
termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most $50 \Omega$ applications, R1 and R2 can be $100 \Omega$. This can also be accomplished by removing R1 and making R2 $50 \Omega$. By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.


Figure 3A. General Diagram for LVCMOS Driver to XTAL Input Interface


Figure 3B. General Diagram for LVPECL Driver to XTAL Input Interface

## Termination for HSTL Outputs



Figure 4. HSTL Output Termination

## Spread Spectrum

Spread-spectrum clocking is a frequency modulation technique for EMI reduction. When spread-spectrum is enabled, a 32 kHz triangle waveform is used with $0.6 \%$ down-spread ( $+0.0 \% /-0.5 \%$ ) from the nominal output frequency. An example of a triangle frequency modulation profile is shown in Figure 5A below. The ramp profile can be expressed as:
Fnom = Nominal Clock Frequency in Spread Off mode
Fm = Nominal Modulation Frequency ( 30 kHz )
$\delta=$ Modulation Factor ( $0.6 \%$ down spread)
$(1-\delta)$ Fnom +2 Fm $\times \delta \times$ Fnom $\times \mathrm{t}$ when $0<\mathrm{t}<\frac{1}{2 \mathrm{Fm}}$
$(1-\delta)$ Fnom $-2 \mathrm{Fm} \times \delta \times$ Fnom $\times \mathrm{t}$ when $\frac{1}{2 \mathrm{Fm}}<\mathrm{t}<\frac{1}{\mathrm{Fm}}$


Figure 5A. Triangle Frequency Modulation

The 842S104E triangle modulation frequency deviation will not exceed 0.7\% down-spread from the nominal clock frequency (+0.0\% $/-0.5 \%)$. An example of the amount of down spread relative to the nominal clock frequency can be seen in the frequency domain, as shown in Figure 5B. The ratio of this width to the fundamental frequency is typically $0.4 \%$, and will not exceed $0.7 \%$. The resulting spectral reduction will be greater than 5dB, as shown in Figure 5B. It is important to note the 842 S 104 E 5 dB minimum spectral reduction is the component-specific EMI reduction, and will not necessarily be the same as the system EMI reduction.


Figure 5B. 200MHz Clock Output In Frequency Domain (A) Spread-Spectrum OFF (B) Spread-Spectrum ON

## Schematic Example

Figure 6 shows an example of 842 S 104 E application schematic. In this example, the device is operated at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DDO}}=1.8 \mathrm{~V}$. Both input options are shown. The device can either be driven using a quartz crystal or a 3.3 V LVCMOS signal. The C 1 and $\mathrm{C} 2=18 \mathrm{pF}$ are recommended for frequency accuracy. For
different board layouts, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy. The HSTL output driver termination examples are shown in this schematic. The decoupling capacitor should be located as close as possible to the power pin.


Figure 6. 842S104E Schematic Example

## PCI Express Application Note

PCI Express jitter analysis methodology models the system response to reference clock jitter. The block diagram below shows the most frequently used Common Clock Architecture in which a copy of the reference clock is provided to both ends of the PCI Express Link.

In the jitter analysis, the transmit (Tx) and receive (Rx) serdes PLLs are modeled as well as the phase interpolator in the receiver. These transfer functions are called $\mathrm{H} 1, \mathrm{H} 2$, and H 3 respectively. The overall system transfer function at the receiver is:
$\mathrm{Ht}(\mathrm{s})=\mathrm{H} 3$ (s) $\times[\mathrm{H} 1$ (s) $-\mathrm{H} 2(\mathrm{~s})]$
The jitter spectrum seen by the receiver is the result of applying this system transfer function to the clock spectrum $\mathrm{X}(\mathrm{s})$ and is:
$\mathrm{Y}(\mathrm{s})=\mathrm{X}(\mathrm{s}) \times \mathrm{H} 3(\mathrm{~s}) \times[\mathrm{H} 1(\mathrm{~s})-\mathrm{H} 2(\mathrm{~s})]$
In order to generate time domain jitter numbers, an inverse Fourier Transform is performed on X(s)*H3(s) * [H1(s) - H2(s)].


PCI Express Common Clock Architecture

For PCI Express Gen 2, two transfer functions are defined with 2 evaluation ranges and the final jitter number is reported in rms. The two evaluation ranges for PCI Express Gen 2 are 10 kHz 1.5 MHz (Low Band) and 1.5 MHz - Nyquist (High Band). The plots show the individual transfer functions as well as the overall transfer function Ht .


PCle Gen 2A Magnitude of Transfer Function


PCle Gen 2B Magnitude of Transfer Function

For a more thorough overview of PCI Express jitter analysis methodology, please refer to IDT Application Note PCI Express Reference Clock Requirements.

## Power Considerations

This section provides information on power dissipation and junction temperature for the 842S104E.
Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the 842 S 104 E is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+5 \%=3.465 \mathrm{~V}$, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- The maximum current at $70^{\circ} \mathrm{C}$ is as follows:
$I_{\text {DD_MAX }}=101.7 \mathrm{~mA}$
$I_{\text {DDA_MAX }}=22 \mathrm{~mA}$
- Power $(\text { core })_{\text {MAX }}=V_{\text {DD_MAX }}{ }^{*}\left(I_{\text {DD_MAX }}+I_{\text {DDA_MAX }}\right)=3.465 \mathrm{~V} *(101.7 \mathrm{~mA}+22 \mathrm{~mA})=428.6 \mathrm{~mW}$
- Power (outputs) MAX $=\mathbf{3 2 m W} /$ Loaded Output pair If all outputs are loaded, the total power is $4 * 32 \mathrm{~mW}=128 \mathrm{~mW}$
Total Power_MAX $(3.465 \mathrm{~V}$, with all outputs switching $)=428.6 \mathrm{~mW}+128 \mathrm{~mW}=556.6 \mathrm{~mW}$


## 2. Junction Temperature.

Junction temperature, Tj , is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is $125^{\circ} \mathrm{C}$. Limiting the internal transistor junction temperature, Tj, to $125^{\circ} \mathrm{C}$ ensures that the bond wire and bond pad temperature remains below $125^{\circ} \mathrm{C}$.

The equation for Tj is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}}$ * Pd_total $+\mathrm{T}_{\mathrm{A}}$
$\mathrm{Tj}=$ Junction Temperature
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming no air flow and a multi-layer board, the appropriate value is $77.5^{\circ} \mathrm{C} / \mathrm{W}$ per Table 7 below.

Therefore, Tj for an ambient temperature of $70^{\circ} \mathrm{C}$ with all outputs switching is:

$$
70^{\circ} \mathrm{C}+0.557 \mathrm{~W} * 77.5^{\circ} \mathrm{C} / \mathrm{W}=113.2^{\circ} \mathrm{C} . \text { This is below the limit of } 125^{\circ} \mathrm{C} .
$$

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7. Thermal Resistance $\theta_{\mathrm{JA}}$ for $\mathbf{2 4}$ Lead TSSOP, Forced Convection

| $\theta_{\mathrm{JA}}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $77.5^{\circ} \mathrm{C} / \mathrm{W}$ | $73.2^{\circ} \mathrm{C} / \mathrm{W}$ | $71.0^{\circ} \mathrm{C} / \mathrm{W}$ |

## renesas

## 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the HSTL output pair. HSTL output driver circuit and termination are shown in Figure 7.


Figure 7. HSTL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a $50 \Omega$ load.
$\mathrm{Pd} \_\mathrm{H}$ is power dissipation when the output drives high.
$\mathrm{Pd} \_\mathrm{L}$ is the power dissipation when the output drives low.

Pd_H $=\left(\mathrm{V}_{\mathrm{OH} \_M A X} / \mathrm{R}_{\mathrm{L}}\right) *\left(\mathrm{~V}_{\mathrm{DD} \_M A X}-\mathrm{V}_{\mathrm{OH} \_M A X}\right)$
Pd_L $=\left(\mathrm{V}_{\mathrm{OL} \_M A X} / \mathrm{R}_{\mathrm{L}}\right){ }^{*}\left(\mathrm{~V}_{\mathrm{DD} \text { _MAX }}-\mathrm{V}_{\mathrm{OL} \_M A X}\right)$
$\mathrm{Pd} \_\mathrm{H}=(1.2 \mathrm{~V} / 50 \Omega)$ * $(2.0 \mathrm{~V}-1.2 \mathrm{~V})=19.2 \mathrm{~mW}$
Pd_L $=(0.4 \mathrm{~V} / 50 \Omega)$ * $(2.0 \mathrm{~V}-0.4 \mathrm{~V})=12.8 \mathrm{~mW}$

Total Power Dissipation per output pair = Pd_H + Pd_L = 32mW

## Reliability Information

Table 8. $\theta_{\mathrm{JA}}$ vs. Air Flow Table for a 24 Lead TSSOP

| $\theta_{\text {JA }}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $77.5^{\circ} \mathrm{C} / \mathrm{W}$ | $73.2^{\circ} \mathrm{C} / \mathrm{W}$ | $71.0^{\circ} \mathrm{C} / \mathrm{W}$ |

## Transistor Count

The transistor count for 842 S104E is: 11,891

## Package Outline and Package Dimensions

Package Outline - G Suffix for 24 Lead TSSOP


Table 9. Package Dimensions

| All Dimensions in Millimeters |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Symbol | Minimum | Maximum |  |  |
| N | 24 |  |  |  |
| A |  | 1.20 |  |  |
| A1 | 0.05 | 0.15 |  |  |
| A2 | 0.80 | 1.05 |  |  |
| b | 0.19 | 0.30 |  |  |
| c | 0.09 | 0.20 |  |  |
| D | 7.70 | 7.90 |  |  |
| E | 6.40 Basic |  |  |  |
| E1 | 4.30 | 4.50 |  |  |
| e | 0.65 Basic |  |  |  |
| L | 0.45 | 0.75 |  |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ |  |  |
| aaa |  |  |  | 0.10 |

Reference Document: JEDEC Publication 95, MO-153

## Ordering Information

Table 10. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :--- | :---: | :---: | :---: | :---: |
| 842S104EGLF | ICS842S104EGL | "Lead-Free" 24 Lead TSSOP | Tube | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| 842S104EGLFT | ICS842S104EGL | "Lead-Free" 24 Lead TSSOP | Tape \& Reel | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

## Revision History Sheet

| Revision Date | Table | Page | Description of Change |
| :---: | :---: | :---: | :--- |
| January 4, 2016 | T10 | 20 | Ordering Information Table - deleted tape \& reel count. <br> Updated datasheet header/footer. <br> Deleted "ICS" prefix from part number. |
|  |  |  |  |
|  |  |  |  |

Renesns

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Synthesizer/Jitter Cleaner category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
MPC9230EIR2 PL902166USY 954204CGLF 9LPRS485DGLF PL902167USY 8V19N490ABDGI LMK04821NKDT CDCE937QPWRQ1 PI6CX201ALE 9LPRS355BGLF CDCEL913IPWRQ1 ABMJB-903-101UMG-T5 ABMJB-903-150UMG-T5 ABMJB-903-151UMG-T5 AD9542BCPZ AD9578BCPZ 9FG104EFILF 9FG104EFLF 308RILF 840001BGI-25LF 843004AGLF 843801AGI-24LF 844004BGI-01LF 844S42BKILF 8A34044C-000NLG 954226AGLF 9FG108EFLF 9LPR363EGLF 9LPRS355BKLF 9LPRS365BGLF GS4915-INE3 9DB306BLLF ABMJB-902-155USY-T5 ABMJB-902-156USY-T5 ABMJB-902-Q76USY-T5 ABMJB-902-Q82USY-T5 ABMJB-902-104USY-T5 ABMJB-902-153USY-T5 ABMJB-902-154USY-T5 ABMJB-902-Q42USY-T5 ABMJB-902-Q57USY-T5 ABMJB-902-Q74USY-T5 ABMJB-902-Q78USY-T5 LTC6951IUHF-1\#PBF 650GI-44LF 8430252CGI-45LF 8432DYI-101LF 84329BYLF 8432DY101LF 8432BY-51LF

