FemtoClock[®] Crystal-to-3.3V LVPECL Clock Generator

DATA SHEET

GENERAL DESCRIPTION

The ICS843011C is a Fibre Channel Clock Generator. The ICS843011C uses a 26.5625MHz crystal to synthesize 106.25MHz or a 25MHz crystal to synthesize 100MHz. The ICS843011C has excellent <1ps phase jitter performance, over the 637kHz – 10MHz integration range. The ICS843011C is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


FEATURES

- One differential 3.3V LVPECL output
- Crystal oscillator interface designed for 26.5625MHz, 18pF parallel resonant crystal
- Output frequency: 106.25MHz or 100MHz
- VCO range: 560MHz 680MHz
- RMS phase jitter @ 100MHz, using a 25MHz crystal (637kHz 10MHz): 0.29ps (typical)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) packaging


FREQUENCY TABLE

Crystal (MHz)	Output Frequency (MHz)
26.5625	106.25
25	100

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS843011C

8-Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body G Package Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Тур	De	Description
1	V _{CCA}	Power		Analog supply pin.
2	V _{EE}	Power		Negative supply pin.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	nc	Unused		No connect.
6, 7	nQ, Q	Output		Differential clock outputs. LVPECL interface levels.
8	V _{cc}	Power		Core supply pin.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{cc}	4.6V
Inputs, V _I	-0.5V to V_{cc} + 0.5V
Outputs, I _o Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\boldsymbol{\theta}_{_{JA}}$	101.7°C/W (0 mps)
Storage Temperature, T _{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 2A. Power Supply DC Characteristics, $V_{_{CC}}$ = 3.3V±5%, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		V _{cc} - 0.12	3.3	V _{cc}	V
I _{CCA}	Analog Supply Current	included in I _{EE}			12	mA
I _{EE}	Power Supply Current				90	mA

TABLE 2B. LVPECL DC CHARACTERISTICS, $V_{CC} = 3.3V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 Ω to V $_{\rm CC}$ - 2V.


TABLE 3. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		F	undamenta	l	
Frequency		25		26.5625	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW


Table 4. AC Characteristics, $V_{cc} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
E		25MHz		100		MHz
F _{out}	Output Frequency	26.5625MHz		106.25		MHz
+ii+(<i>Q</i>)	RMS Phase Jitter (Random);	106.25MHz; Integration Range: 637kHz - 10MHz		0.29		ps
<i>t</i> jit(Ø)	NOTE 1	100MHz; Integration Range: 637kHz - 10MHz		0.29		ps
t _R /t _F	Output Rise/Fall Time	20% to 80%	250		500	ps
odc	Output Duty Cycle		49		51	%

NOTE 1: Please refer to the Phase Noise Plots.



TYPICAL PHASE NOISE AT 106.25MHz



PARAMETER MEASUREMENT INFORMATION

APPLICATION INFORMATION

POWER SUPPLY FILTERING TECHNIQUES

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS843011C provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\rm CC}$ and $V_{\rm CCA}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. *Figure 1* illustrates how a 10 Ω resistor along with a 10 μ F and a .01 μ F bypass capacitor should be connected to each $V_{\rm CCA}$ pin.




FIGURE 1. POWER SUPPLY FILTERING

CRYSTAL INPUT INTERFACE

The ICS843011C has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using an 18pF parallel resonant

crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




FIGURE 2. CRYSTAL INPUT INTERFACE

APPLICATION SCHEMATIC

Figure 3A shows a schematic example of the ICS843011C. An example of LVEPCL termination is shown in this schematic. Additional LVPECL termination approaches are shown in the LVPECL Termination Application Note. In this example, an 18 pF parallel resonant 26.5625MHz crystal is used for generating

106.25MHz output frequency. The C1 = 27pF and C2 = 27pF are recommended for frequency accuracy. For different board layout, the C1 and C2 values may be slightly adjusted for optimizing frequency accuracy.




FIGURE 3A. ICS843011C SCHEMATIC EXAMPLE

PC BOARD LAYOUT EXAMPLE

Figure 3B shows an example of ICS843011C P.C. board layout. The crystal X1 footprint shown in this example allows installation of either surface mount HC49S or through-hole HC49 package. The footprints of other components in this example are listed in the *Table 6*. There should be at least one decoupling




FIGURE 3B. ICS843011C PC BOARD LAYOUT EXAMPLE

capacitor per power pin. The decoupling capacitors should be located as close as possible to the power pins. The layout assumes that the board has clean analog power ground plane.

TABLE 6. FOOTPRINT TABLE

Reference	Size
C1, C2	0402
C3	0805
C4, C5	0603
R2	0603

NOTE: Table 6, lists component sizes shown in this layout example.

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS843011C. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS843011C is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{cc} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 90mA = 311.85mW
- Power (outputs)_{Max} = 30mW/Loaded Output pair

Total Power (3.465V, with all outputs switching) = 311.85mW + 30mW = 341.85mW

2. Junction Temperature.

Junction temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_{total} + T_{A}$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_{A} =$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W per Table 5 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is: $70^{\circ}C + 0.342W * 90.5^{\circ}C/W = 101^{\circ}C$. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 5. THERMAL RESISTANCE $\theta_{_{JA}}$ FOR 8-PIN TSSOP, FORCED CONVECTION

θ _{JA} by Velocity (Meters per Second)						
Multi-Layer PCB, JEDEC Standard Test Boards	0 101.7°C/W	1 90.5°C/W	2.5 89.8°C/W			

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in *Figure 4.*




FIGURE 4. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50 Ω load, and a termination voltage of V $_{\infty}$ - 2V.

• For logic high, $V_{out} = V_{OH_{MAX}} = V_{CC_{MAX}} - 0.9V$

$$(V_{\text{CCO_MAX}} - V_{\text{OH_MAX}}) = 0.9$$

• For logic low, $V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.7V$ $(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$\begin{split} \mathsf{Pd}_{-}\mathsf{H} &= [(\mathsf{V}_{_{\mathsf{OH}_{-}\mathsf{MAX}}} - (\mathsf{V}_{_{\mathsf{CC}_{-}\mathsf{MAX}}} - 2\mathsf{V}))/\mathsf{R}_{_{-}}]^{*} (\mathsf{V}_{_{\mathsf{CC}_{-}\mathsf{MAX}}} - \mathsf{V}_{_{\mathsf{OH}_{-}\mathsf{MAX}}}) \\ &= [(2\mathsf{V} - (\mathsf{V}_{_{\mathsf{CC}_{-}\mathsf{MAX}}} - \mathsf{V}_{_{\mathsf{OH}_{-}\mathsf{MAX}}}))/\mathsf{R}_{_{-}}]^{*} (\mathsf{V}_{_{\mathsf{CC}_{-}\mathsf{MAX}}} - \mathsf{V}_{_{\mathsf{OH}_{-}\mathsf{MAX}}}) \\ &= [(2\mathsf{V} - 0.9\mathsf{V})/50\Omega]^{*} 0.9\mathsf{V} \\ &= \mathbf{19.8}\mathsf{mW} \end{split}$$

 $Pd_{L} = [(V_{ol_{MAX}} - (V_{ol_{MAX}} - 2V))/R_{L}] * (V_{ol_{MAX}} - V_{ol_{MAX}}) = [(2V - (V_{ol_{MAX}} - V_{ol_{MAX}}))/R_{L}] * (V_{ol_{MAX}} - V_{ol_{MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$

Total Power Dissipation per output pair = Pd_H + Pd_L = **30mW**

RELIABILITY INFORMATION

TABLE 6. $\boldsymbol{\theta}_{_{JA}} \text{vs.}$ Air Flow Table for 8 Lead TSSOP

θ_{JA} by Velocity (Meters per Second)					
	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	101.7°C/W	90.5°C/W	89.8°C/W		

TRANSISTOR COUNT

The transistor count for ICS843011C is: 2436

PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 7.	PACKAGE	DIMENSIONS
----------	---------	------------

SYMBOL	Millin	neters	
STMBOL	Minimum	Maximum	
N	8		
A		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
с	0.09	0.20	
D	2.90	3.10	
E	6.40 E	BASIC	
E1	4.30	4.50	
е	0.65 E	BASIC	
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843011CGLF	011CL	8 lead "Lead-Free" TSSOP	Tube	0°C to 70°C
843011CGLFT	011CL	8 lead "Lead-Free" TSSOP	Tape & Reel	0°C to 70°C

REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change		
A	T8	1 8 12	Deleted HiperClocks logo and reference sentence in General Description. Junction Temperature - updated paragraph. Ordering Information Table - deleted leaded parts, deleted tape & reel count, added nonleaded marking. Updated header and footer.	3/12/14	

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Generators & Support Products category:

Click to view products by Renesas manufacturer:

Other Similar products are found below :

CV183-2TPAG 950810CGLF 9DBV0741AKILF 9VRS4420DKLF CY25404ZXI226 CY25422SXI-004 MPC9893AE NB3H5150-01MNTXG PL602-20-K52TC ICS557GI-03LF PI6LC48P0101LIE 82P33814ANLG 840021AGLF ZL30244LFG7 PI6LC48C21LE ZL30245LFG7 PI6LC48P0405LIE PI6LC48P03LE MAX24505EXG+ ZL30163GDG2 5L1503L-000NVGI8 ZL30673LFG7 MAX24188ETK2 ZL30152GGG2 5L1503-000NVGI8 PI6C557-01BZHIEX PI6LC48C21LIE CY2542QC002 5P35023-106NLGI 5X1503L-000NLGI8 ZL30121GGG2V2 ZL30282LDG1 ZL30102QDG1 ZL30159GGG2 DS1070K ZL30145GGG2 ZL30312GKG2 MAX24405EXG2 ZL30237GGG2 SY100EL34LZG AD9518-4ABCPZ MX852BB0030 PI6LC4840ZHE AD9516-0BCPZ-REEL7 AD9574BCPZ-REEL7 PL602-21TC-R ZL30105QDG1 ZL30100QDG1 ZL30142GGG2 ZL30250LDG1