TENESAS 500MHz, Crystal-to-3.3V, 2.5V Differential LVPECL Frequeny Synthesizer

DATA SHEET


GENERAL DESCRIPTION

The 8430I-61 is a general purpose, dual output Crystal-to-3.3V, 2.5V Differential LVPECL High Frequency Synthesizer . The 8430I-61 has a selectable TEST_CLK or crystal inputs. The VCO operates at a frequency range of 250MHz to 500MHz. The VCO frequency is programmed in steps equal to the value of the input reference or crystal frequency. The VCO and output frequency can be programmed using the serial or parallel interfaces to the configuration logic. Frequency steps as small as 1MHz can be achieved using a 16MHz crystal or TEST_CLK.


FEATURES

- Dual differential 3.3V or 2.5V LVPECL outputs
- · Selectable crystal oscillator interface or LVCMOS/LVTTL TEST_CLK
- Output frequency range: 20.83MHz to 500MHz
- · Crystal input frequency range: 14MHz to 27MHz
- VCO range: 250MHz to 500MHz
- Parallel or serial interface for programming counter and output dividers
- RMS period jitter: 6ps (maximum)
- · Cycle-to-cycle jitter: 30ps (maximum)
- · Supply voltage modes: $\begin{array}{c} \mathsf{V}_{\mathsf{CC}}/\mathsf{V}_{\mathsf{CCA}}/\mathsf{V}_{\mathsf{CCO}} \\ \mathbf{3.3}/\mathbf{3.3}/\mathbf{3.3} \end{array}$ 3.3/3.3/2.5
- -40°C to 85°C ambient operating temperature
- Available in lead-free RoHS compliant package

BLOCK DIAGRAM



PIN ASSIGNMENT



32-Lead LQFP 7mm x 7mm x 1.4mm package body Y Package Top View



FUNCTIONAL DESCRIPTION

NOTE: The functional description that follows describes operation using a 16MHz crystal. Valid PLL loop divider values for different crystal or input frequencies are defined in the Input Frequency Characteristics, Table 5, NOTE 1.

The 8430I-61 features a fully integrated PLL and therefore requires no external components for setting the loop bandwidth. A parallel-resonant, fundamental crystal is used as the input to the on-chip oscillator. The output of the oscillator is divided by 16 prior to the phase detector. With a 16MHz crystal, this provides a 1MHz reference frequency. The VCO of the PLL operates over a range of 250MHz to 500MHz. The output of the M divider is also applied to the phase detector.

The phase detector and the M divider force the VCO output frequency to be M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M (either too high or too low), the PLL will not achieve lock. The output of the VCO is scaled by a divider prior to being sent to each of the LVPECL output buffers. The divider provides a 50% output duty cycle.

The programmable features of the 8430I-61 support two input modes and to program the M divider and N output divider. The two input operational modes are parallel and serial. *Figure 1* shows the timing diagram for each mode. In parallel mode, the nP_LOAD input is initially LOW. The data on inputs M0 through M8 and N0 through N2 is passed directly to the M divider and N output divider. On the LOW-to-HIGH transition of the nP_LOAD input, the data is latched and the M divider remains loaded until the next LOW transition on nP_LOAD or until a serial event occurs. As a result, the M and N bits can be hard-wired to set the M divider and N output divider to a specific default state that

will automatically occur during power-up. The TEST output is LOW when operating in the parallel input mode. The relationship between the VCO frequency, the crystal frequency and the M divider is defined as follows: $fVCO = \frac{fxtal}{10} \times M$

The M value and the required values of M0 through M8 are shown in Table 3B, Programmable VCO Frequency Function Table. Valid M values for which the PLL will achieve lock for a 16MHz reference are defined as $250 \le M \le 500$. The frequency out is defined as follows: fout = $\frac{fVCO}{N} = \frac{fxtal}{16} \times \frac{M}{N}$

Serial operation occurs when nP_LOAD is HIGH and S_LOAD is LOW. The shift register is loaded by sampling the S_DATA bits with the rising edge of S_CLOCK. The contents of the shift register are loaded into the M divider and N output divider when S_LOAD transitions from LOW-to-HIGH. The M divide and N output divide values are latched on the HIGH-to-LOW transition of S_LOAD. If S_LOAD is held HIGH, data at the S_DATA input is passed directly to the M divider and N output divider on each rising edge of S_CLOCK. The serial mode can be used to program the M and N bits and test bits T1 and T0. The internal registers T0 and T1 determine the state of the TEST output as follows:

| <u>T1</u> | T0 | TEST Output |
|-----------|----|------------------------------|
| 0 | 0 | LOW |
| 0 | 1 | S_Data, Shift Register Input |
| 1 | 0 | Output of M divider |
| 1 | 1 | CMOS Fout |




FIGURE 1. PARALLEL & SERIAL LOAD OPERATIONS



TABLE 1. PIN DESCRIPTIONS

| Number | Name | Т | уре | Description | | |
|----------------------------|------------------------------|--------|----------|--|--|--|
| 28, 29, 30 31, 32, 1, 2 | M0, M1, M2 M3, M4, M5, M6 | Input | Pulldown | M divider inputs. Data latched on LOW-to-HIGH transition of nP_ | | |
| 3, 4 | M7, M8 | Input | Pullup | LOAD input. LVCMOS / LVTTL interface levels. | | |
| 5, 7 | N0, N2 | Input | Pulldown | Determines output divider value as defined in Table 3C, | | |
| 6 | N1 | Input | Pullup | Function Table. LVCMOS / LVTTL interface levels. | | |
| 8, 16 | V_{EE} | Power | | Negative supply pins. | | |
| 9 | TEST | Output | | Test output which is ACTIVE in the serial mode of operation. Output driven LOW in parallel mode. LVCMOS interface levels. | | |
| 10 | V _{cc} | Power | | Core supply pin. | | |
| 11, 12 | FOUT1, nFOUT1 | Output | | Differential output for the synthesizer. LVPECL interface levels. | | |
| 13 | V _{cco} | Power | | Output supply pin for LVPECL outputs. | | |
| 14, 15 | FOUT0, nFOUT0 | Output | | Differential output for the synthesizer. LVPECL interface levels. | | |
| 17 | MR | Input | Pulldown | Active High Master Reset. When logic HIGH, the internal divider reset causing the true outputs FOUTx to go low and the inverted puts nFOUTx to go high. When Logic LOW, the internal dividers the outputs are enabled. Assertion of MR does not affect loaded and T values. LVCMOS / LVTTL interface levels. | | |
| 18 | S_CLOCK | Input | Pulldown | Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels. | | |
| 19 | S_DATA | Input | Pulldown | Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels. | | |
| 20 | S_LOAD | Input | Pulldown | Controls transition of data from shift register into the dividers. LVC-MOS / LVTTL interface levels. | | |
| 21 | V _{CCA} | Power | | Analog supply pin. | | |
| 22 | XTAL_SEL | Input | Pullup | Selects between crystal oscillator or test inputs as the PLL reference source. Selects XTAL inputs when HIGH. Selects TEST_CLK when LOW. LVCMOS / LVTTL interface levels. | | |
| 23 | TEST_CLK | Input | Pulldown | Test clock input. LVCMOS / LVTTL interface levels. | | |
| 24, 25 | XTAL_OUT, XTAL_ IN | Input | | Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output. | | |
| 26 | nP_LOAD | Input | Pulldown | Parallel load input. Determines when data present at M8:M0 is loaded into M divider, and when data present at N2:N0 sets the N output divider value. LVCMOS / LVTTL interface levels. | | |
| 27 | VCO_SEL | Input | Pullup | Determines whether synthesizer is in PLL or bypass mode. LVCMOS / LVTTL interface levels. | | |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------|-----------------|---------|---------|---------|-------|
| C _{IN} | Input Capacitance | | | 4 | | pF |
| R _{PULLUP} | Input Pullup Resistor | | | 51 | | kΩ |
| R _{PULLDOWN} | Input Pulldown Resistor | | | 51 | | kΩ |



TABLE 3A. PARALLEL AND SERIAL MODE FUNCTION TABLE

| | | | In | puts | | | Conditions |
|----|---------|------|------|----------|---------|--------|---|
| MR | nP_LOAD | М | N | S_LOAD | S_CLOCK | S_DATA | Conditions |
| Н | Х | Х | Х | Х | Х | Х | Reset. Forces outputs LOW. |
| L | L | Data | Data | Х | Х | Х | Data on M and N inputs passed directly to the M divider and N output divider. TEST output forced LOW. |
| L | 1 | Data | Data | L | Х | Х | Data is latched into input registers and remains loaded until next LOW transition or until a serial event occurs. |
| L | Н | Х | Х | L | 1 | Data | Serial input mode. Shift register is loaded with data on S_DATA on each rising edge of S_CLOCK. |
| L | Н | Х | Х | 1 | L | Data | Contents of the shift register are passed to the M divider and N output divider. |
| L | Н | Х | Х | \ | L | Data | M divider and N output divider values are latched. |
| L | Н | Х | Х | L | Х | Х | Parallel or serial input do not affect shift registers. |
| L | Н | Х | Х | Н | 1 | Data | S_DATA passed directly to M divider as it is clocked. |

NOTE: L = LOW

H = HIGH

X = Don't care

 \uparrow = Rising edge transition \downarrow = Falling edge transition

TABLE 3B. PROGRAMMABLE VCO FREQUENCY FUNCTION TABLE (NOTE 1)

| VCO Frequency | M Divide | 256 | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
|---------------|----------|-----|-----|----|----|----|----|----|----|----|
| (MHz) | M Divide | M8 | M7 | M6 | M5 | M4 | М3 | M2 | M1 | МО |
| 250 | 250 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 251 | 251 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 252 | 252 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 253 | 253 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| • | • | • | • | • | • | • | • | • | • | • |
| • | • | • | • | • | • | • | • | • | • | • |
| 498 | 498 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 499 | 499 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 500 | 500 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |

NOTE 1: These M divide values and the resulting frequencies correspond to a TEST_CLK or crystal frequency of 16MHz.

TABLE 3C. PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE

| | Inputs | | N Divider Value | Output Freq | uency (MHz) |
|----|--------|----|-----------------|-------------|-------------|
| N2 | N1 | N0 | N Divider value | Minimum | Maximum |
| 0 | 0 | 0 | 1 | 250 | 500 |
| 0 | 0 | 1 | 1.5 | 166.66 | 333.33 |
| 0 | 1 | 0 | 2 | 125 | 250 |
| 0 | 1 | 1 | 3 | 83.33 | 166.66 |
| 1 | 0 | 0 | 4 | 62.5 | 125 |
| 1 | 0 | 1 | 6 | 41.66 | 83.33 |
| 1 | 1 | 0 | 8 | 31.25 | 62.5 |
| 1 | 1 | 1 | 12 | 20.83 | 41.66 |



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, $V_{\rm I}$ -0.5V to $V_{\rm CC}$ + 0.5V

Outputs, I_o

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, $\theta_{JA} = 47.9^{\circ}\text{C/W}$ (0 lfpm) Storage Temperature, T $_{\text{STG}} = -65^{\circ}\text{C}$ to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$, $V_{CCO} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $T_A = -40^{\circ}\text{C}$ to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|-----------------|---------|---------|-----------------|-------|
| V _{cc} | Core Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V _{CCA} | Analog Supply Voltage | | 3.135 | 3.3 | V _{cc} | V |
| | Output Cupply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V _{cco} | Output Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| I _{EE} | Power Supply Current | | | | 155 | mA |
| I _{CCA} | Analog Supply Current | | | | 15 | mA |

Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$, $V_{CCO} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, Ta = -40°C to 85° C to $85^{$

| Symbol | Parameter | <i>></i> 00 | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|----------------------------------|--|--|---------|---------|-----------------------|-------|
| V _{IH} | Input High Voltage | M0:M8, N0:N2, MR, S_LOAD, S_DATA, S_CLOCK, nP_ LOAD, VCO_SEL, XTAL_SEL | | 2 | | V _{cc} + 0.3 | V |
| | | TEST_CLK | | 2 | | V _{cc} + 0.3 | V |
| V _{IL} | V _⊩ Input Low Voltage | M0:M8, N0:N2, MR, S_LOAD, S_DATA, S_CLOCK, nP_ LOAD, VCO_SEL, XTAL_SEL | | -0.3 | | 0.8 | V |
| | | TEST_CLK | | -0.3 | | 1.3 | V |
| I _{IH} | Input High Current | M0-M4, M6-M8, N0, N1, MR, S_CLOCK, TEST_CLK, S_ DATA, S_LOAD, nP_LOAD | V _{CC} = V _{IN} = 3.465V | | | 150 | μΑ |
| | | M5, XTAL_SEL, VCO_SEL | $V_{CC} = V_{IN} = 3.465V$ | | | 5 | μΑ |
| I _{IL} | Input | M0-M4, M6-M8, N0, N1, MR, S_CLOCK, TEST_CLK, S_ DATA, S_LOAD, nP_LOAD | $V_{CC} = 3.465V,$ $V_{IN} = 0V$ | -5 | | | μА |
| IL | Low Current | M5, XTAL_SEL, VCO_SEL | $V_{CC} = 3.465V,$ $V_{IN} = 0V$ | -150 | | | μΑ |
| V _{OH} | Output High Voltage | TEST; NOTE 1 | V _{cc} = 3.465V | 2.6 | | | V |
| V _{OL} | Output Low Voltage | TEST; NOTE 1 | | | | 0.5 | V |

NOTE 1: Outputs terminated with 50 Ω to $V_{cc}/2$.



Table 4C. LVPECL DC Characteristics, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$, $V_{CCO} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, Ta = -40°C to 85° C

| Symbol | Parameter Test Conditions | | Minimum | Typical | Maximum | Units |
|--------------------|-----------------------------------|--|------------------------|---------|------------------------|-------|
| V _{OH} | Output High Voltage; NOTE 1 | | V _{cco} - 1.4 | | V _{cco} - 0.9 | ٧ |
| V _{OL} | Output Low Voltage; NOTE 1 | | V _{cco} - 2.0 | | V _{cco} - 1.7 | V |
| V _{SWING} | Peak-to-Peak Output Voltage Swing | | 0.6 | | 1.0 | V |

All AC parameters guaranteed for $V_{cc} = V_{cca} = V_{cco} = 3.3V \pm 5\%$. NOTE 1: Outputs terminated with 50 Ω to V_{cco} - 2V. See "Parameter Measurement Information" section, "3.3V Output Load Test Circuit" figure.

 $\textbf{TABLE 5. INPUT FREQUENCY CHARACTERISTICS, V}_{\text{CC}} = V_{\text{CCA}} = 3.3 \text{V} \pm 5\%, V_{\text{CCO}} = 3.3 \text{V} \pm 5\% \text{ or } 2.5 \text{V} \pm 5\%, T_{\text{A}} = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}$

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|--------|--------------------|-------------------------|-----------------|---------|---------|---------|-------|
| It I | Input Frequency | TEST_CLK; NOTE 1 | | 14 | | 27 | MHz |
| | | XTAL_IN XTAL_OUT NOTE 1 | | 14 | | 27 | MHz |
| | | S_CLOCK | | | | 50 | MHz |

NOTE 1: For the input crystal and TEST_CLK frequency range, the M value must be set for the VCO to operate within the 250MHz to 500MHz range. Using the minimum input frequency of 14MHz, valid values of M are $286 \le M \le 511$. Using the maximum input frequency of 27MHz, valid values of M are $149 \le M \le 296$.

TABLE 6. CRYSTAL CHARACTERISTICS

| Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------------------------|-----------------|---------|---------|---------|-------|
| Mode of Oscillation | | Fu | ıl | | |
| Frequency | | 14 | | 27 | MHz |
| Equivalent Series Resistance (ESR) | | | | 50 | Ω |
| Shunt Capacitance | | | | 7 | pF |
| Drive Level | | | | 1 | mW |



Table 7A. AC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-------------------|--------------------------------|----------------------------------|-----------------|---------|---------|---------|-------|
| F _{out} | Output Frequency | У | | 20.83 | | 500 | MHz |
| | Cycle to Cycle litter NOTE 1 0 | | N ≠ 1.5 | | | 30 | ps |
| tjit(cc) | Cycle-to-Cycle Ji | Cycle-to-Cycle Jitter; NOTE 1, 2 | | | | 100 | ps |
| tjit(per) | Period Jitter, RMS | S; NOTE 1 | N ≠ 1.5 | | | 6 | ps |
| tsk(o) | Output Skew; NO | TE 2, 3 | | | | 15 | ps |
| t_R/t_F | Output Rise/Fall | Гime | 20% to 80% | 200 | | 700 | ps |
| | Setup Time | M, N to nP_LOAD | | 5 | | | ns |
| t _s | | S_DATA to S_CLOCK | | 5 | | | ns |
| | | S_CLOCK to S_LOAD | | 5 | | | ns |
| | | M, N to nP_LOAD | | 5 | | | ns |
| t _H | Hold Time | S_DATA to S_CLOCK | | 5 | | | ns |
| | | S_CLOCK to S_LOAD | | 5 | | | ns |
| | Output Duty Cycle | | Even N divides | 48 | | 52 | % |
| odc | | | Odd N divides | 45 | | 55 | % |
| t _{LOCK} | PLL Lock Time | | | | | 1 | ms |

See Parameter Measurement Information section.

NOTE 1: Jitter performance using XTAL inputs.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

 $\textbf{Table 7B. AC Characteristics,} \ \textbf{V}_{\text{CC}} = \textbf{V}_{\text{CCA}} = 3.3 \text{V} \pm 5\%, \ \textbf{V}_{\text{CCO}} = 2.5 \text{V} \pm 5\%, \ \textbf{Ta} = \text{-}40 ^{\circ} \text{C} \ \text{to } 85 ^{\circ} \text{C} = 1.0 ^{\circ} \text{C} \ \text{To } 1.0 ^{\circ} \text{C} = 1.0 ^{\circ} \text{C} \ \text{To } 1.0 ^{\circ} \text{C} = 1.0 ^{\circ}$

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|--------------------------------|----------------------------------|-------------------|-----------------|---------|---------|---------|-------|
| F _{out} | Output Frequency | | | 20.83 | | 500 | MHz |
| tiit(00) | Cycle-to-Cycle Jitter; NOTE 1, 2 | | N ≠ 1.5 | | | 35 | ps |
| tjit(cc) | | | N = 1.5 | | | 140 | ps |
| tjit(per) | Period Jitter, RMS; NOTE 1 | | N ≠ 1.5 | | | 6 | ps |
| tsk(o) | Output Skew; NOTE 2, 3 | | | | | 30 | ps |
| t _R /t _F | Output Rise/Fall Time | | 20% to 80% | 200 | | 700 | ps |
| | Setup Time | M, N to nP_LOAD | | 5 | | | ns |
| t _s | | S_DATA to S_CLOCK | | 5 | | | ns |
| | | S_CLOCK to S_LOAD | | 5 | | | ns |
| | | M, N to nP_LOAD | | 5 | | | ns |
| t _H | Hold Time | S_DATA to S_CLOCK | | 5 | | | ns |
| | | S_CLOCK to S_LOAD | | 5 | | | ns |
| odc | Output Duty Cycle | | Even N divides | 47 | | 53 | % |
| | | | Odd N divides | 45 | | 55 | % |
| t _{LOCK} | PLL Lock Time | | | | | 1 | ms |

See Parameter Measurement Information section.

NOTE 1: Jitter performance using XTAL inputs.


NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.




PARAMETER MEASUREMENT INFORMATION







3.3V/3.3V OUTPUT LOAD AC TEST CIRCUIT



3.3V/2.5V OUTPUT LOAD AC TEST CIRCUIT




OUTPUT SKEW




1000 Cycles

PERIOD JITTER



CYCLE-TO-CYCLE JITTER



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 8430I-61 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\rm CC}, \, V_{\rm CCA}, \,$ and $V_{\rm CCO}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 2 illustrates how a 10Ω resistor along with a $10\mu F$ and a $.01\mu F$ bypass capacitor should be connected to each $V_{\rm CCA}$ pin. The 10Ω resistor can also be replaced by a ferrite bead.





FIGURE 2. POWER SUPPLY FILTERING

CRYSTAL INPUT INTERFACE

The 8430I-61 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 3* below were determined using an 18pF parallel resonant crystal and were chosen to minimize the ppm error.

These same capacitor values will tune any 18pF parallel resonant crystal over the frequency range and other parameters specified in this data sheet. The optimum C1 and C2 values can be slightly adjusted for different board layouts.





RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

CRYSTAL INPUT:

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from XTAL_IN to ground.

TEST_CLK INPUT:

For applications not requiring the use of the test clock, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the TEST_CLK to ground.

LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

TEST OUTPUT:

The unused TEST output can be left floating. There should be no trace attached.

LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

LVCMOS TO XTAL INTERFACE

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 4*. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires

that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and making R2 50Ω .




FIGURE 4. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE



TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive

 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. There are a few simple termination schemes. *Figures 5A and 5B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 5A. LVPECL OUTPUT TERMINATION




FIGURE 5B. LVPECL OUTPUT TERMINATION



TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 6A and Figure 6B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 Ω to V_{CC} - 2V. For V_{CCO} = 2.5V, the V_{CCO} - 2V is very close to

ground level. The R3 in Figure 6B can be eliminated and the termination is shown in *Figure 6C*.




FIGURE 6A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 6B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 6C. 2.5V LVPECL TERMINATION EXAMPLE



LAYOUT GUIDELINE

The schematic of the 8430I-61 layout example used in this layout guideline is shown in *Figure 7A*. The 8430I-61 recommended PCB board layout for this example is shown in *Figure 7B*. This layout example is used as a general guideline. The layout in the

actual system will depend on the selected component types, the density of the components, the density of the traces, and the stack up of the P.C. board.




FIGURE 7A. SCHEMATIC OF RECOMMENDED LAYOUT



The following component footprints are used in this layout example: All the resistors and capacitors are size 0603.

POWER AND GROUNDING

Place the decoupling capacitors C14 and C15 as close as possible to the power pins. If space allows, placing the decoupling capacitor at the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin generated by the via.

Maximize the pad size of the power (ground) at the decoupling capacitor. Maximize the number of vias between power (ground) and the pads. This can reduce the inductance between the power (ground) plane and the component power (ground) pins.

If V_{CCA} shares the same power supply with V_{CC} , insert the RC filter R7, C11, and C16 in between. Place this RC filter as close to the V_{CCA} pin as possible.

CLOCK TRACES AND TERMINATION

The component placements, locations and orientations should be arranged to achieve the best clock signal quality. Poor clock signal quality can degrade the system performance or cause system failure. In the synchronous high-speed digital system, the clock signal is less tolerable to poor signal quality than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The trace shape and the trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The traces with 50Ω transmission lines TL1 and TL2 at FOUT and nFOUT should have equal delay and run adjacent to each other. Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
- Keep the clock trace on the same layer. Whenever possible, avoid any vias on the clock traces. Any via on the trace can affect the trace characteristic impedance and hence degrade signal quality.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow more space between the clock trace and the other signal trace.
- Make sure no other signal trace is routed between the clock trace pair.

The matching termination resistors R1, R2, R3 and R4 should be located as close to the receiver input pins as possible. Other termination schemes can also be used but are not shown in this example.

CRYSTAL

The crystal X1 should be located as close as possible to the pins 24 (XTAL_OUT) and 25 (XTAL_IN). The trace length between the X1 and U1 should be kept to a minimum to avoid unwanted parasitic inductance and capacitance. Other signal traces should not be routed near the crystal traces.




FIGURE 7B. PCB BOARD LAYOUT FOR 8430I-61



Power Considerations

This section provides information on power dissipation and junction temperature for the 8430I-61. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 8430I-61 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 155mA = 537.1mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair
 If all outputs are loaded, the total power is 2 * 30mW = 60mW

Total Power _{MAX} (3.465V, with all outputs switching) = 537.1mW + 60mW = 597.1mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + TA

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θJA must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 42.1°C/W per Table 8 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.597\text{W} * 42.1^{\circ}\text{C/W} = 110.1^{\circ}\text{C}$. This is well below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 8. Thermal Resistance θ_{JA} for 32-pin LQFP, Forced Convection

θJA by Velocity (Linear Feet per Minute)

 O
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 67.8°C/W
 55.9°C/W
 50.1°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 47.9°C/W
 42.1°C/W
 39.4°C/W


NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 8.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{cco} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CCO_MAX} - 0.9V$$

$$(V_{CCO_MAX} - V_{OH_MAX}) = 0.9V$$

• For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CCO_MAX} - 1.7V$$

$$(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH_MAX} - (V_{CCO_MAX} - 2V))/R_{L}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - (V_{CCO_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_L = [(V_{OL_MAX} - (V_{CCO_MAX} - 2V))/R_L] * (V_{CCO_MAX} - V_{OL_MAX}) = [(2V - (V_{CCO_MAX} - V_{OL_MAX}))/R_L] * (V_{CCO_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW



RELIABILITY INFORMATION

Table 9. $\theta_{\text{JA}} \text{vs. Air Flow Table for 32 Lead LQFP}$

θ_{JA} by Velocity (Linear Feet per Minute)

| | 0 | 200 | 500 |
|--|----------|----------|----------|
| Single-Layer PCB, JEDEC Standard Test Boards | 67.8°C/W | 55.9°C/W | 50.1°C/W |
| Multi-Layer PCB, JEDEC Standard Test Boards | 47.9°C/W | 42.1°C/W | 39.4°C/W |

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for 8430I-61 is: 4258



PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP




TABLE 10. PACKAGE DIMENSIONS

| JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS | | | | |
|---|----------------|---------|---------|--|
| 0,445.01 | ВВА | | | |
| SYMBOL | MINIMUM | NOMINAL | MAXIMUM | |
| N | 32 | | | |
| Α | | | 1.60 | |
| A1 | 0.05 | | 0.15 | |
| A2 | 1.35 | 1.40 | 1.45 | |
| b | 0.30 | 0.37 | 0.45 | |
| С | 0.09 | | 0.20 | |
| D | 9.00 BASIC | | | |
| D1 | 7.00 BASIC | | | |
| D2 | 5.60 Ref. | | | |
| E | 9.00 BASIC | | | |
| E1 | 7.00 BASIC | | | |
| E2 | 5.60 Ref. | | | |
| е | 0.80 BASIC | | | |
| L | 0.45 0.60 0.75 | | 0.75 | |
| θ | 0° | | 7° | |
| ccc | | | 0.10 | |

Reference Document: JEDEC Publication 95, MS-026



Table 11. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
|-------------------|--------------|--------------------------|--------------------|---------------|
| 8430AYI-61LF | ICS8430Al61L | 32 Lead "Lead-Free" LQFP | tray | -40°C to 85°C |
| 8430AYI-61LFT | ICS8430Al61L | 32 Lead "Lead-Free" LQFP | tape & reel | -40°C to 85°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



| REVISION HISTORY SHEET | | | | | |
|--------------------------------------|-------------------------|-----------------------------------|--|----------|--|
| Rev Table Page Description of Change | | | | Date | |
| А | T7 | 1 6 | Features Section - changed Supply Voltage bullet. AC Table - Added 3V Note. | 10/21/04 | |
| В | T4C T5 | 1 2 6 6 9 17 | Features Section - added Lead-Free bullet. Supply voltage bullet added supply modes. Updated Parallel & Serial Load Operations Diagram. LVPECL DC Characteristics Table added "NOTE: All DC parameters". Crystal Characteristics Table - added Drive Level. Recommendations for Unused Input and Output Pins. Ordering Information Table - added Lead-Free part number and note. | 7/12/05 | |
| В | T11 | 8 9 17 | Updated Output Load AC Test Circuit diagram. Updated Recommendations for Unused Input and Output Pins. Ordering Information Table - added lead-free marking. | 2/17/06 | |
| С | T1 T4A T7A T7B | 1 3 5 7 7 10 13 | Pin Assignment - swapped pins 24 & 25. Pin Description table - pin 24 now XTAL_OUT and pin 25 now XTAL_IN. Power Supply table - changed V _{CCA} from 3.465V max. to V _{CC} max., and changed I _{CCA} from 55mA max. to 15mA max. Added 2.5V output. 3.3V AC Characteristics table - added test condition to Period Jitter. Added 3.3V/2.5V AC Characteristics table. Corrected 3.3V Output Load AC Test Circuit Diagram. Added 3.3V/2.5V Output Load AC Test Circuit Diagram. Added LVCMOS to XTAL Interface section. Updated Schematic Layout. | 6/2/06 | |
| D | T11 | 19 21 | Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page. | 7/27/10 | |
| D | T11 | 19 | Ordering Information - removed leaded devices. Updated data sheet format. | 10/15/15 | |



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Synthesizer/Jitter Cleaner category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

MPC9230EIR2 PL902166USY 954204CGLF 9LPRS485DGLF PL902167USY MAXREFDES161# 8V19N490ABDGI LMK04821NKDT CDCE937QPWRQ1 PI6CX201ALE 9LPRS355BGLF CDCEL913IPWRQ1 ABMJB-903-101UMG-T5 ABMJB-903-150UMG-T5 ABMJB-903-151UMG-T5 AD9542BCPZ AD9578BCPZ 9FG104EFILF 9FG104EFLF 308RILF 840001BGI-25LF 843004AGLF 843801AGI-24LF 844004BGI-01LF 844S42BKILF 8A34044C-000NLG 954226AGLF 9FG108EFLF 9LPR363EGLF 9LPRS355BKLF 9LPRS365BGLF MK2703BSILF GS4915-INE3 9DB306BLLF ABMJB-902-155USY-T5 ABMJB-902-156USY-T5 ABMJB-902-Q76USY-T5 ABMJB-902-Q76USY-T5