# Renesns <br> FemtoClock ${ }^{\circledR}$ NG Crystal-to-LVDS Clock Synthesizer 

## General Description

The 844 N 255 I is a 6-output clock synthesizer designed for wireless infrastructure clock applications. The device uses IDT's fourth generation FemtoClock® NG technology for an optimum of high clock frequency and low phase noise performance, combined with a low power consumption and high power supply noise rejection. The reference frequency is selectable and the following frequency is supported: 25 MHz . The synthesizer generates selectable $156.25 \mathrm{MHz}, 125 \mathrm{MHz}, 100 \mathrm{MHz}, 50 \mathrm{MHz}$ and 25 MHz clock signals. The device is optimized for very low phase noise and cycle to cycle jitter. The synthesized clock frequency and the phase-noise performance are optimized for driving SRIO 1.3 and 2.0 SerDes reference, DSP and host-processor clocks. The device supports a 2.5 V voltage supply and is packaged in a small, lead-free (RoHS 6) 48 -lead VFQFN package. The extended temperature range supports wireless infrastructure, telecommunication and networking end equipment requirements.

## Features

- $4^{\text {TH }}$ generation FemtoClock® $N G$ technology
- Selectable $156.25 \mathrm{MHz}, 125 \mathrm{MHz}, 100 \mathrm{MHz}, 50 \mathrm{MHz}$ and 25 MHz output clock signals synthesized from a 25 MHz reference frequency
- Six differential LVDS clock outputs
- Crystal interface designed for a 25 MHz crystal
- RMS phase jitter @ 156.25 MHz , using a 25 MHz crystal ( $1 \mathrm{MHz}-20 \mathrm{MHz}$ ): 0.27ps (typical)
- Internal regulator for optimum noise rejection
- LVCMOS interface levels for the frequency select and output enable inputs
- Full 2.5 V supply voltage
- Lead-free (RoHS 6) 48-lead VFQFN package
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ambient operating temperature


## Block Diagram



## Pin Assignment



## Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1, 36, 37, 38, 39, 48 | GND | Power |  | Power supply ground. |
| 2 | $\mathrm{V}_{\text {DDOA }}$ | Power |  | Output supply pin for the output QA. |
| 3, 4 | QA, nQA | Output |  | Differential clock output A. LVDS interface levels. |
| 5 | GNDA | Power |  | Power supply ground for the output QA. |
| 6 | nOEA | Input | Pulldown | Output enable input. See Table 3G. LVCMOS/LVTTL interface levels. |
| 7 | nOEB | Input | Pulldown | Output enable input. See Table 3H. LVCMOS/LVTTL interface levels. |
| 8 | $\mathrm{V}_{\text {DDOB }}$ | Power |  | Output supply pin for the Bank QB outputs. |
| $\begin{gathered} 9,10 \\ 11,12 \end{gathered}$ | $\begin{aligned} & \text { QB0, nQB0, } \\ & \text { QB1, nQB1 } \end{aligned}$ | Output |  | Differential clock outputs (Bank B). LVDS interface levels. |
| 13 | GNDB | Power |  | Power supply ground for the outputs QB0 and QB1. |
| 14 | FSELB | Input | Pulldown | Frequency select input for Bank B outputs. See Table 3C. LVCMOS/LVTTL interface levels. |
| 15 | GNDC | Power |  | Power supply ground for the output QC. |
| 16, 17 | QC, nQC | Output |  | Differential clock output C. LVDS interface levels. |
| 18 | $\mathrm{V}_{\text {DDOC }}$ | Power |  | Output supply pin for the output QC. |
| 19 | nOEC | Input | Pulldown | Output enable input. See Table 3I. LVCMOS/LVTTL interface levels. |
| 20 | FSELC | Input | Pullup | Frequency select input for output QC. See Table 3D. LVCMOS/LVTTL interface levels. |
| 21, 34, 40, 41, 43 | $\mathrm{V}_{\mathrm{DD}}$ | Power |  | Core supply pin. |
| 22 | FSELD | Input | Pulldown | Frequency select input for output QD. See Table 3E. LVCMOS/LVTTL interface levels. |
| 23 | nOED | Input | Pulldown | Output enable input. See Table 3J. LVCMOS/LVTTL interface levels. |
| 24 | GNDD | Power |  | Power supply ground for the output QD. |
| 25, 26 | nQD, QD | Output |  | Differential clock output D. LVDS interface levels. |
| 27 | $\mathrm{V}_{\text {DDOD }}$ | Power |  | Output supply pin for the output QD. |
| 28 | FSELE | Input | Pullup | Frequency select input for output QE. See Table 3F. LVCMOS/LVTTL interface levels. |
| 29 | GNDE | Power |  | Power supply ground for the output QE. |
| 30, 31 | nQE, QE | Output |  | Differential clock output E. LVDS interface levels. |
| 32 | $V_{\text {DDOE }}$ | Power |  | Output supply pin for the output QE. |
| 33 | nOEE | Input | Pulldown | Output enable input. See Table 3K. LVCMOS/LVTTL interface levels. |
| 35 | $\mathrm{V}_{\text {DDA }}$ | Power |  | Analog power supply. |
| 42 | MSEL | Input | Pulldown | Unused control input. Connect to logic LOW level. See Table 3A. LVCMOS/LVTTL interface levels. |
| $\begin{aligned} & 44, \\ & 45 \end{aligned}$ | $\begin{aligned} & \text { XTAL_IN, } \\ & \text { XTAL_OUT } \end{aligned}$ | Input |  | Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output. |
| 46 | REF_SEL | Input | Pulldown | Reference select input. See Table 3B for function. LVCMOS/LVTTL interface levels. |
| 47 | REF_CLK | Input | Pulldown | Alternative reference clock input. See Table 3B. LVCMOS/LVTTL interface levels. |

NOTE: Pulldown and Pullup refer to an internal input resistors. See Table 2, Pin Characteristics, for typical values.

## Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 3.5 |  | pF |
| $\mathrm{R}_{\text {PULLDOWN }}$ | Input Pulldown Resistor |  |  | 51 |  | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {PULLUP }}$ | Input Pullup Resistor |  |  | 51 |  | $\mathrm{k} \Omega$ |

## Function Tables

Table 3A. Input Reference Frequency and PLL Feedback Multiplier

| Reference Frequency Select | Reference Frequency |  |
| :---: | :---: | :---: |
| MSEL | $\mathbf{f}_{\text {ref }}$ |  |
| 0 (default) | 25 MHz |  |

Table 3B. PLL Reference Clock Select Function Table

| Input |  |
| :---: | :--- |
| REF_SEL | Operation |
| 0 (default) | The crystal interface is selected as reference clock. Crystal frequency is 25 MHz. |
| 1 | The external reference input REF_CLK is selected. |

NOTE: REF_SEL is an asynchronous control.

Table 3C. Output QB[1:0] Frequency Select Function Table

| Input |  |
| :---: | :---: |
| FSELB | QB[1:0], nQB[1:0] Frequency (MHz) |
| 0 (default) |  |
| 1 | 100 |

NOTE: FSELB is an asynchronous control.
Table 3D. Output QC Frequency Select Function Table

| Input | QC, nQC Frequency (MHz) |
| :---: | :---: |
| FSELC |  |
| 0 | 125 |
| 1 (default) | 100 |

NOTE: FSELC is an asynchronous control.
Table 3E. Output QD Frequency Select Function Table

| Input | QD, nQD Frequency (MHz) |
| :---: | :---: |
| FSELD |  |
| 0 (default) | 50 |
| 1 | 25 |

NOTE: FSELD is an asynchronous control.

Table 3F. Output QE Frequency Select Function Table

| Input | QE, nQE Frequency (MHz) |
| :---: | :---: |
| FSELE |  |
| 0 | 50 |
| 1 (default) | 25 |

NOTE 1: FSELE is an asynchronous control.

Table 3G. nOEA Output Enable Function Table

| Input | QA, nQA Frequency (MHz) |
| :---: | :---: |
| nOEA |  |
| 0 (default) | Output enabled |
| 1 | Output disabled in high-impedance state |

NOTE: nOEA is an asynchronous control.

Table 3H. nOEB Output Enable Function Table

| Input | Operation |
| :---: | :---: |
| nOEB |  |
| 0 (default) | QB0, nQB0 - QB1, nQB1 outputs are enabled |
| 1 | QB0, nQB0 - QB1, nQB1 Outputs are disabled (high-impedance) |

NOTE: nOEB is an asynchronous control.

Table 3I. nOEC Output Enable Function Table

| Input | Operation |
| :---: | :---: |
| nOEC |  |
| 0 (default) | QC, nQC output is enabled |
| 1 | QC, nQC output is disabled (high-impedance) |

NOTE: nOEC is an asynchronous control.

Table 3J. nOED Output Enable Function Table

| Input |  |
| :---: | :---: |
| nOED | Operation |
| 0 (default) | QD, nQD output is enabled |
| 1 | QD, nQD output is disabled (high-impedance) |

NOTE: nOED is an asynchronous control.

Table 3K. nOEE Output Enable Function Table

| Input | Operation |
| :---: | :---: |
| nOEE |  |
| 0 (default) | QE, nQE output is enabled |
| 1 | QE, nQE is disabled (high-impedance) |

NOTE 1: nOEE is an asynchronous control.

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 3.63 V |
| Inputs, $\mathrm{V}_{\mathrm{I}}$ |  |
| Crystal Inputs | 0 V to 2 V |
| Other Inputs | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Outputs, $\mathrm{I}_{\mathrm{O}}$ |  |
| Continuous Current | 10 mA |
| Surge Current | 15 mA |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$ | $29^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |
| Storage Temperature, TSTG | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| ESD - Human Body Model, NOTE 1 | 2000 V |
| ESD - Charged Device Model, NOTE 1 | 1500 V |

NOTE 1: According to JEDEC/JESD 22-A114/22-C101.

## DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDOx}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Core Supply Voltage |  | 2.375 | 2.5 V | 2.625 | V |
| $\mathrm{~V}_{\mathrm{DDA}}$ | Analog Supply Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.24$ | 2.5 V | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{DDOX}}$ | Output Supply Voltage |  | 2.375 | 2.5 V | 2.625 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current |  |  |  | 140 | mA |
| $\mathrm{I}_{\mathrm{DDA}}$ | Analog Supply Current |  |  |  | 24 | mA |
| $\mathrm{I}_{\text {DDOx }}$ | Output Supply Current |  |  |  | 111 | mA |

NOTE: $V_{\text {DDOX }}$ denotes $V_{\text {DDOA }}, V_{\text {DDOB }}, V_{\text {DDOC }}, V_{\text {DDOD }}$, and $V_{\text {DDOE }}$.
NOTE: $I_{D D O X}$ denotes $I_{D D O A} I_{D D O B} I_{D D O C} I_{D D O D}$ and $I_{\text {DDOE }}$
Table 4B. LVCMOS/LVTTL Input DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDOX}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | -0.3 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input <br> High Current | nOE[A:E], <br> REF_CLK, REF_SEL, FSELB, FSELD, MSEL | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=2.625 \mathrm{~V}$ |  |  | 150 | $\mu \mathrm{A}$ |
|  |  | FSELC, FSELE | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=2.625 \mathrm{~V}$ | 5 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input <br> Low Current | nOE[A:E], <br> REF_CLK, REF_SEL, FSELB, FSELD, MSEL | $\mathrm{V}_{\mathrm{DD}}=2.625 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |
|  |  | FSELC, FSELE | $\mathrm{V}_{\mathrm{DD}}=2.625 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  |  | -150 | $\mu \mathrm{A}$ |

NOTE: $V_{\text {DDOX }}$ denotes $V_{D D O A}, V_{D D O B}, V_{D D O C}, V_{D D O D}$, and $V_{\text {DDOE }}$.

Table 4C. LVDS DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDOx}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OD}}$ | Differential Output Voltage |  | 247 |  | 454 | mV |
| $\Delta \mathrm{V}_{\mathrm{OD}}$ | $\mathrm{V}_{\mathrm{OD}}$ Magnitude Change |  |  |  | 50 | mV |
| $\mathrm{V}_{\mathrm{OS}}$ | Offset Voltage |  | 1.125 |  | 1.375 | V |
| $\Delta \mathrm{~V}_{\mathrm{OS}}$ | $\mathrm{V}_{\mathrm{OS}}$ Magnitude Change |  |  |  | 50 | mV |

NOTE: $V_{\text {DDOX }}$ denotes $V_{\text {DDOA }}, V_{\text {DDOB }}, V_{\text {DDOC }}, V_{D D O D}$, and $V_{\text {DDOE }}$.
Table 5. Crystal Characteristics

| Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Mode of Oscillation |  | Fundamental |  |  |  |
| Frequency |  |  | 25 |  |  |
| Equivalent Series Resistance (ESR) |  |  |  | 80 | $\Omega$ |
| Shunt Capacitance |  |  |  | 7 | pF |
| Drive Level |  |  | 205 |  | $\mu \mathrm{~W}$ |

AC Electrical Characteristics
Table 6. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDOX}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {OUT }}$ | Output Frequency | QA |  | 125 |  | 156.25 | MHz |
|  |  | QB, QC |  | 100 |  | 125 | MHz |
|  |  | QD |  | 25 |  | 50 | MHz |
|  |  | QE |  | 25 |  | 50 | MHz |
| $\mathrm{f}_{\text {REF }}$ | Reference Frequency |  |  |  | 25 |  | MHz |
| tiji(Ø) | RMS Phase Jitter (Random); NOTE 1 | 156.25 MHz | Integration Range: $1 \mathrm{MHz}-20 \mathrm{MHz}$ |  | 0.27 | 0.34 | ps |
|  |  |  | Integration Range: $12 \mathrm{kHz}-20 \mathrm{MHz}$ |  | 0.30 | 0.39 | ps |
|  |  | 125 MHz | Integration Range: $12 \mathrm{kHz}-20 \mathrm{MHz}$ |  | 0.30 | 0.43 | ps |
|  |  |  | Integration Range: $10 \mathrm{kHz}-1.5 \mathrm{MHz}$ |  | 0.26 | 0.40 | ps |
|  |  |  | Integration Range: $1.5 \mathrm{MHz}-62.5 \mathrm{MHz}$ |  | 0.25 | 0.40 | ps |
|  |  | 100 MHz | Integration Range: $12 \mathrm{kHz}-20 \mathrm{MHz}$ |  | 0.31 | 0.43 | ps |
|  |  |  | Integration Range: $10 \mathrm{kHz}-1.5 \mathrm{MHz}$ |  | 0.26 | 0.38 | ps |
|  |  |  | Integration Range: $1.5 \mathrm{MHz}-50 \mathrm{MHz}$ |  | 0.28 | 0.42 | ps |
| $\Phi_{N}$ | Single-Side Band Noise Power | 156.25 MHz | Offset: 100 Hz |  | -58 |  | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  |  | Offset: 1kHz |  | -117 |  | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  |  | Offset: 10kHz |  | -127 |  | dBc/Hz |
|  |  |  | Offset: 100kHz |  | -133 |  | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  |  | Offset: 20MHz |  | -157 |  | dBc/Hz |
| tit(cc) | Cycle-to-Cycle Jitter; NOTE 2 |  | 100 MHz |  |  | 6.8 | ps |
|  |  |  | 125 MHz |  |  | 6.7 | ps |
|  |  |  | 156.25 MHz |  |  | 7.3 | ps |
| tsk(b) | Bank Skew; NOTE 2, 3 | $\begin{aligned} & \text { QB[0:1], } \\ & \text { nQB[0:1] } \end{aligned}$ |  |  | 8 | 16 | ps |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time |  | 20\% to 80\% | 250 |  | 650 | ps |
| t LOCK | PLL Lock Time |  |  |  |  | 10 | ms |
| odc | Output Duty Cycle |  |  | 48 |  | 52 | \% |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
NOTE: Characterized with 25 MHz crystal, unless otherwise noted.
NOTE: $\mathrm{V}_{\text {DDOX }}$ denotes $\mathrm{V}_{\text {DDOA }}, \mathrm{V}_{\text {DDOB }}, \mathrm{V}_{\text {DDOC }}, \mathrm{V}_{\text {DDOD }}$, and $\mathrm{V}_{\text {DDOE. }}$
NOTE 1: Please refer to the phase noise plots.
NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 3: Defined as skew within a bank of outputs at the same voltage and with equal load conditions.

## Typical Phase Noise at 156.25 MHz



## Parameter Measurement Information



## LVDS Output Load AC Test Circuit



## Cycle-to-Cycle Jitter



## Output Duty Cycle/Pulse Width/Period



RMS Phase Jitter


## Bank Skew



## Output Rise/Fall Time

## Parameter Measurement Information, continued



## Lock Time

## Differential Output Voltage Setup




Offset Voltage Setup

## Applications Information

## Interface to IDT SRIO Switches

The 844 N 255 I is designed for driving the differential reference clock input (REF_CLK) of IDT's SRIO 1.3 and 2.0 switch devices. The LVDS outputs of the ICS844N255I have the low-jitter, differential voltage and impedance characteristics required to provide a high-quality 156.25 MHz clock signal for both SRIO 1.3 and 2.0 switch devices. Please refer to Fgure 1 for a suggested interfaces. In Figure 1, the AC-coupling capacitors are mandatory by the IDT SRIO switch devices. The differential REF_CLK input is internally re-biased and AC-terminated. The interface circuit is optimized for $50 \Omega$ transmission lines and generates the voltage swing required to reliably drive the clock reference input of a IDT SRIO switch. Please refer to IDT's SRIO device datasheet for more details.

Figure 1 shows the recommended interface circuit for driving the 156.25 MHz reference clock of an IDT SRIO 2.0 switch by a LVDS output of the ICS844N255I. The LVDS-to-differential interface as shown in Figure 1 does not require any external termination resistors: the ICS844N255I driver contains an internal source termination at QA0 and QA1. The differential REF_CLK input contains an internal AC-termination $\left(R_{\mathrm{L}}\right)$ and re-bias ( $\mathrm{V}_{\mathrm{BIAS}}$ ).


Figure 1. LVDS-to-SRIO 2.0 Reference Clock Interface

## Recommendations for Unused Input and Output Pins

## Inputs:

## LVCMOS Control Pins

All control pins have internal pullups and pulldowns; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k} \Omega$ resistor can be used.

## Outputs:

LVDS Outputs
All unused LVDS output pairs can be either left floating or terminated with $100 \Omega$ across. If they are left floating, there should be no trace attached.

## Crystal Inputs

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1 \mathrm{k} \Omega$ resistor can be tied from XTAL_IN to ground.

## REF_CLK Input

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a $1 \mathrm{k} \Omega$ resistor can be tied from the REF_CLK to ground.

## Overdriving the XTAL Interface

The XTAL_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL_OUT pin can be left floating. The amplitude of the input signal should be between 500 mV and 1.8 V and the slew rate should not be less than $0.2 \mathrm{~V} / \mathrm{nS}$. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. Figure $2 A$ shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver ( Ro ) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This
can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most $50 \Omega$ applications, R1 and R2 can be $100 \Omega$. This can also be accomplished by removing R1 and changing R2 to $50 \Omega$. The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. Figure $2 B$ shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.


Figure 2A. General Diagram for LVCMOS Driver to XTAL Input Interface


Figure 2B. General Diagram for LVPECL Driver to XTAL Input Interface

## LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance $\left(Z_{T}\right)$ is between $90 \Omega$ and $132 \Omega$. The actual value should be selected to match the differential impedance $\left(Z_{0}\right)$ of your transmission line. A typical point-to-point LVDS design uses a $100 \Omega$ parallel resistor at the receiver and a $100 \Omega$ differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The
standard termination schematic as shown in Figure $3 A$ can be used with either type of output structure. Figure $3 B$, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50 pF . If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.


## LVDS Termination

## VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 4. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.
While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific
and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13 mils ( 0.30 to 0.33 mm ) with 10 z copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.


Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path - Side View (drawing not to scale)

## Schematic Layout

Figure 5 shows an example of 844N255I application schematic. In this example, the device is operated at $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDOA}}=\mathrm{V}_{\mathrm{DDOB}}=$ $\mathrm{V}_{\text {DDOC }}=\mathrm{V}_{\text {DDOD }}=\mathrm{V}_{\text {DDOE }}=2.5 \mathrm{~V}$. The 16 pF parallel resonant 25 MHz crystal is used. The load capacitance $\mathrm{C} 1=15 \mathrm{pF}$ and $\mathrm{C} 2=15 \mathrm{pF}$ are recommended for frequency accuracy. Depending on the parasitics of the printed circuit board layout, these values might require a slight adjustment to optimize the frequency accuracy. Crystals with other load capacitance specifications can be used. For this device, the crystal load capacitors are required for proper operation.

As with any high speed analog circuitry, the power supply pins are vulnerable to noise. To achieve optimum jitter performance, power supply isolation is required. The 844 N 255 I provides separate power supplies to isolate from coupling into the internal PLL.
In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1 uF capacitor in each power pin filter should be placed on the device side of the PCB and the other components can be placed on the opposite side.


Figure 5. 844N255I Application Schematic

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10 kHz . If a specific frequency noise component is known, such as switching power supply frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally,
good general design practices for power plane voltage stability suggests adding bulk capacitances in the local area of all devices.

The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set.

## Power Considerations

This section provides information on power dissipation and junction temperature for the 844N255I.
Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the 844 N 255 I is the sum of the core power plus the analog power plus the power dissipation in the load(s). The following is the power dissipation for $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}+5 \%=2.625 \mathrm{~V}$, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipation in the load.

- Power (core $)_{\text {MAX }}=V_{\text {DD_MAX }}{ }^{*}\left(I_{D D \_M A X}+I_{D D A \_M A X}\right)=2.625 V *(140 \mathrm{~mA}+24 \mathrm{~mA})=430.5 \mathrm{~mW}$
- Power (outputs) ${ }_{\text {MAX }}=V_{\text {DDO_MAX }} \mathrm{I}_{\text {DDO_MAX }}=2.625 \mathrm{~V} * 111 \mathrm{~mA}=\mathbf{2 9 1 . 3 7 5 \mathrm { mW }}$

Total Power $_{- \text {MAX }}=430.5 \mathrm{~mW}+291.375 \mathrm{~mW}=\mathbf{7 2 1 . 8 7 5 m W}$

## 2. Junction Temperature.

Junction temperature, Tj , is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is $125^{\circ} \mathrm{C}$. Limiting the internal transistor junction temperature, Tj, to $125^{\circ} \mathrm{C}$ ensures that the bond wire and bond pad temperature remains below $125^{\circ} \mathrm{C}$.

The equation for $\mathrm{Tj}_{\mathrm{j}}$ is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}}$ * Pd_total $+\mathrm{T}_{\mathrm{A}}$
$\mathrm{Tj}=$ Junction Temperature
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming no air flow of and a multi-layer board, the appropriate value is $29^{\circ} \mathrm{C} / \mathrm{W}$ per Table 7 below.

Therefore, Tj for an ambient temperature of $85^{\circ} \mathrm{C}$ with all outputs switching is:
$85^{\circ} \mathrm{C}+0.722 \mathrm{~W} * 29^{\circ} \mathrm{C} / \mathrm{W}=105.9^{\circ} \mathrm{C}$. This is below the limit of $125^{\circ} \mathrm{C}$.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

## Table 7. Thermal Resistance $\theta_{\mathrm{JA}}$ for 48 Lead VFQFN, Forced Convection

| $\theta_{\mathrm{JA}}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $29.0^{\circ} \mathrm{C} / \mathrm{W}$ | $25.4^{\circ} \mathrm{C} / \mathrm{W}$ | $22.8^{\circ} \mathrm{C} / \mathrm{W}$ |

## Reliability Information

## Table 8. $\theta_{\mathrm{JA}}$ vs. Air Flow Table for a 48-lead VFQFN

| $\theta_{\mathrm{JA}}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $29.0^{\circ} \mathrm{C} / \mathrm{W}$ | $25.4^{\circ} \mathrm{C} / \mathrm{W}$ | $22.8^{\circ} \mathrm{C} / \mathrm{W}$ |

## Transistor Count

The transistor count for 844 N 255 I is: 21,109

## Package Outline and Package Dimensions

## Package Outputline -K Suffix for 48 Lead VFQFN



Table 9. PackageDimensions for 48 Lead VFQFN

| All Dimensions in Millimeters |  |  |  |
| :---: | :---: | :---: | :---: |
| Symbol | Minimum | Nominal | Maximum |
| N | 48 |  |  |
| A |  | 0.8 | 0.9 |
| A1 | 0 | 0.02 | 0.05 |
| A3 | 0.2 Ref. |  |  |
| b | 0.18 | 0.25 | 0.30 |
| D \& E | 7.00 Basic |  |  |
| D1 \& E1 | 5.50 Basic |  |  |
| D2 \& E2 | 5.50 | 5.65 | 5.80 |
| e | 0.50 Basic |  |  |
| R | 0.20~0.25 |  |  |
| ZD \& ZE | 0.75 Basic |  |  |
| L | 0.35 | 0.40 | 0.45 |

Reference Document: IDT Drawing \#PSC-4203

## Ordering Information

Table 10. Ordering Information Table

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :--- | :---: | :---: | :---: | :---: |
| 844N255AKILF | ICS844N255AIL | Lead-Free, 48-lead VFQFN | Tray | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 844N255AKILFT | ICS844N255AIL | Lead-Free, 48-lead VFQFN | Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

## Renesns

## Revision History

## ]

| Revision Date | Description of Change |
| :---: | :--- |
| April 28, 2016 | - Remove ICS from the part number where needed. |
|  | - Ordering Information - Removed quantity from tape and reel. Deleted LF note below table. |
|  | - Updated data sheet header and footer. |

Renesns

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Synthesizer/Jitter Cleaner category:

## Click to view products by Renesas manufacturer:

Other Similar products are found below :
MPC9230EIR2 PL902166USY 954204CGLF 9LPRS485DGLF PL902167USY MAXREFDES161\# 8V19N490ABDGI LMK04821NKDT CDCE937QPWRQ1 PI6CX201ALE 9LPRS355BGLF CDCEL913IPWRQ1 ABMJB-903-101UMG-T5 ABMJB-903-150UMG-T5 ABMJB-903-151UMG-T5 AD9542BCPZ AD9578BCPZ 9FG104EFILF 9FG104EFLF 308RILF 840001BGI-25LF 843004AGLF 843801AGI-24LF 844004BGI-01LF 844S42BKILF 8A34044C-000NLG 954226AGLF 9FG108EFLF 9LPR363EGLF 9LPRS355BKLF 9LPRS365BGLF MK2703BSILF GS4915-INE3 9DB306BLLF ABMJB-902-155USY-T5 ABMJB-902-156USY-T5 ABMJB-902-Q76USY-T5 ABMJB-902-Q82USY-T5 ABMJB-902-104USY-T5 ABMJB-902-153USY-T5 ABMJB-902-154USY-T5 ABMJB-902-Q42USY-T5 ABMJB-902-Q57USY-T5 ABMJB-902-Q74USY-T5 ABMJB-902-Q78USY-T5 LTC6951IUHF-1\#PBF 650GI-44LF 8430252CGI-45LF 8432DYI-101LF 84329BYLF

