## General Description

The 85222-02 is a 1-to-2 LVCMOS / LVTTL-to-Differential HSTL translator. The 85222-02 has one single ended clock input. The single-ended clock input accepts LVCMOS or LVTTL input levels and translates them to HSTL levels. The small outline 8-pin SOIC package makes this device ideal for applications where space, high performance and low power are important.

## Block Diagram



## Features

- Two differential HSTL outputs
- One LVCMOS/LVTTL clock input
- CLK input can accept the following input levels: LVCMOS or LVTTL
- Maximum output frequency: 350 MHz
- Part-to-part skew: 250ps (maximum)
- Propagation delay: 1.25 ns (maximum)
- $\mathrm{V}_{\text {он }}$ : 1.4 V (maximum)
- Output crossover voltage: $0.68 \mathrm{~V}-0.9 \mathrm{~V}$
- Full 3.3V operating supply voltage
- $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ambient operating temperature
- Industrial temperature information available upon request
- Available in lead-free RoHS compliant package


## Pin Assignment

| Q0 | $\boxed{1}$ | 8 |  |
| ---: | :--- | :--- | :--- |
| nQ0 | $\square \mathrm{VDD}$ |  |  |
| Q1 | $\boxed{7}$ |  | 7 |
| 3 | 6 | $\square \mathrm{CLK}$ |  |
| nQ1 | $\boxed{4}$ |  | 5 |
|  |  | $\square \mathrm{GND}$ |  |

85222-02
8-Lead SOIC
$3.90 \mathrm{~mm} \times 4.92 \mathrm{~mm} \times 1.37 \mathrm{~mm}$ body package
M Package
Top View

Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :--- |
| 1,2 | Q0, nQ0 | Output |  | Differential output pair. HSTL interface levels. |
| 3,4 | Q1, nQ1 | Output |  | Differential output pair. HSTL interface levels. |
| 5 | GND | Power |  | Power supply ground. |
| 6 | nc | Unused |  | No connect. |
| 7 | CLK | Input | Pulldown | LVCMOS / LVTTL clock input. |
| 8 | $\mathrm{~V}_{\mathrm{pd}}$ | Power |  | Positive supply pin. |

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.
NOTE: Unused output pairs must be terminated.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance |  |  | 4 |  | pF |
| $\mathrm{R}_{\text {pulbown }}$ | Input Pulldown Resistor |  |  | 51 |  | $\mathrm{k} \Omega$ |

## Absolute Maximum Ratings

| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 4.6 V |
| :--- | :--- |
| Inputs, $\mathrm{V}_{1}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Outputs, $\mathrm{I}_{\circ}$ |  |
| Continuous Current | 50 mA |
| Surge Current | 100 mA |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$ | $112.7^{\circ} \mathrm{C} / \mathrm{W}(0$ Ifpm) |
| Storage Temperature, $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{dd}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Positive Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current |  |  |  | 50 | mA |

Table 3B. LVCMOS / LVTTL DC Characteristics, $\mathrm{V}_{\mathrm{dd}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ то $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathbb{H}}$ | Input High Voltage |  | 2 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{L}}$ | Input Low Voltage |  | -0.3 |  | 0.8 | V |
| $\mathrm{I}_{\mathbb{H}}$ | Input High Current | CLK | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathbb{I N}}=3.465 \mathrm{~V}$ |  |  | 150 |
| $\mathrm{I}_{\mathrm{L}}$ | Input Low Current | CLK | $\mathrm{V}_{\mathrm{DD}}=3.465, \mathrm{~V}_{\mathbb{N}}=0 \mathrm{~V}$ | -5 |  |  |

Table 3C. HSTL DC Characteristics, $\mathrm{V}_{\mathrm{dd}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OH }}$ | Output High Voltage; NOTE 1 |  | 1.0 |  | 1.4 | V |
| $\mathrm{~V}_{\mathrm{o}}$ | Output Low Voltage; NOTE 1 |  | 0 |  | 0.4 | V |
| $\mathrm{~V}_{\text {ox }}$ | Output Crossover Voltage |  | 0.68 |  | 0.9 | V |
| $\mathrm{~V}_{\text {swiNa }}$ | Peak-to-Peak Output Voltage Swing |  | 0.6 | 1.0 | 1.4 | V |

NOTE 1: All outputs must be terminated with $50 \Omega$ to ground.
Table 4. AC Characteristics, $\mathrm{V}_{\mathrm{dd}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ то $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {max }}$ | Output Frequency |  |  |  | 350 | MHz |
| $\mathrm{t}_{\mathrm{PD}}$ | Propagation Delay; NOTE 1 |  | 0.85 | 1.05 | 1.25 | ns |
| tsk(o) | Output Skew; NOTE 2, 3 |  |  |  | 25 | ps |
| $\mathrm{tsk}(\mathrm{pp})$ | Part-to-Part Skew; NOTE 4 |  |  |  | 250 | ps |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time | $20 \%$ to 80\% | 250 |  | 500 | ps |
| odc | Output Duty Cycle | $\mathrm{f} \leq 250 \mathrm{MHz}$ | 45 |  | 55 | $\%$ |

All outputs must be terminated with 50 W to ground.
NOTE 1: Measured from $\mathrm{V}_{\mathrm{oD}} / 2$ of the input to the differential output crossing point.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

## Parameter Measurement Information



## Application Information

## Recommendations for Unused Output Pins

## Outputs:

hSTL Output
All outputs must be terminated with $50 \Omega$ to ground.

## Schematic Example

Figure 2 shows a schematic example of 85222-02. In the example, the input is driven by a 7 ohm LVCMOS driver with a series termination. The decoupling capacitor should be physically located
near the power pin. For 85222-02, the unused output need to be terminated.


Figure 2. 85222-02 HSTL Buffer Schematic Example

## Power Considerations

This section provides information on power dissipation and junction temperature for the 85222-02.
Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the 85222-02 is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+5 \%=3.465 \mathrm{~V}$, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core) $)_{\text {max }}=V_{\text {dd_max }}{ }^{*} I_{\text {dd_max }}=3.465 \mathrm{~V} * 50 \mathrm{~mA}=173.25 \mathrm{~mW}$
- Power (outputs) $)_{\text {max }}=73.8 \mathrm{~mW} /$ Loaded Output pair

If all outputs are loaded, the total power is 2 * $82.3 \mathrm{~mW}=\mathbf{1 6 4 . 6} \mathbf{m W}$
Total Power ${ }_{\text {max }}(3.465 \mathrm{~V}$, with all outputs switching $)=173.25 \mathrm{~mW}+164.6 \mathrm{~mW}=337.86 \mathrm{~mW}$

## 2. Junction Temperature.

Junction temperature, Tj , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS ${ }^{\text {TM }}$ devices is $125^{\circ} \mathrm{C}$.

> The equation for Tj is as follows: $\mathrm{Tj}=\theta_{\mathrm{A}}$ * Pd_total $+\mathrm{T}_{\mathrm{A}}$
> $\mathrm{Tj}=$ Junction Temperature
> $\theta_{\lrcorner A}=$ Junction-to-Ambient Thermal Resistance
> Pd_total = Total device power dissipation (example calculation is in Section 1 above)
> $\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is $103.3^{\circ} \mathrm{C} / \mathrm{W}$ per Table 5 below. Therefore, Tj for an ambient temperature of $70^{\circ} \mathrm{C}$ with all outputs switching is:
$70^{\circ} \mathrm{C}+0.337 \mathrm{~W} * 103.3^{\circ} \mathrm{C} / \mathrm{W}=104.8^{\circ} \mathrm{C}$. This is below the limit of $125^{\circ} \mathrm{C}$.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 5. Thermal Resistance $\theta_{\mathrm{ja}}$ for 8-Pin SOIC, Forced Convection

## $\theta_{\mathrm{JA}}$ by Velocity (Linear Feet per Minute)

|  | 0 | 200 | 500 |
| :--- | :---: | :---: | ---: |
| Single-Layer PCB, JEDEC Standard Test Boards | $153.3^{\circ} \mathrm{C} / \mathrm{W}$ | $128.5^{\circ} \mathrm{C} / \mathrm{W}$ | $115.5^{\circ} \mathrm{C} / \mathrm{W}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $112.7^{\circ} \mathrm{C} / \mathrm{W}$ | $103.3^{\circ} \mathrm{C} / \mathrm{W}$ | $97.1^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.
3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.
HSTL output driver circuit and termination are shown in Figure 1.


Figure 1. HSTL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a $50 \Omega$ load.
Pd_H is power dissipation when the output drives high.
Pd_L is the power dissipation when the output drives low.
$\operatorname{Pd\_ } \quad \mathrm{H}=\left(\mathrm{V}_{\text {он_max }} / \mathrm{R}_{\mathrm{L}}\right)^{*}\left(\mathrm{~V}_{\text {dd__ax }}-\mathrm{V}_{\text {он_max }}\right)$
$\operatorname{Pd} L=\left(V_{\text {oL_Max }} / R_{L}\right)^{*}\left(V_{\text {dD_Max }}-V_{\text {oL_max }}\right)$
$\mathrm{Pd} \_\mathrm{H}=(1.4 \mathrm{~V} / 50 \Omega){ }^{*}(3.465 \mathrm{~V}-1.4 \mathrm{~V})=57.8 \mathrm{~mW}$
Pd_L $=(0.4 \mathrm{~V} / 50 \Omega)$ * $(3.465 \mathrm{~V}-0.4 \mathrm{~V})=\mathbf{2 4 . 5 2 m W}$

Total Power Dissipation per output pair = Pd_H + Pd_L = 82.3mW

## Reliability Information

Table 6. $\theta_{\text {ja }}$ vs. Air Flow Table 8 Lead SOIC

## $\theta_{\mathrm{JA}}$ by Velocity (Linear Feet per Minute)

|  | 0 | 200 | 500 |
| :--- | :---: | :---: | ---: |
| Single-Layer PCB, JEDEC Standard Test Boards | $153.3^{\circ} \mathrm{C} / \mathrm{W}$ | $128.5^{\circ} \mathrm{C} / \mathrm{W}$ | $115.5^{\circ} \mathrm{C} / \mathrm{W}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $112.7^{\circ} \mathrm{C} / \mathrm{W}$ | $103.3^{\circ} \mathrm{C} / \mathrm{W}$ | $97.1^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

## Transistor Count

The transistor count for 85222-02 is: 411


Table 7. Package Dimensions

| SYMBOL | Millimeters |  |
| :---: | :---: | :---: |
|  | MINIMUM | MAXIMUM |
| N | 8 |  |
| A | 1.35 | 1.75 |
| A1 | 0.10 | 0.25 |
| B | 0.33 | 0.51 |
| C | 0.19 | 0.25 |
| D | 4.80 | 5.00 |
| E | 3.80 | 4.00 |
| e | 5.80 | 6.20 |
| H | 0.25 | 0.50 |
| L | 0.40 | 1.27 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ |

Reference Document: JEDEC Publication 95, MS-012

Table 8. Ordering Information

| Part/Order Number | Marking | Package | Shipping Package | Temperature |
| :---: | :---: | :---: | :---: | :---: |
| ICS85222AM-02LF | 5222A02L | 8 Lead "Lead-Free" SOIC | tube | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| ICS85222AM-02LFT | 5222A02L | 8 Lead "Lead-Free" SOIC | tape \& reel | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

| REVISION HISTORY SHEET |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Rev | Table | Page | Description of Change | Date |
| A |  | $\begin{gathered} 5 \\ 6-7 \end{gathered}$ | Added Schematic Example. <br> Power Considerations - corrected power dissipation in calculations. | 7/24/06 |
| B | $\begin{gathered} \text { T1 } \\ \text { T2 } \\ \text { T3B } \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \\ & 2 \\ & 3 \end{aligned}$ | Updated Block Diagram with Pulldown for CLK. <br> Pin Description - changed pin 7 as Pulldown instead of Pullup. Changed note to reflect Pulldown. <br> Pin Characteristics - changed Pullup Resistor to Pulldown. <br> LVCMOS DC Characteristics Table - changed $I_{H}$ from $5 \mu \mathrm{~A}$ max. to $150 \mu \mathrm{~A}$ max. and changed $I_{\\|}$from $-150 \mu \mathrm{~A}$ min. to $-5 \mu \mathrm{~A}$ min. | 9/12/07 |
| B | T8 | $\begin{gathered} 10 \\ 1 \end{gathered}$ | Ordering Information - removed leaded devices. Features Section - removed reference to leaded devices. Updated data sheet format. | 6/15/15 |

Renesns

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Translation - Voltage Levels category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
NLSX4373DMR2G NLSX5012MUTAG NLSX0102FCT2G NLSX4302EBMUTCG PCA9306FMUTAG MC100EPT622MNG
NLSX3014MUTAG NLSV4T244EMUTAG NLSX5011MUTCG NLV9306USG NLVSX4014MUTAG NLSV4T3144MUTAG
NLVSX4373MUTAG NB3U23CMNTAG MAX3371ELT+T NLSX3013BFCT1G NLV7WBD3125USG NLSX3012DMR2G
74AVCH1T45FZ4-7 NLVSV1T244MUTBG 74AVC1T45GS-Q100H CLVC16T245MDGGREP MC10H124FNG
CAVCB164245MDGGREP CD40109BPWR MC10H350FNG MC10H125FNG MC100EPT21MNR4G MC100EP91DWG NLSV2T244MUTAG NLSX3013FCT1G NLSX5011AMX1TCG PCA9306USG SN74AVCA406LZQSR NLSX4014DTR2G NLSX3018DTR2G LTC1045CSW\#PBF LTC1045CN\#PBF SY100EL92ZG 74AXP1T34GMH 74AXP1T34GNH PI4ULS3V204LE ADG3245BRUZ-REEL7 ADG3123BRUZ ADG3245BRUZ ADG3246BCPZ ADG3308BCPZ-REEL ADG3233BRJZ-REEL7 ADG3233BRMZ ADG3241BKSZ-500RL7

