General Description


The 8545 is a low skew, high performance 1-to-4 LVCMOS/LVTTL-to-LVDS Clock Fanout Buffer. Utilizing Low Voltage Differential Signaling (LVDS) the 8545 provides a low power, low noise, solution for distributing clock signals over controlled impedances of 100 Ω . The 8545 accepts a LVCMOS/LVTTL input level and translates it to 3.3V LVDS output levels.

Guaranteed output and part-to-part skew characteristics make the 8545 ideal for those applications demanding well defined performance and repeatability.

Features

- Four differential LVDS output pairs
- Two LVCMOS/LVTTL clock inputs to support redundant or selectable frequency fanout applications
- Maximum output frequency: 650MHz
- Translates LVCMOS/LVTTL input signals to LVDS levels
- Output skew: 40ps (maximum)
- Part-to-part skew: 500ps (maximum)
- Propagation delay: 3.6ns (maximum)
- Additive phase jitter, RMS: 0.13ps (typical)
- Full 3.3Vsupply mode
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

Block Diagram



Pin Assignment

| CLK1 nc CLK2 nc OE GND V _{DD} | 4 5 7 8 9 10 | 17 16 15 14 13 12 11 | Q1 Q2 Q2 GND Q3 Q3 |
|--|-----------------------------|--|-----------------------------------|
| | 1 2 3 | 20 19 18 | |

20-Lead TSSOP 6.5mm x 4.4mm x 0.925mm package body G Package Top View

Pin Description and Pin Characteristic Tables

Table 1. Pin Descriptions

| Number | Name | Т | уре | Description |
|----------|--------------------|--------|----------|--|
| 1, 9, 13 | GND | Power | | Power supply ground. |
| 2 | CLK_EN | Input | Pullup | Synchronizing clock enable. When HIGH, clock outputs follows clock input. When LOW, Q outputs are forced low, \overline{Q} outputs are forced high. LVCMOS / LVTTL interface levels. |
| 3 | CLK_SEL | Input | Pulldown | Clock select input. When HIGH, selects CLK2 input. When LOW, selects CLK1 input. LVCMOS / LVTTL interface levels. |
| 4 | CLK1 | Input | Pulldown | Single-ended clock input. LVCMOS/LVTTL interface levels. |
| 5, 7 | nc | Unused | | No connect. |
| 6 | CLK2 | Input | Pulldown | Single-ended clock input. LVCMOS/LVTTL interface levels. |
| 8 | OE | Input | Pullup | Output enable. Controls enabling and disabling of outputs $Q0/\overline{Q0}$ through $Q3/\overline{Q3}$. LVCMOS/LVTTL interface levels. |
| 10, 18 | V _{DD} | Power | | Positive supply pins. |
| 11, 12 | <u>Q3</u> , Q3 | Output | | Differential output pair. LVDS interface levels. |
| 14, 15 | <u>Q2</u> , Q2 | Output | | Differential output pair. LVDS interface levels. |
| 16, 17 | <u>Q1</u> , Q1 | Output | | Differential output pair. LVDS interface levels. |
| 19, 20 | Q0 , Q0 | Output | | Differential output pair. LVDS interface levels. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------|-----------------|---------|---------|---------|-------|
| C _{IN} | Input Capacitance | | | 4 | | pF |
| R _{PULLUP} | Input Pullup Resistor | | | 51 | | kΩ |
| R _{PULLDOWN} | Input Pulldown Resistor | | | 51 | | kΩ |

Function Tables

Table 3A. Control Input Function Table

| | Inp | Out | puts | | |
|----|--------|---------|-----------------|--------|--------|
| OE | CLK_EN | CLK_SEL | Selected Source | Q0:Q3 | Q0:Q3 |
| 0 | X | Х | | Hi-Z | Hi-Z |
| 1 | 0 | 0 | CLK1 | Low | High |
| 1 | 0 | 1 | CLK2 | Low | High |
| 1 | 1 | 0 | CLK1 | Active | Active |
| 1 | 1 | 1 | CLK2 | Active | Active |

After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1. In the active mode, the state of the outputs are a function of the CLK1 and CLK2 inputs as described in Table 3B.




Figure 1. CLK_EN Timing Diagram

Table 3B. Clock Input Function Table

| Inputs | Outputs | | |
|--------------|---------|-------|--|
| CLK1 or CLK2 | Q0:Q3 | Q0:Q3 | |
| 0 | LOW | HIGH | |
| 1 | HIGH | LOW | |

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
|--|---------------------------------|
| Supply Voltage, V _{DD} | 4.6V |
| Inputs, V _I | -0.5V to V _{DD} + 0.5V |
| Outputs, I _O Continuous Current Surge Current | 10mA 15mA |
| Package Thermal Impedance, θ_{JA} | 73.2°C/W (0 lfpm) |
| Storage Temperature, T _{STG} | -65°C to 150°C |

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, V_{DD} = 3.3V ± 5%, T_A = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-------------------------|-----------------|---------|---------|---------|-------|
| V _{DD} | Positive Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| I _{DD} | Power Supply Current | | | | 52 | mA |

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|--------------------------------------|---------------------|--|--|---------|---------|-----------------------|-------|
| V _{IH} | Input High Volta | age | | 2 | | V _{DD} + 0.3 | V |
| V | Input | CLK1, CLK2 | | -0.3 | | 1.3 | V |
| V _{IL} Low Voltage | OE, CLK_EN, CLK_SEL | | -0.3 | | 0.8 | V | |
| | , Input | CLK1, CLK2, CLK_SEL | $V_{DD} = V_{IN} = 3.465V$ | | | 150 | μA |
| High Current | OE, CLK_EN | $V_{DD} = V_{IN} = 3.465V$ | | | 5 | μA | |
| Input I _{IL} Low Current | CLK1, CLK2, CLK_SEL | V _{DD} = 3.465V, V _{IN} = 0V | -5 | | | μA | |
| | Low Current | OE, CLK_EN | V _{DD} = 3.465V, V _{IN} = 0V | -150 | | | μA |

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|---|-----------------|---------|---------|---------|-------|
| V _{OD} | Differential Output Voltage | | 200 | 280 | 360 | mV |
| ΔV_{OD} | V _{OD} Magnitude Change | | | | 40 | mV |
| V _{OS} | Offset Voltage | | 1.125 | 1.25 | 1.375 | V |
| ΔV_{OS} | V _{OS} Magnitude Change | | | 5 | 25 | mV |
| I _{Oz} | High Impedance Leakage | | -10 | ±1 | +10 | μA |
| I _{OFF} | Power Off Leakage | | -20 | ±1 | +20 | μA |
| I _{OSD} | Differential Output Short Circuit Current | | | -3.5 | -5 | mA |
| I _{OS} | Output Short Circuit Current | | | -3.5 | -5 | mA |
| V _{OH} | Output Voltage High | | | 1.34 | 1.6 | V |
| V _{OL} | Output Voltage Low | | 0.9 | 1.06 | | V |

Table 4C. LVDS DC Characteristics, V_{DD} = 3.3V ± 5%, T_A = -40°C to 85°C

AC Electrical Characteristics

Table 5. AC Characteristics, V_{DD} = 3.3V ± 5%, T_{A} = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|--|--|---------|---------|---------|-------|
| f _{MAX} | Output Frequency | | | | 650 | MHz |
| t _{PD} | Propagation Delay; NOTE 1 | <i>f</i> ≤ 650MHz | 1.4 | | 3.6 | ns |
| <i>t</i> jit | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section | 156.25MHz, Integration Range: 12kHz – 20MHz | | 0.13 | | ps |
| <i>t</i> sk(o) | Output Skew; NOTE 2, 4 | | | | 40 | ps |
| <i>t</i> sk(pp) | Part-to-Part Skew; NOTE 3, 4 | | | | 500 | ps |
| t _R / t _F | Output Rise/Fall Time | 20% to 80% @ 50MHz | 200 | 400 | 700 | ps |
| odc | Output Duty Cyclo | $f \le 266 \text{MHz}$ | 45 | | 55 | % |
| UUC | Output Duty Cycle | <i>f</i> > 266MHz | 40 | | 60 | % |

All parameters measured at $f \le 650$ MHz unless noted otherwise.

NOTE 1: Measured from $V_{DD}/2$ of the input to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at $V_{DD}/2$ of the input to the differential output crossing point.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio


of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.

RENESAS


Parameter Measurement Information




3.3V LVDS Output Load AC Test Circuit




Part-to-Part Skew




Output Duty Cycle/Pulse Width/Period



Differential Output Level




Output Skew







RENESAS


Parameter Measurement Information, continued









Offset Voltage Setup




High Impedance Leakage Current Setup



Power Off Leakage Setup




Differential Output Voltage Setup



Differential Output Short Circuit Setup

RENESAS

Parameter Measurement Information, continued



Output Short Circuit Current Setup

Applications Information

Recommendations for Unused Input and Output Pins

Inputs:

CLK Inputs

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the CLK input to ground.

LVCMOS Control Pins

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance (Z_T) is between 90 Ω and 132 Ω . The actual value should be selected to match the differential impedance (Z_0) of your transmission line. A typical point-to-point LVDS design uses a 100 Ω parallel resistor at the receiver and a 100 Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The

Outputs:

LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating, there should be no trace attached.

standard termination schematic as shown in Figure 2 can be used with either type of output structure. Figure 3, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.





Figure 2. Standard LVDS Termination



Power Considerations

This section provides information on power dissipation and junction temperature for the 8545. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 8545 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

• Power (core)_{MAX} = V_{DD MAX} * I_{DD MAX} = 3.465V * 52mA = **180.18mW**

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 0.180W * 66.6^{\circ}C/W = 97^{\circ}C$. This is well below the limit of $125^{\circ}C$.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

Table 6. Thermal Resitance θ_{JA} for 20 Lead TSSOP, Forced Convection

| θ_{JA} by Velocity | | | | | |
|--|-----------|----------|----------|--|--|
| Linear Feet per Minute | 0 | 200 | 500 | | |
| Single-Layer PCB, JEDEC Standard Test Boards | 114.5°C/W | 98.0°C/W | 88.0°C/W | | |
| Multi-Layer PCB, JEDEC Standard Test Boards | 73.2°C/W | 66.6°C/W | 63.5°C/W | | |

Reliability Information

Table 7. θ_{JA} vs. Air Flow Table for a 20 Lead TSSOP

| θ_{JA} by Velocity | | | | | |
|--|-----------|----------|----------|--|--|
| Linear Feet per Minute | 0 | 200 | 500 | | |
| Single-Layer PCB, JEDEC Standard Test Boards | 114.5°C/W | 98.0°C/W | 88.0°C/W | | |
| Multi-Layer PCB, JEDEC Standard Test Boards | 73.2°C/W | 66.6°C/W | 63.5°C/W | | |

Transistor Count

The transistor count for 8545 is: 644

Package Outline and Package Dimensions

Package Outline - G Suffix for 20 Lead TSSOP




Table 8. Package Dimensions

| All Dimensions in Millimeters | | | | | | | |
|-------------------------------|------------|---------|--|--|--|--|--|
| All Dimensions in Millimeters | | | | | | | |
| Symbol | Minimum | Maximum | | | | | |
| N | 20 | | | | | | |
| Α | | 1.20 | | | | | |
| A1 | 0.05 | 0.15 | | | | | |
| A2 | 0.80 | 1.05 | | | | | |
| b | 0.19 | 0.30 | | | | | |
| С | 0.09 | 0.20 | | | | | |
| D | 6.40 | 6.60 | | | | | |
| E | 6.40 Basic | | | | | | |
| E1 | 4.30 | 4.50 | | | | | |
| е | 0.65 Basic | | | | | | |
| L | 0.45 | 0.75 | | | | | |
| α | 0° 8° | | | | | | |
| aaa | | 0.10 | | | | | |

Reference Document: JEDEC Publication 95, MO-153

Ordering Information

Table 9. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
|-------------------|--------------|--------------------------|--------------------|---------------|
| ICS8545BGILF | ICS8545BGILF | 20 Lead TSSOP, Lead-Free | Tube | -40°C to 85°C |
| ICS8545BGILFT | ICS8545BGILF | 20 Lead TSSOP, Lead-Free | Tape & Reel | -40°C to 85°C |

Revision History Sheet

| Rev | Table | Page | Description of Change | Date |
|-----|-------|--------|--|--|
| В | T5 | 1 5 | Features Section - added Additive Phase Jitter bullet. | |
| | | 15 | 6 11 | AC Characteristics Table - added Additive Phase Jitter spec. Added Additive Phase Jitter Plot. Added Power Considerations section. |
| В | Т9 | 13 | Ordering Information Table - added lead-free marking. | |
| В | Т9 | 13 | Removed leaded orderable parts from Ordering Information table | 11/15/12 |
| С | | 10 | Updated LVDS Driver Termination application note. Deleted HiperClocks references throughout the datasheet. Updated header/footer. Deleted "ICS" prefix and "I" suffix from part number. | 12/8/15 |



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Buffer category:

Click to view products by Renesas manufacturer:

Other Similar products are found below :

MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T PI6C4931502-04LIE NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX ZL40226LDG1 ZL40219LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB3N2304NZDTR2G NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK846BCPZ-REEL7