

## Description


The 8545 is a low skew, high performance 1-to-4 LVCMOS/LVTTL-to-LVDS Clock Fanout Buffer. Utilizing Low Voltage Differential Signaling (LVDS) the 8545 provides a low power, low noise, solution for distributing clock signals over controlled impedances of 100Ω. The 8545 accepts a LVCMOS/LVTTL input level and translates it to 3.3V LVDS output levels.

Guaranteed output and part-to-part skew characteristics make the 8545 ideal for those applications demanding well defined performance and repeatability.

## Features

- Four differential LVDS output pairs
- Two LVCMOS/LVTTL clock inputs to support redundant or selectable frequency fanout applications
- Maximum output frequency: 650MHz
- Translates LVCMOS/LVTTL input signals to LVDS levels
- Output skew: 40ps (maximum)
- Part-to-part skew: 500ps (maximum)
- Propagation delay: 3.6ns (maximum)
- Additive phase jitter, RMS: 0.13ps (typical)
- Full 3.3V supply mode
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package

## Block Diagram



## Pin Assignment

|                 |    |    |                 |
|-----------------|----|----|-----------------|
| GND             | 1  | 20 | Q0              |
| CLK_EN          | 2  | 19 | Q0              |
| CLK_SEL         | 3  | 18 | V <sub>DD</sub> |
| CLK1            | 4  | 17 | Q1              |
| nc              | 5  | 16 | Q1              |
| CLK2            | 6  | 15 | Q2              |
| nc              | 7  | 14 | Q2              |
| OE              | 8  | 13 | GND             |
| GND             | 9  | 12 | Q3              |
| V <sub>DD</sub> | 10 | 11 | Q3              |

**8545**

**20-Lead TSSOP**  
6.5mm x 4.4mm x 0.925mm  
package body  
G Package  
Top View

## Pin Description and Pin Characteristics Tables

**Table 1. Pin Descriptions**

| Number   | Name            | Type   |          | Description  |
|----------|-----------------|--------|----------|--|
| 1, 9, 13 | GND             | Power  |          | Power supply ground.   |
| 2        | CLK_EN          | Input  | Pullup   | Synchronizing clock enable. When HIGH, clock outputs follows clock input. When LOW, Q outputs are forced low, $\bar{Q}$ outputs are forced high. LVCMOS / LVTTTL interface levels. |
| 3        | CLK_SEL         | Input  | Pulldown | Clock select input. When HIGH, selects CLK2 input. When LOW, selects CLK1 input. LVCMOS / LVTTTL interface levels.   |
| 4        | CLK1            | Input  | Pulldown | Single-ended clock input. LVCMOS/LVTTTL interface levels.  |
| 5, 7     | nc              | Unused |          | No connect.  |
| 6        | CLK2            | Input  | Pulldown | Single-ended clock input. LVCMOS/LVTTTL interface levels.  |
| 8        | OE              | Input  | Pullup   | Output enable. Controls enabling and disabling of outputs Q0/ $\bar{Q}0$ through Q3/ $\bar{Q}3$ . LVCMOS/LVTTTL interface levels.  |
| 10, 18   | V <sub>DD</sub> | Power  |          | Positive supply pins.  |
| 11, 12   | $\bar{Q}3$ , Q3 | Output |          | Differential output pair. LVDS interface levels.   |
| 14, 15   | $\bar{Q}2$ , Q2 | Output |          | Differential output pair. LVDS interface levels.   |
| 16, 17   | $\bar{Q}1$ , Q1 | Output |          | Differential output pair. LVDS interface levels.   |
| 19, 20   | $\bar{Q}0$ , Q0 | Output |          | Differential output pair. LVDS interface levels.   |

NOTE: *Pullup and Pulldown* refer to internal input resistors. See Table 2, *Pin Characteristics*, for typical values.

**Table 2. Pin Characteristics**


| Symbol                | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------|-----------------|---------|---------|---------|-------|
| C <sub>IN</sub>       | Input Capacitance       |                 |         | 4       |         | pF    |
| R <sub>PULLUP</sub>   | Input Pullup Resistor   |                 |         | 51      |         | kΩ    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor |                 |         | 51      |         | kΩ    |

## Function Tables

**Table 3A. Control Input Function Table**

| Inputs |        |         |                 | Outputs |                    |
|--------|--------|---------|-----------------|---------|--------------------|
| OE     | CLK_EN | CLK_SEL | Selected Source | Q0:Q3   | $\overline{Q0:Q3}$ |
| 0      | X      | X       |                 | Hi-Z    | Hi-Z               |
| 1      | 0      | 0       | CLK1            | Low     | High               |
| 1      | 0      | 1       | CLK2            | Low     | High               |
| 1      | 1      | 0       | CLK1            | Active  | Active             |
| 1      | 1      | 1       | CLK2            | Active  | Active             |

After CLK\_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1. In the active mode, the state of the outputs are a function of the CLK1 and CLK2 inputs as described in Table 3B.



**Figure 1. CLK\_EN Timing Diagram**

**Table 3B. Clock Input Function Table**

| Inputs       | Outputs |                    |
|--------------|---------|--------------------|
| CLK1 or CLK2 | Q0:Q3   | $\overline{Q0:Q3}$ |
| 0            | LOW     | HIGH               |
| 1            | HIGH    | LOW                |

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item  | Rating                   |
|---|--------------------------|
| Supply Voltage, $V_{DD}$                              | 4.6V                     |
| Inputs, $V_I$   | -0.5V to $V_{DD} + 0.5V$ |
| Outputs, $I_O$<br>Continuous Current<br>Surge Current | 10mA<br>15mA             |
| Package Thermal Impedance, $\theta_{JA}$              | 73.2°C/W (0 lfpm)        |
| Storage Temperature, $T_{STG}$                        | -65°C to 150°C           |

## DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $70^\circ C$

| Symbol   | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|----------|-------------------------|-----------------|---------|---------|---------|-------|
| $V_{DD}$ | Positive Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| $I_{DD}$ | Power Supply Current    |                 |         |         | 50      | mA    |

Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $70^\circ C$

| Symbol   | Parameter          | Test Conditions     | Minimum                        | Typical | Maximum        | Units   |
|----------|--------------------|---------------------|--------------------------------|---------|----------------|---------|
| $V_{IH}$ | Input High Voltage |                     | 2                              |         | $V_{DD} + 0.3$ | V       |
| $V_{IL}$ | Input Low Voltage  | CLK1, CLK2          | -0.3                           |         | 1.3            | V       |
|          |                    | OE, CLK_EN, CLK_SEL | -0.3                           |         | 0.8            | V       |
| $I_{IH}$ | Input High Current | CLK1, CLK2, CLK_SEL | $V_{DD} = V_{IN} = 3.465V$     |         | 150            | $\mu A$ |
|          |                    | OE, CLK_EN          | $V_{DD} = V_{IN} = 3.465V$     |         | 5              | $\mu A$ |
| $I_{IL}$ | Input Low Current  | CLK1, CLK2, CLK_SEL | $V_{DD} = 3.465V, V_{IN} = 0V$ | -5      |                | $\mu A$ |
|          |                    | OE, CLK_EN          | $V_{DD} = 3.465V, V_{IN} = 0V$ | -150    |                | $\mu A$ |

**Table 4C. LVDS DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $70^\circ C$** 

| Symbol          | Parameter                                 | Test Conditions | Minimum | Typical | Maximum | Units   |
|-----------------|---|-----------------|---------|---------|---------|---------|
| $V_{OD}$        | Differential Output Voltage               |                 | 200     | 280     | 360     | mV      |
| $\Delta V_{OD}$ | $V_{OD}$ Magnitude Change                 |                 |         |         | 40      | mV      |
| $V_{OS}$        | Offset Voltage                            |                 | 1.125   | 1.25    | 1.375   | V       |
| $\Delta V_{OS}$ | $V_{OS}$ Magnitude Change                 |                 |         | 5       | 25      | mV      |
| $I_{Oz}$        | High Impedance Leakage                    |                 | -10     | $\pm 1$ | +10     | $\mu A$ |
| $I_{OFF}$       | Power Off Leakage                         |                 | -20     | $\pm 1$ | +20     | $\mu A$ |
| $I_{OSD}$       | Differential Output Short Circuit Current |                 |         | -3.5    | -5      | mA      |
| $I_{OS}$        | Output Short Circuit Current              |                 |         | -3.5    | -5      | mA      |
| $V_{OH}$        | Output Voltage High                       |                 |         | 1.34    | 1.6     | V       |
| $V_{OL}$        | Output Voltage Low                        |                 | 0.9     | 1.06    |         | V       |

## AC Electrical Characteristics

**Table 5. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $70^\circ C$** 

| Symbol       | Parameter   | Test Conditions                             | Minimum | Typical | Maximum | Units |
|--------------|---|---|---------|---------|---------|-------|
| $f_{MAX}$    | Output Frequency  |   |         |         | 650     | MHz   |
| $t_{PD}$     | Propagation Delay; NOTE 1   | $f \leq 650MHz$                             | 1.4     |         | 3.6     | ns    |
| $t_{jit}$    | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section | 156.25MHz, Integration Range: 12kHz – 20MHz |         | 0.13    |         | ps    |
| $t_{sk(o)}$  | Output Skew; NOTE 2, 4  |   |         |         | 40      | ps    |
| $t_{sk(pp)}$ | Part-to-Part Skew; NOTE 3, 4  |   |         |         | 500     | ps    |
| $t_R / t_F$  | Output Rise/Fall Time   | 20% to 80% @ 50MHz                          | 200     | 400     | 600     | ps    |
| odc          | Output Duty Cycle   |   | 45      | 50      | 55      | %     |

All parameters measured at  $f_{MAX}$  unless noted otherwise.

NOTE 1: Measured from  $V_{DD}/2$  of the input to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at  $V_{DD}/2$  of the input to the differential output crossing point.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

## Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the ***dBc Phase Noise***. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio


of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a ***dBc*** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor

of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.


## Parameter Measurement Information




3.3V LVDS Output Load AC Test Circuit




Differential Output Level




Part-to-Part Skew



Output Skew




Output Duty Cycle/Pulse Width/Period




Propagation Delay


Parameter Measurement Information, continued




Output Rise/Fall Time




Power Off Leakage Setup




Offset Voltage Setup



Differential Output Voltage Setup




High Impedance Leakage Current Setup



Differential Output Short Circuit Setup



## Parameter Measurement Information, continued



**Output Short Circuit Current Setup**

## Applications Information

### Recommendations for Unused Input and Output Pins

#### Inputs:

##### CLK Inputs

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the CLK input to ground.

##### LVC MOS Control Pins

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### Outputs:


##### LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with  $100\Omega$  across. If they are left floating, there should be no trace attached.

### 3.3V LVDS Driver Termination

A general LVDS interface is shown in Figure 2. In a 100Ω differential transmission line environment, LVDS drivers require a matched load termination of 100Ω across near the receiver input. For a multiple

LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.



**Figure 2. Typical LVDS Driver Termination**

## Power Considerations

This section provides information on power dissipation and junction temperature for the 8545. Equations and example calculations are also provided.

### 1. Power Dissipation.

The total power dissipation for the 8545 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> =  $V_{DD\_MAX} * I_{DD\_MAX} = 3.465V * 50mA = 173.25mW$

### 2. Junction Temperature.

Junction temperature,  $T_j$ , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C.

The equation for  $T_j$  is as follows:  $T_j = \theta_{JA} * Pd\_total + T_A$

$T_j$  = Junction Temperature

$\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

$Pd\_total$  = Total Device Power Dissipation (example calculation is in section 1 above)

$T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6 below.

Therefore,  $T_j$  for an ambient temperature of 70°C with all outputs switching is:

$$70^\circ\text{C} + 0.173\text{W} * 66.6^\circ\text{C/W} = 81.5^\circ\text{C}.$$

This is well below the limit of 125°C.

This calculation is only an example.  $T_j$  will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

**Table 6. Thermal Resistance  $\theta_{JA}$  for 20 Lead TSSOP, Forced Convection**

| Linear Feet per Minute                       | $\theta_{JA}$ by Velocity |          |          |
|--|---------------------------|----------|----------|
|  | 0                         | 200      | 500      |
| Single-Layer PCB, JEDEC Standard Test Boards | 114.5°C/W                 | 98.0°C/W | 88.0°C/W |
| Multi-Layer PCB, JEDEC Standard Test Boards  | 73.2°C/W                  | 66.6°C/W | 63.5°C/W |

## Reliability Information

Table 7.  $\theta_{JA}$  vs. Air Flow Table for a 20 Lead TSSOP

| Linear Feet per Minute                       | $\theta_{JA}$ by Velocity |          |          |
|--|---------------------------|----------|----------|
|  | 0                         | 200      | 500      |
| Single-Layer PCB, JEDEC Standard Test Boards | 114.5°C/W                 | 98.0°C/W | 88.0°C/W |
| Multi-Layer PCB, JEDEC Standard Test Boards  | 73.2°C/W                  | 66.6°C/W | 63.5°C/W |

## Transistor Count

The transistor count for 8545 is: 644

## Package Outline and Package Dimensions

Package Outline - G Suffix for 20 Lead TSSOP




Table 8. Package Dimensions

| All Dimensions in Millimeters |            |         |
|-------------------------------|------------|---------|
| Symbol                        | Minimum    | Maximum |
| N                             | 20         |         |
| A                             |            | 1.20    |
| A1                            | 0.05       | 0.15    |
| A2                            | 0.80       | 1.05    |
| b                             | 0.19       | 0.30    |
| c                             | 0.09       | 0.20    |
| D                             | 6.40       | 6.60    |
| E                             | 6.40 Basic |         |
| E1                            | 4.30       | 4.50    |
| e                             | 0.65 Basic |         |
| L                             | 0.45       | 0.75    |
| $\alpha$                      | 0°         | 8°      |
| aaa                           |            | 0.10    |

Reference Document: JEDEC Publication 95, MO-153

## Ordering Information

**Table 9. Ordering Information**

| Part/Order Number | Marking     | Package                  | Shipping Packaging | Temperature |
|-------------------|-------------|--------------------------|--------------------|-------------|
| ICS8545BGLF       | ICS8545BGLF | 20 Lead TSSOP, Lead-Free | Tube               | 0°C to 70°C |
| ICS8545BGLFT      | ICS8545BGLF | 20 Lead TSSOP, Lead-Free | Tape & Reel        | 0°C to 70°C |

NOTE:"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

## Revision History Sheet

| Rev | Table | Page               | Description of Change   | Date     |
|-----|-------|--------------------|---|----------|
| A   | T4C   | 4                  | In the $V_{OL}$ row, 1.06 has been moved to the Typical column from the maximum column.   | 9/21/01  |
| A   |       | 3                  | Revised Figure 1, CLK_EN Timing Diagram.  | 10/17/01 |
| A   |       | 3                  | Revised Figure 1, CLK_EN Timing Diagram.  | 11/2/01  |
| B   | 4C    | 1<br>4<br>8-9      | Features - deleted bullet "Designed to meet or exceed the requirements of ANSI TIA/EIA-644"<br>LVDS Table - changed $V_{OD}$ typical value from 350mV to 280mV.<br>Updated LVDS diagrams.   | 9/19/02  |
| C   | T2    | 2<br>4<br>8        | Pin Characteristics - changed $C_{IN}$ 4pF max. to 4pF typical.<br>Absolute Maximum Ratings - changed Output Rating.<br>Added <i>LVDS Driver Termination</i> section.<br>Updated format throughout data sheet.  | 1/5/04   |
| C   | T8    | 1<br>8<br>11       | Features Section - added Lead-Free bullet.<br>Added <i>Recommendations for Unused Input and Output Pins</i> .<br>Ordering Information Table - added lead-free part number, marking and note.  | 1/17/06  |
| D   | T5    | 1<br>5<br>6<br>11  | Features Section - added Additive Phase Jitter bullet.<br>AC Characteristics Table - added Additive Phase Jitter spec.<br>Added <i>Additive Phase Jitter Plot</i> .<br>Added <i>Power Considerations</i> section.   | 5/31/07  |
| D   | T9    | 13                 | Remove leaded orderable parts from Ordering Information table   | 11/15/12 |
| E   | T9    | 1<br>1<br>11<br>13 | General Description - deleted HiperClocks logo and reference in first paragraph.<br>Features Section - last bullet, deleted leaded reference.<br>Power Considerations/Junction Temperature - deleted HiperClocks reference.<br>Ordering Information Table - deleted Tape & Reel count.<br>Deleted "ICS" prefix from part number throughout the datasheet.<br>Updated header/footer. | 1/5/16   |



## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.



## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [Clock Buffer](#) category:*

*Click to view products by [Renesas](#) manufacturer:*

Other Similar products are found below :

[MPC962309EJ-1H](#) [NB4N121KMNG](#) [IDT49FCT805ASO](#) [MK2308S-1HILF](#) [PL133-27GI-R](#) [NB3L02FCT2G](#) [NB3L03FCT2G](#)  
[ZL40203LDG1](#) [ZL40200LDG1](#) [ZL40205LDG1](#) [9FG1200DF-1LF](#) [9FG1001BGLF](#) [ZL40202LDG1](#) [PI49FCT20802QE](#) [SL2305SC-1T](#)  
[PI6C4931502-04LIE](#) [NB7L1008MNG](#) [NB7L14MN1G](#) [PI49FCT20807QE](#) [PI6C4931502-04LIEX](#) [ZL80002QAB1](#) [PI6C4931504-04LIEX](#)  
[PI6C10806BLEX](#) [ZL40226LDG1](#) [ZL40219LDG1](#) [8T73S208B-01NLGI](#) [SY75578LMG](#) [PI49FCT32805QEX](#) [PL133-27GC-R](#)  
[CDCV304PWG4](#) [MC10LVEP11DG](#) [MC10EP11DTG](#) [MC100LVEP11DG](#) [MC100E111FNG](#) [MC100EP11DTG](#) [NB6N11SMNG](#)  
[NB7L14MMNG](#) [NB3N2304NZDTR2G](#) [NB6L11MMNG](#) [NB6L14MMNR2G](#) [NB6L611MNG](#) [PL123-02NGI-R](#) [NB3N111KMNR4G](#)  
[ADCLK944BCPZ-R7](#) [ZL40217LDG1](#) [NB7LQ572MNG](#) [HMC940LC4BTR](#) [ADCLK946BCPZ-REEL7](#) [ADCLK946BCPZ](#)  
[ADCLK846BCPZ-REEL7](#)