# renesas 

## General Description

The ICS854S1208I is a low skew, 8 output LVDS Fanout Buffer with selectable divider. The ICS854S1208I has 2 selectable inputs that accept a variety of differential input types. The device provides the capability to suppress any glitch at the outputs of the device during an input clock switch to enhance clock redundancy in fault tolerant applications.
The divide select inputs, DIV_SELA and DIV_SELB, control the output frequency of each bank. The output banks can be independently selected for $\div 1$ or $\div 2$ operation. The output enable pins assigned to each output, support enabling and disabling each output individually.
The ICS854S1208I is characterized at full 3.3 V or 2.5 V output operating supply modes. Guaranteed output and part-to-part skew characteristics make the ICS854S1208I ideal for high performance applications.

## Supply Mode Operation Table

| 3.3V Operation | 2.5V Operation |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{TAP}}=$ Float | $\mathrm{V}_{\mathrm{TAP}}=2.5 \mathrm{~V}$ |

## Features

- Eight differential LVDS output pairs Each output has individual synchronous output enable
- Two selectable differential CLKx, nCLKx input pairs
- CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, HCSL
- Maximum output frequency: 1.5 GHz
- Independent bank control for $\div 1$ or $\div 2$ operation
- Glitchless output behavior during input switch
- Output skew: 40ps (maximum)
- Bank skew: 35ps (maximum)
- Full 3.3 V or 2.5 V supply mode
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ambient operating temperature
- Available in lead-free (RoHS 6) package


## Pin Assignment



## Block Diagram



DIV_SELB Pulldown

## Renesns

## Function Description

The ICS854S1208I has a glitch free input mux that is controlled by the CLK_SEL pin. It is designed to switch between 2 input clocks whether running or not. In the case where both clocks are running, when CLK_SEL changes, the output clocks go low after one cycle
of the output clock (nominally). The outputs then stay low for one cycle of the new input clock (nominally) and then begin to follow the new input clock. This is shown in Figure 1A.


Figure 1A. CLK_SEL Timing Diagram

Another case is where one of the inputs was selected and running but has since stopped (either high or low). If a CLK_SEL event happens after a clock has stopped, the output change can take effect up to $1 \mu \mathrm{~s}$
after the input clock stopped. The output will go low and then follow the second period of the new clock input. Figure 1B shows an example of this.


Figure 1B. CLK_SEL with Bad Input Timing Diagram

## Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :--- | :--- |
| $1,12,18,19,25$, <br> $30,36,42,43$ | V $_{\text {DD }}$ | Power |  | Power supply pins. |
| 2 | DIV_SELA | Input | Pulldown | Controls frequency division for QA[0:3], nQA[0:3] outputs. <br> LVCMOS / LVTTL interface levels. |
| 3 | VTAP | Power |  | Power supply mode. See Supply Mode Operation Table on page 1. |
| 4 | CLK0 | Input | Pulldown | Non-inverting differential clock input. |
| 5 | nCLK0 | Input | Pullup/ <br> Pulldown | Inverting differential clock input. VDD/2 default when left floating. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 2 |  |
| $\mathrm{R}_{\text {PULLUP }}$ | Input Pullup Resistor |  |  | 51 |  |
| $R_{\text {PULLDOWN }}$ | Input Pulldown Resistor |  |  | 51 | kF |

## Function Tables

Table 3A. OEAx Function Table

| Inputs | Outputs |  |
| :---: | :---: | :---: |
| OEA[0:3] | QA[0:3] | nQA[0:3] |
| 0 | LOW | HIGH |
| 1 (default) | Active | Active |

Table 3C. DIV_SELA Function Table

| Input |  |
| :---: | :---: |
| DIV_SELA | Frequency Division |
| 0 (default) | $\div 1$ |
| 1 | $\div 2$ |

Table 3E. CLK_SEL Function Table

| Input |  |
| :---: | :---: |
| CLK_SEL | Input Selection |
| 0 (default) | CLK0, nCLK0 |
| 1 | CLK1, nCLK1 |

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 4.6 V |
| Inputs, $\mathrm{V}_{\mathrm{I}}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Outputs, $\mathrm{V}_{\mathrm{O}}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$ | $33.1^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |
| Storage Temperature, $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Positive Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{~V}_{\text {TAP }}$ | Power Supply Mode |  |  | Float |  |  |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current |  |  | V |  |  |

Table 4B. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {TAP }}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Positive Supply Voltage |  | 2.375 | 2.5 | 2.625 | V |
| $\mathrm{~V}_{\text {TAP }}$ | Positive Supply Voltage |  | 2.375 | 2.5 | 2.625 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current |  |  |  | 290 | mA |
| $\mathrm{I}_{\text {TAP }}$ | Power Supply Current |  |  |  | 2.2 | mA |

Table 4C. LVCMOS/LVTTL DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%$ or $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{T A P}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}$ | 2.2 |  | $V_{D D}+0.3$ | V |
|  |  |  | $V_{D D}=2.625 \mathrm{~V}$ | 1.7 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | $\mathrm{V}_{\text {DD }}=3.465 \mathrm{~V}$ | -0.3 |  | 0.8 | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.625 \mathrm{~V}$ | -0.3 |  | 0.7 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input <br> High Current | DIV_SELx, CLK_SEL | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=3.465 \mathrm{~V}$ or 2.625 V |  |  | 150 | $\mu \mathrm{A}$ |
|  |  | OEA[3:0], OEB[3:0] | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=3.465 \mathrm{~V}$ or 2.625 V |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input <br> Low Current | DIV_SELx, CLK_SEL | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}$ or $2.625 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -10 |  |  | $\mu \mathrm{A}$ |
|  |  | OEA[3:0], OEB[3:0] | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}$ or $2.625 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{A}$ |

## Renesns

Table 4D. Differential DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%$ or $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{T A P}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{H}}$ | Input High Current | CLKO, CLK1, nCLKO, nCLK1 | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=3.465 \mathrm{~V} \text { or } \\ 2.625 \mathrm{~V} \end{gathered}$ |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input Low Current | CLK0, CLK1 | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V} \text { or } 2.625 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \end{gathered}$ | -10 |  |  | $\mu \mathrm{A}$ |
|  |  | nCLK0, nCLK1 | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V} \text { or } 2.625 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \end{gathered}$ | -150 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {PP }}$ | Peak-to-Peak Voltage; NOTE 1 |  |  | 0.15 |  | 1.3 | V |
| $\mathrm{V}_{\text {CMR }}$ | Common Mode Input Voltage; NOTE 1, 2 |  |  | GND + 0.5 |  | $\mathrm{V}_{\mathrm{DD}}-0.85$ | V |

NOTE 1: $\mathrm{V}_{\text {IL }}$ should not be less than -0.3 V .
NOTE 2: Common mode input voltage is defined as $\mathrm{V}_{\mathrm{IH}}$.
Table 4E. LVDS DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OD}}$ | Differential Output Voltage |  | 247 |  | 454 |
| $\Delta \mathrm{~V}_{\mathrm{OD}}$ | $\mathrm{V}_{\mathrm{OD}}$ Magnitude Change |  |  | mV |  |
| $\mathrm{V}_{\mathrm{OS}}$ | Offset Voltage |  | 1.2 |  | 50 |
| $\Delta \mathrm{~V}_{\mathrm{OS}}$ | $\mathrm{V}_{\text {OS }}$ Magnitude Change |  |  | 1.47 | mV |

Table 4F. LVDS DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{TAP}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OD}}$ | Differential Output Voltage |  | 247 |  | 454 | mV |
| $\Delta \mathrm{V}_{\mathrm{OD}}$ | $\mathrm{V}_{\text {OD }}$ Magnitude Change |  |  |  | 50 |  |
| $\mathrm{~V}_{\mathrm{OS}}$ | Offset Voltage | 1.15 | mV |  |  |  |
| $\Delta \mathrm{V}_{\mathrm{OS}}$ | $\mathrm{V}_{\text {OS }}$ Magnitude Change |  |  | 1.45 | V |  |

## AC Electrical Characteristics

Table 5A. AC Characteristics, $V_{D D}=3.3 \mathrm{~V} \pm 5 \%, T_{A}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {Out }}$ | Output Frequency |  |  |  | 1.5 | GHz |
| $\mathrm{t}_{\text {PD }}$ | Propagation Delay; NOTE 1 |  | 0.7 |  | 1.75 | ns |
| tsk(o) | Output Skew; NOTE 2, 3 |  |  |  | 40 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4 |  |  |  | 400 | ps |
| $t_{\text {sk(b) }}$ | Bank Skew; NOTE 3, 5 |  |  |  | 35 | ps |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time | $20 \%$ to $80 \%$ | 55 |  | 250 | ps |
| odc | Output Duty Cycle | $f \leq 750 \mathrm{MHz}$ | 44 |  | 56 | $\%$ |
| $\mathrm{t}_{\text {EN }}$ | Output Enable Time; NOTE 6 |  |  |  | 10 | ns |
| $\mathrm{t}_{\text {DIS }}$ | Output Disable Time; NOTE 6 |  |  |  | 10 | ns |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
NOTE 1: Measured from the differential input crossing point to the differential cross points.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the differential cross points.
NOTE 3: These parameters are guaranteed by characterization. Not tested in production.
NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltage, same temperature and with equal load conditions. Using the same type of input on each device, the output is measured at the differential cross points.
NOTE 5: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.
NOTE 6: These parameters are guaranteed by characterization. Not tested in production.
Table 5B. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {TAP }}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fout | Output Frequency |  |  |  | 1.5 | GHz |
| $t_{\text {PD }}$ | Propagation Delay; NOTE 1 |  | 0.6 |  | 1.8 | ns |
| tsk(o) | Output Skew; NOTE 2, 3 |  |  |  | 40 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4 |  |  |  | 400 | ps |
| tsk(b) | Bank Skew; NOTE 3, 5 |  |  |  | 35 | ps |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time | 20\% to 80\% | 50 |  | 275 | ps |
| odc | Output Duty Cycle | $f \leq 750 \mathrm{MHz}$ | 44 |  | 56 | \% |
| $\mathrm{t}_{\mathrm{EN}}$ | Output Enable Time; NOTE 6 |  |  |  | 10 | ns |
| $\mathrm{t}_{\text {DIS }}$ | Output Disable Time; NOTE 6 |  |  |  | 10 | ns |

For NOTES, see Table 5A above.

## Parameter Measurement Information



### 3.3V LVDS Output Load AC Test Circuit



Differential Input Level


## Part-to-Part Skew


2.5V LVDS Output Load AC Test Circuit


Output Skew


## Bank Skew

## Parameter Measurement Information, continued



## Propagation Delay



Output Duty Cycle/Pulse Width/Period

## Offset Voltage Setup




Output Rise/Fall Time


Differential Output Voltage Setup

## Applications Information

## Wiring the Differential Input to Accept Single-Ended Levels

Figure 2 shows how a differential input can be wired to accept single ended levels. The reference voltage $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}} / 2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the $\mathrm{V}_{1}$ in the center of the input voltage swing. For example, if the input clock swing is 2.5 V and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, R 1 and R 2 value should be adjusted to set $\mathrm{V}_{1}$ at 1.25 V . The values below are for when both the single ended swing and $\mathrm{V}_{\mathrm{DD}}$ are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line
impedance. For most $50 \Omega$ applications, R3 and R4 can be $100 \Omega$. The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however $\mathrm{V}_{\mathrm{IL}}$ cannot be less than -0.3 V and $\mathrm{V}_{I H}$ cannot be more than $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.


Figure 2. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

## Recommendations for Unused Input and Output Pins

## Inputs:

## CLK/nCLK Inputs

For applications requiring only one differential input, the unused CLK and nCLK input can be left floating. Though not required, but for additional protection, a $1 \mathrm{k} \Omega$ resistor can be tied from CLK pin to ground.

## LVCMOS Control Pins

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k} \Omega$ resistor can be used.

## Outputs:

## LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with $100 \Omega$ across. If they are left floating, there should be no trace attached

## Renesns

### 3.3V Differential Clock Input Interface

The CLK/nCLK accepts LVDS, LVPECL, HCSL and other differential signals. Both signals must meet the $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{CMR}}$ input requirements. Figures $3 A$ to $3 D$ show interface examples for the CLK/nCLK input driven by the most common driver types. The input


3A. CLK/nCLK Input Driven by a 3.3V LVPECL Driver


Figure 3C. CLK/nCLK Input Driven by a 3.3V HCSL Driver
interfaces suggested here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements.


Figure 3B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver


Figure 3D. CLK/nCLK Input Driven by a 3.3V LVDS Driver

## Renesns

### 2.5V Differential Clock Input Interface

The CLK/nCLK accepts LVDS, LVPECL, HCSL and other differential signals. Both signals must meet the $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{CMR}}$ input requirements. Figures $4 A$ to $4 D$ show interface examples for the CLK/nCLK input driven by the most common driver types. The input


Figure 4A. CLK/nCLK Input Driven by a 2.5V LVPECL Driver


Figure 4C. CLK/nCLK Input Driven by a 2.5V HCSL Driver
interfaces suggested here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements.


Figure 4B. CLK/nCLK Input Driven by a 2.5V LVPECL Driver


Figure 4D. CLK/nCLK Input Driven by a 2.5V LVDS Driver

## LVDS Driver Termination

A general LVDS interface is shown in Figure 5A. Standard termination for LVDS type output structure requires both a $100 \Omega$ parallel resistor at the receiver and a $100 \Omega$ differential transmission line environment. In order to avoid any transmission line reflection issues, the $100 \Omega$ resistor must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The
standard termination schematic as shown in Figure 5A can be used with either type of output structure. If using a non-standard termination, it is recommended to contact IDT and confirm if the output is a current source or a voltage source type structure. In addition, since these outputs are LVDS compatible, the amplitude and common mode input range of the input receivers should be verified for compatibility with the output.


## LVDS Driver Termination

## LVDS Power Considerations

This section provides information on power dissipation and junction temperature for the ICS854S1208I.
Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the ICS854S1208I is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+5 \%=3.465 \mathrm{~V}$, which gives worst case results.
Max power dissipation occurs at $-40^{\circ} \mathrm{C}$.
Max IDD at $-40^{\circ} \mathrm{C}=305 \mathrm{~mA}$

- Power $_{\text {MAX }}=\mathrm{V}_{\text {DD_MAX }}{ }^{*} \mathrm{I}_{\mathrm{DD} \_M A X}=3.465 \mathrm{~V} * 305 \mathrm{~mA}=1056.825 \mathrm{~mW}$


## 2. Junction Temperature.

Junction temperature, Tj , is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is $125^{\circ} \mathrm{C}$. Limiting the internal transistor junction temperature, Tj, to $125^{\circ} \mathrm{C}$ ensures that the bond wire and bond pad temperature remains below $125^{\circ} \mathrm{C}$.

The equation for $\mathrm{Tj}_{\mathrm{j}}$ is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}}$ * Pd_total $+\mathrm{T}_{\mathrm{A}}$
$\mathrm{Tj}=$ Junction Temperature
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming no air flow and a multi-layer board, the appropriate value is $33.1^{\circ} \mathrm{C} / \mathrm{W}$ per Table 6 below.

Max $I_{D D}$ at $85^{\circ} \mathrm{C}=287.8 \mathrm{~mA}$.
Max power at $85^{\circ} \mathrm{C}=3.465 \mathrm{~V} * 287.8 \mathrm{~mA}=997.227 \mathrm{~mW}$.

Therefore, Tj for an ambient temperature of $85^{\circ} \mathrm{C}$ with all outputs switching is:
$85^{\circ} \mathrm{C}+0.997 \mathrm{~W} * 33.1^{\circ} \mathrm{C} / \mathrm{W}=118^{\circ} \mathrm{C}$. This is below the limit of $125^{\circ} \mathrm{C}$.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance $\theta_{\mathrm{JA}}$ for 48 Lead TQFP, E-Pad, Forced Convection

| $\theta_{\mathrm{JA}}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $33.1^{\circ} \mathrm{C} / \mathrm{W}$ | $27.2^{\circ} \mathrm{C} / \mathrm{W}$ | $25.7^{\circ} \mathrm{C} / \mathrm{W}$ |

## Reliability Information

Table 7. $\theta_{\mathrm{JA}} \mathrm{vs}$. Air Flow Table for a 48 Lead TQFP, E-Pad

| $\theta_{\mathrm{JA}}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $33.1^{\circ} \mathrm{C} / \mathrm{W}$ | $27.2^{\circ} \mathrm{C} / \mathrm{W}$ | $25.7^{\circ} \mathrm{C} / \mathrm{W}$ |

## Transistor Count

The transistor count for ICS854S1208I is: 9878

## Renesns

## Package Outline and Package Dimensions

## Package Outline - Y Suffix for 48 Lead TQFP, E-Pad



Table 8. Package Dimensions for 48 Lead TQFP, E-Pad

| JEDEC Variation: BBC - HD All Dimensions in Millimeters |  |  |  |
| :---: | :---: | :---: | :---: |
| Symbol | Minimum | Nominal | Maximum |
| N | 48 |  |  |
| A |  |  | 1.20 |
| A1 | 0.05 | 0.10 | 0.15 |
| A2 | 0.95 | 1.00 | 1.05 |
| b | 0.17 | 0.22 | 0.27 |
| c | 0.09 |  | 0.20 |
| D \& E | 9.00 Basic |  |  |
| D1 \& E1 | 7.00 Basic |  |  |
| D2 \& E2 | 5.50 Ref. |  |  |
| D3 \& E3 |  | 3.5 |  |
| e | 0.5 Basic |  |  |
| L | 0.45 | 0.60 | 0.75 |
| ccc |  |  | 0.08 |
| $\theta$ | $0^{\circ}$ |  | $7^{\circ}$ |

Reference Document: JEDEC Publication 95, MS-026

## Ordering Information

Table 9. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :--- | :---: | :---: | :---: | :---: |
| 854S1208AYILF | ICS4S1208AIL | "Lead-Free" 48 Lead TQFP, E-Pad | Tray | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 854S1208AYILFT | ICS4S1208AIL | "Lead-Free" 48 Lead TQFP, E-Pad | 1000 Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

## Reneshs

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Drivers \& Distribution category:
Click to view products by Renesas manufacturer:

Other Similar products are found below :
8501BYLF P9090-0NLGI8 854110AKILF 83210AYLF NB6VQ572MMNG HMC6832ALP5LETR RS232-S5 6ES7390-1AF30-0AA0 CDCVF2505IDRQ1 LV5609LP-E NB7L572MNR4G SY100EP33VKG HMC7043LP7FETR ISPPAC-CLK5520V-01T100C 6ES7212-1AF40-0XB0 EC4P-221-MRXD1 6EP1332-1SH71 6ES7222-1BH32-0XB0 AD246JN AD246JY AD9510BCPZ AD9510BCPZ-REEL7 AD9511BCPZ AD9511BCPZ-REEL7 AD9512BCPZ AD9512UCPZ-EP AD9514BCPZ AD9514BCPZ-REEL7 AD9515BCPZ AD9515BCPZ-REEL7 AD9572ACPZLVD AD9572ACPZPEC AD9513BCPZ-REEL7 ADCLK950BCPZ AD9553BCPZ HMC940LC4B HMC6832ALP5LE CSPUA877ABVG8 9P936AFLFT 49FCT3805ASOG 49FCT3805DQGI 49FCT3805EQGI 49FCT805CTQG 74FCT3807ASOG 74FCT3807EQGI 74FCT388915TEPYG 853S013AMILF 853S058AGILF 8SLVD1208-33NBGI 8V79S680NLGI

