RENESAS 4:2, Differential-to-LVPECL/LVDS Clock Multiplexer

DATA SHEET


General Description

The ICS859S0412I is a 4:2 Differential-to-LVPECL/ LVDS Clock Multiplexer which can operate up to 3GHz. The ICS859S0412I has 4 selectable differential PCLKx/nPCLKx clock inputs. The PCLKx, nPCLKx input pairs can accept LVPECL, LVDS, CML or levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits.

Features

- High speed 4:1 differential multiplexer with a 1:2 fanout buffer
- Two differential LVPECL or LVDS output pairs
- · Four selectable differential PCLKx, nPCLKx input pairs
- PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML
- Maximum output frequency: 3GHz
- Translates any single ended input signal to LVPECL levels with resistor bias on nPCLKx input
- Part-to-part skew: 100ps (maximum)
- Propagation delay: 565ps (typical) at 3.3V
- Additive phase jitter, RMS: 0.22ps (typical) at 3.3V
- Full 3.3V or 2.5V supply modes
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

Block Diagram



Pin Assignment

| CLK_SEL1 | 1 | 20 | CLK_SEL0 | | | |
|--------------|----|----|-------------|--|--|--|
| PCLK0 | 2 | 19 | □ Vcc | | | |
| nPCLK0 | 3 | 18 | VEE | | | |
| PCLK1 | 4 | 17 | _ Q0 | | | |
| nPCLK1 | 5 | 16 | □nQ0 | | | |
| PCLK2 | 6 | 15 | 🗆 Q1 | | | |
| nPCLK2 | 7 | 14 | 🗌 nQ1 | | | |
| PCLK3 | 8 | 13 | VEE | | | |
| nPCLK3 | 9 | 12 | VCC_TAP | | | |
| OE | 10 | 11 | SEL_OUT | | | |
| ICS859S0412I | | | | | | |

20-Lead TSSOP 6.5mm x 4.4mm x 0.925mm package body G Package Top View

Table 1. Pin Descriptions

| Number | Name | Т | уре | Description |
|----------|-----------------------|--------|---------------------|--|
| 1, 20 | CLK_SEL1, CLK_SEL0 | Input | Pulldown | Clock select inputs. See Table 4A. LVCMOS / LVTTL interface levels. |
| 2 | PCLK0 | Input | Pulldown | Non-inverting differential LVPECL clock input. |
| 3 | nPCLK0 | Input | Pullup/ Pulldown | Inverting differential LVPECL clock input. V _{CC} /2 default when left floating. |
| 4 | PCLK1 | Input | Pulldown | Non-inverting differential clock input. |
| 5 | nPCLK1 | Input | Pullup/ Pulldown | Inverting differential LVPECL clock input. V _{CC} /2 default when left floating. |
| 6 | PCLK2 | Input | Pulldown | Non-inverting differential clock input. |
| 7 | nPCLK2 | Input | Pullup/ Pulldown | Inverting differential LVPECL clock input. V _{CC} /2 default when left floating. |
| 8 | PCLK3 | Input | Pulldown | Non-inverting differential clock input. |
| 9 | nPCLK3 | Input | Pullup/ Pulldown | Inverting differential LVPECL clock input. V _{CC} /2 default when left floating. |
| 10 | OE | Input | Pullup | Output enable pin. See Table 4B. LVCMOS/LVTTL interface levels. |
| 11 | SEL_OUT | Input | Pullup | Output select pin. When LOW, selects LVDS levels. When HIGH, selects LVPECL levels. LVCMOS/LVTTL interface levels. See Table 3B. |
| 12 | V _{CC_TAP} | Power | | Positive supply pin. See Table 3A. |
| 13, 18 | V _{EE} | Power | | Negative supply pins. |
| 14, 15 | nQ1, Q1 | Output | | Differential output pair. LVPECL or LVDS interface levels. |
| 16, 17 | nQ0, Q0 | Output | | Differential output pair. LVPECL or LVDS interface levels. |
| 19 | V _{CC} | Power | | Positive supply pin. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|--------------------------------|-----------------|---------|---------|---------|-------|
| C _{IN} | Input Capacitance | | | 2 | | pF |
| R _{PULLUP} | Input Pullup Resistor | | | 51 | | kΩ |
| R _{PULLDOWN} | Input Pulldown Resistor | | | 51 | | kΩ |
| R _{VCC/2} | Input Pullup/Pulldown Resistor | | | 75 | | kΩ |

Function Tables

Table 3A. V_{CC_TAP} Function Table

| Outputs | | |
|-----------------|---------------------|---------------------------------------|
| Q[0:1], nQ[0:1] | Output Level Supply | $\mathbf{V}_{\text{CC}_{\text{TAP}}}$ |
| LVPECL | 2.5V | V _{CC} |
| LVPECL | 3.3V | V _{CC} |
| LVDS | 2.5V | V _{CC} |
| LVDS | 3.3V | Float |

4A. Clock Input Function Table

| Inp | Outputs | |
|-------------|-----------------|---------------|
| CLK_SEL1 | Q[0:1], nQ[0:1] | |
| 0 (default) | 0 | PCLK0, nPCLK0 |
| 0 | 1 | PCLK1, nPCLK1 |
| 1 | 0 | PCLK2, nPCLK2 |
| 1 | 1 | PCLK3, nPCLK3 |

Table 3B. SEL_OUT Function TableTable

| Input | Outputs |
|---------|------------------|
| SEL_OUT | Q[0:1], nQ[0:1] |
| 1 | LVPECL (default) |
| 0 | LVDS |

Table 4B. Output Enable Function Table

| Inputs | Outputs |
|-------------|----------------------------|
| OE | Q[0:1], nQ[0:1] |
| 0 | Low, High |
| 1 (default) | Normal Operation (default) |

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
|---|------------------------------------|
| Supply Voltage, V _{CC} | 4.6V |
| Inputs, V _I | -0.5V to V _{CC} + 0.5V |
| Outputs, I _O (LVPECL) Continuous Current Surge Current | 50mA 100mA |
| Outputs, I _O (LVDS) Continuos Current Surge Current | 10mA 15mA |
| Package Thermal Impedance, θ_{JA} Storage Temperature, T _{STG} | 87.2°C/W (0 mps) -65°C to 150°C |

DC Electrical Characteristics

Table 5A. LVPECL Power Supply DC Characteristics, V_{CC} = V_{CC_TAP} = 3.3V ± 5%, V_{EE} = 0V, T_A = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------|-------------------------|-----------------|---------|---------|---------|-------|
| V _{CC} | Positive Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V _{CC_TAP} | Positive Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| I _{EE} | Power Supply Current | | | | 55 | mA |
| I _{CC_TAP} | Power Supply Current | | | | 5 | mA |

Table 5B. LVPECL Power Supply DC Characteristics, $V_{CC} = V_{CC_{TAP}} = 2.5V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------|-------------------------|-----------------|---------|---------|---------|-------|
| V _{CC} | Positive Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| V _{CC_TAP} | Positive Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| I _{EE} | Power Supply Current | | | | 50 | mA |
| I _{CC_TAP} | Power Supply Current | | | | 5 | mA |

Table 5C. LVDS Power Supply DC Characteristics, V_{CC} = $3.3V \pm 5\%$, T_A = -40° C to 85° C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-------------------------|-----------------|---------|---------|---------|-------|
| V _{CC} | Positive Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| I _{CC} | Power Supply Current | | | | 80 | mA |

Table 5D. LVDS Power Supply DC Characteristics, V_{CC} = V_{CC_TAP} = 2.5V \pm 5%, T_A = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------|-------------------------|-----------------|---------|---------|---------|-------|
| V _{CC} | Positive Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| V _{CC_TAP} | Positive Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| I _{CC} | Power Supply Current | | | | 75 | mA |
| I _{CC_TAP} | Power Supply Current | | | | 5 | mA |

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|--------------------|-----------------------|--|---------|---------|-----------------------|-------|
| V | Input High Voltage | | V _{CC} = 3.465V | 2.2 | | V _{CC} + 0.3 | V |
| V _{IH} | | | V _{CC} = 2.625V | 1.7 | | V _{CC} + 0.3 | V |
| V | | | V _{CC} = 3.465V | -0.3 | | 0.8 | V |
| V _{IL} | Input Low Voltage | | V _{CC} = 2.625V | -0.3 | | 0.7 | V |
| | | CLK_SEL0, CLK_SEL1 | V _{CC} = V _{IN} = 3.465V or 2.625V | | | 150 | μA |
| I _{IH} | Input High Current | OE, SEL_OUT | V _{CC} = V _{IN} = 3.465V or 2.625V | | | 10 | μA |
| | Input Low Current | CLK_SEL0, CLK_SEL1 | V _{CC} = 3.465V or 2.625V, V _{IN} = 0V | -10 | | | μA |
| | | OE, SEL_OUT | V _{CC} = 3.465V or 2.625V, V _{IN} = 0V | -150 | | | μA |

Table 5E. LVCMOS/LVTTL DC Characteristics, V_{CC} = $3.3V \pm 5\%$ or $2.5V \pm 5\%$, T_A = -40° C to 85° C

Table 5F. LVPECL DC Characteristics, V_{CC} = 3.3V ± 5%, V_{EE} = 0V, T_A = -40°C to 85°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|--------------------|---------------------|----------------------------|--|-----------------------|---------|-----------------------|-------|
| IIH | Input High Current | PCLK [0:3], nPCLK [0:3] | V _{CC} = V _{IN} = 3.465V | | | 150 | μA |
| | Input Low Current | PCLK [0:3] | V _{CC} = 3.465V, V _{IN} = 0V | -10 | | | μA |
| ιL | Input Low Current | nPCLK [0:3] | V _{CC} = 3.465V, V _{IN} = 0V | -150 | | | μA |
| V _{PP} | Peak-to-Peak Voltag | je | | 0.15 | | 1.3 | V |
| V _{CMR} | Common Mode Inpu | t Voltage; NOTE 1 | | 1.2 | | V _{CC} | V |
| V _{OH} | Output High Voltage | ; NOTE 2 | | V _{CC} – 1.4 | | V _{CC} – 0.9 | V |
| V _{OL} | Output Low Voltage; | NOTE 2 | | V _{CC} – 2.0 | | V _{CC} – 1.7 | V |
| V _{SWING} | Peak-to-Peak Outpu | t Voltage Swing | | 0.6 | | 1.0 | V |

NOTE 1: Common mode input voltage is defined as VIH.

NOTE 2: Outputs terminated with 50Ω to V_{CC} – 2V.

Table 5G. LVPECL DC Characteristics, V_{CC} = 2.5V \pm 5%, V_{EE} = 0V, T_A = -40°C to 85°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|--------------------|---------------------|----------------------------|--|-----------------------|---------|-----------------------|-------|
| IIH | Input High Current | PCLK [0:3], nPCLK [0:3] | V _{CC} = V _{IN} = 2.625V | | | 150 | μA |
| 1 | Input Low Current | PCLK [0:3] | V _{CC} = 2.625V, V _{IN} = 0V | -10 | | | μA |
| ΙIL | Input Low Current | nPCLK [0:3] | V _{CC} = 2.625V, V _{IN} = 0V | -150 | | | μA |
| V _{PP} | Peak-to-Peak Voltag | je | | 0.15 | | 1.3 | V |
| V _{CMR} | Common Mode Inpu | t Voltage; NOTE 1 | | 1.2 | | V _{CC} | V |
| V _{OH} | Output High Voltage | ; NOTE 2 | | V _{CC} – 1.4 | | V _{CC} – 0.9 | V |
| V _{OL} | Output Low Voltage; | NOTE 2 | | V _{CC} – 2.0 | | V _{CC} – 1.5 | V |
| V _{SWING} | Peak-to-Peak Outpu | t Voltage Swing | | 0.4 | | 1.0 | V |

NOTE 1: Common mode input voltage is defined as V_IH. NOTE 2: Outputs terminated with 50 Ω to V_CC – 2V.

RENESAS

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|----------------------------------|-----------------|---------|---------|---------|-------|
| V _{OD} | Differential Output Voltage | SEL_OUT = 0 | 247 | | 454 | mV |
| ΔV_{OD} | V _{OD} Magnitude Change | SEL_OUT = 0 | | | 50 | mV |
| V _{OS} | Offset Voltage | SEL_OUT = 0 | 1.10 | | 1.40 | V |
| ΔV_{OS} | V _{OS} Magnitude Change | SEL_OUT = 0 | | | 50 | mV |

Table 5H. LVDS DC Characteristics, V_{CC} = 3.3V \pm 5%, T_A = -40°C to 85°C

Table 5I. LVDS DC Characteristics, V_{CC} = V_{CC_TAP} = 2.5V ± 5%, T_A = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|----------------------------------|-----------------|---------|---------|---------|-------|
| V _{OD} | Differential Output Voltage | SEL_OUT = 0 | 247 | | 454 | mV |
| ΔV_{OD} | V _{OD} Magnitude Change | SEL_OUT = 0 | | | 50 | mV |
| V _{OS} | Offset Voltage | SEL_OUT = 0 | 1.10 | | 1.40 | V |
| ΔV_{OS} | V _{OS} Magnitude Change | SEL_OUT = 0 | | | 50 | mV |

AC Electrical Characteristics

Table 6A. LVPECL AC Characteristics, $V_{CC} = V_{CC TAP} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|---|---|---------|---------|---------|-------|
| f _{OUT} | Output Frequency | | | | 3 | GHz |
| t _{PD} | Propagation Delay; NOTE 1 | | 400 | | 800 | ps |
| <i>t</i> jit | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section | 100MHz, Integration Range: 12kHz – 20MHz | | 0.22 | 0.28 | ps |
| <i>t</i> sk(o) | Output Skew; NOTE 2, 3 | | | | 25 | ps |
| <i>t</i> sk(pp) | Part-to-Part Skew; NOTE 3, 4 | | | | 100 | ps |
| t _R / t _F | Output Rise/Fall Time | 20% to 80% | 50 | | 245 | ps |
| odc | Output Duty Cycle | | 46 | | 54 | % |
| MUXISOLATION | MUX Isolation | fOUT < 1.2GHz | | 45 | | dB |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters are measured at $f_{OUT} \leq 1.5 GHz$, unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential output crossing point.

NOTE 3: These parameters are guaranteed by characterization. Not tested in production.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of input on each device, the output is measured at the differential cross points. Using the same type of input on each device, the output is measured at the differential cross points.

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|---|---|---------|---------|---------|-------|
| f _{OUT} | Output Frequency | | | | 3 | GHz |
| t _{PD} | Propagation Delay; NOTE 1 | | 400 | | 800 | ps |
| <i>t</i> jit | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section | 100MHz, Integration Range: 12kHz – 20MHz | | 0.22 | 0.28 | ps |
| <i>t</i> sk(o) | Output Skew; NOTE 2, 3 | | | | 25 | ps |
| <i>t</i> sk(pp) | Part-to-Part Skew; NOTE 3, 4 | | | | 100 | ps |
| t _R / t _F | Output Rise/Fall Time | 20% to 80% | 50 | | 235 | ps |
| odc | Output Duty Cycle | | 46 | | 54 | % |
| MUXISOLATION | MUX Isolation | fOUT < 1.2GHz | | 45 | | dB |

Table 6B. LVPECL AC Characteristics, $V_{CC} = V_{CC TAP} = 2.5V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters are measured at $f_{OUT} \le 1.5 GHz$, unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential output crossing point.

NOTE 3: These parameters are guaranteed by characterization. Not tested in production.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of input on each device, the output is measured at the differential cross points. Using the same type of input on each device, the output is measured at the differential cross points.

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|---|---|---------|---------|---------|-------|
| f _{OUT} | Output Frequency | | | | 3 | GHz |
| t _{PD} | Propagation Delay; NOTE 1 | | 400 | | 800 | ps |
| <i>t</i> jit | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section | 100MHz, Integration Range: 12kHz – 20MHz | | 0.26 | 0.30 | ps |
| <i>t</i> sk(o) | Output Skew; NOTE 2, 3 | | | | 25 | ps |
| <i>t</i> sk(pp) | Part-to-Part Skew; NOTE 3, 4 | | | | 100 | ps |
| t _R / t _F | Output Rise/Fall Time | 20% to 80% | 50 | | 200 | ps |
| odc | Output Duty Cycle | | 46 | | 54 | % |
| MUXISOLATION | MUX Isolation | fOUT < 1.2GHz | | 45 | | dB |

Table 6C. LVDS AC Characteristics, V_{CC} = 3.3V ± 5%, T_A = -40°C to 85°C

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters are measured at $f_{OUT} \leq 1.5 GHz,$ unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential output crossing point.

NOTE 3: These parameters are guaranteed by characterization. Not tested in production.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of input on each device, the output is measured at the differential cross points. Using the same type of input on each device, the output is measured at the differential cross points.

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|---|---|---------|---------|---------|-------|
| fout | Output Frequency | | | | 3 | GHz |
| t _{PD} | Propagation Delay; NOTE 1 | | 400 | | 800 | ps |
| <i>t</i> jit | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section | 100MHz, Integration Range: 12kHz – 20MHz | | 0.26 | 0.31 | ps |
| <i>t</i> sk(o) | Output Skew; NOTE 2, 3 | | | | 25 | ps |
| <i>t</i> sk(pp) | Part-to-Part Skew; NOTE 3, 4 | | | | 100 | ps |
| t _R / t _F | Output Rise/Fall Time | 20% to 80% | 50 | | 200 | ps |
| odc | Output Duty Cycle | | 46 | | 54 | % |
| MUXISOLATION | MUX Isolation | fOUT < 1.2GHz | | 45 | | dB |

Table 6D. LVDS AC Characteristics, $V_{CC} = V_{CC TAP} = 2.5V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters are measured at $f_{OUT} \le 1.5$ GHz, unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential output crossing point.


NOTE 3: These parameters are guaranteed by characterization. Not tested in production.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of input on each device, the output is measured at the differential cross points. Using the same type of input on each device, the output is measured at the differential cross points.

Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio


of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.

Measured using a Rohde & Schwarz SMA100 as the input source.


Parameter Measurement Information




3.3V LVPECL Output Load AC Test Circuit




3.3V LVDS Output Load AC Test Circuit




Differential Input Level



2.5V LVPECL Output Load AC Test Circuit




2.5V LVDS Output Load AC Test Circuit





Propagation Delay

Parameter Measurement Information, continued
















LVPECL Output Rise/Fall Time




Output Duty Cycle/Pulse Width/Period


LVDS Output Rise/Fall Time



MUX Isolation

Parameter Measurement Information, continued





Differential Output Voltage Setup

Offset Voltage Setup

Applications Information

Recommendations for Unused Input and Output Pins

Inputs:

PCLK/nPCLK Inputs

For applications not requiring the use of a differential input, both the PCLK and nPCLK pins can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from PCLK to ground.

LVCMOS Control Pins

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

Outputs:

LVPECL Outputs


All unused LVPECL output pairs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating, there should be no trace attached.

Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage $V_1 = V_{CC}/2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V_1 in the center of the input voltage swing. For example, if the input clock swing is 2.5V and $V_{CC} = 3.3V$, R1 and R2 value should be adjusted to set V_1 at 1.25V. The values below are for when both the single ended swing and V_{CC} are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line impedance. For most 50 Ω applications, R3 and R4 can be 100 Ω . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V_{IL} cannot be less than -0.3V and V_{IH} cannot be more than V_{CC} + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.





3.3V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS, CML and other differential signals. Both signals must meet the V_{PP} and V_{CMR} input requirements. *Figures 2A to 2E* show interface examples for the PCLK/ nPCLK input driven by the most common driver types. The




Figure 2A. PCLK/nPCLK Input Driven by a CML Driver




Figure 2C. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver




Figure 2E. PCLK/nPCLK Input Driven by a 3.3V LVDS Driver

input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 2B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver




Figure 2D. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple

2.5V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS, CML and other differential signals. Both signals must meet input requirements. *Figures 3A to 3E* show interface examples for the PCLK/ nPCLK input driven by the most common driver types. The input interfaces




Figure 3A. PCLK/nPCLK Input Driven by a CML Driver




Figure 3C. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver




Figure 3E. PCLK/nPCLK Input Driven by a 2.5V LVDS Driver




Figure 3B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver





Figure 3D. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver with AC Couple

LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance (Z_T) is between 90 Ω and 132 Ω . The actual value should be selected to match the differential impedance (Z₀) of your transmission line. A typical point-to-point LVDS design uses a 100 Ω parallel resistor at the receiver and a 100 Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The

standard termination schematic as shown in *Figure 4A* can be used with either type of output structure. *Figure 4B*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.




LVDS Termination

Termination for 3.3V LVPECL Outputs


The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are a low impedance follower output that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω



ICS859S0412BGI REVISION A MAY 23, 2012

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 5A and 5B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.



Termination for 2.5V LVPECL Outputs

Figure 6A and Figure 6B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to V_{CC} – 2V. For V_{CC} = 2.5V, the V_{CC} – 2V is very close to ground




Figure 6A. 2.5V LVPECL Driver Termination Example




Figure 6C. 2.5V LVPECL Driver Termination Example

level. The R3 in Figure 6B can be eliminated and the termination is shown in *Figure 6C*.




Figure 6B. 2.5V LVPECL Driver Termination Example

3.3V LVPECL Power Considerations

This section provides information on power dissipation and junction temperature for the ICS859S0412I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS859S0412I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for V_{CC} = 3.3V + 5% = 3.465V, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 55mA = 190.6mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair
 If all outputs are loaded, the total power is 2 * 30mW = 60mW

Total Power_MAX (3.465V, with all outputs switching) = 190.6mW + 60mW = 250.6mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 87.2°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.251W * 87.2°C/W = 106.9°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7. Thermal Resistance θ_{JA} for 20 Lead TSSOP, Forced Convection

| θ_{JA} by Velocity | | | | |
|---|----------|----------|----------|--|
| Meters per Second | 0 | 1 | 2.5 | |
| Multi-Layer PCB, JEDEC Standard Test Boards | 87.2°C/W | 82.9°C/W | 80.7°C/W | |

3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pairs.

LVPECL output driver circuit and termination are shown in Figure 7.




Figure 7. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50 Ω load, and a termination voltage of V_{CC} – 2V.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CC_MAX} 0.9V$ ($V_{CC_MAX} - V_{OH_MAX}$) = 0.9V
- For logic low, V_{OUT} = V_{OL_MAX} = V_{CC_MAX} 1.7V (V_{CC_MAX} - V_{OL_MAX}) = 1.7V

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

 $\mathsf{Pd}_{\mathsf{H}} = [(\mathsf{V}_{\mathsf{OH}_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}) = [(2\mathsf{V} - 0.9\mathsf{V})/50\Omega] * 0.9\mathsf{V} = \mathbf{19.8}\mathsf{mW}$

 $\mathsf{Pd}_{\mathsf{L}} = [(\mathsf{V}_{\mathsf{OL}_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}_\mathsf{MAX}}) = [(2\mathsf{V} - 1.7\mathsf{V})/50\Omega] * 1.7\mathsf{V} = 10.2\mathsf{mW}$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW

3.3V LVDS Power Considerations

This section provides information on power dissipation and junction temperature for the ICS859S0412I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS859S0412I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for V_{CC} = 3.3V + 5% = 3.465V, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

Power (core)_{Max} = V_{CC MAX} * I_{CC MAX} = 3.465V * 80mA = 277.2mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 87.2°C/W per Table 8 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.277W * 87.2°C/W = 109.2°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 8. Thermal Resistance θ_{JA} for 20 Lead TSSOP, Forced Convection

| θ _{JA} by Velocity | | | | |
|---|----------|----------|----------|--|
| Meters per Second | 0 | 1 | 2.5 | |
| Multi-Layer PCB, JEDEC Standard Test Boards | 87.2°C/W | 82.9°C/W | 80.7°C/W | |



Reliability Information

Table 9. θ_{JA} vs. Air Flow Table for a 20 Lead TSSOP

| | θ_{JA} by Velocity | | |
|---|----------------------------------|----------|----------|
| Meters per Second | 0 | 1 | 2.5 |
| Multi-Layer PCB, JEDEC Standard Test Boards | 87.2°C/W | 82.9°C/W | 80.7°C/W |


•

Transistor Count

The transistor count for ICS859S0412I is: 585

Package Outline and Package Dimensions

Package Outline - G Suffix for 20 Lead TSSOP



4.40 mm. Body, 0.50 mm. Pitch TSSOP (173 mil)* (20mil)*

Table 10. Package Dimensions

| All Dimensions in Millimeters | | | | | |
|-------------------------------|-----------------|------|--|--|--|
| Symbol | Minimum Maximum | | | | |
| Ν | 20 | | | | |
| Α | | 1.20 | | | |
| A1 | 0.05 | 0.15 | | | |
| A2 | 0.80 | 1.05 | | | |
| b | 0.19 | 0.30 | | | |
| С | 0.09 | 0.20 | | | |
| D | 6.40 | 6.60 | | | |
| E | 6.40 Basic | | | | |
| E1 | 4.30 | 4.50 | | | |
| е | 0.65 Basic | | | | |
| L | 0.45 | 0.75 | | | |
| α | 0° | 8° | | | |
| aaa | | 0.10 | | | |

Reference Document: JEDEC Publication 95, MO-153



Ordering Information

Table 11. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
|-------------------|--------------|---------------------------|--------------------|---------------|
| 859S0412BGILF | ICS9S0412BIL | "Lead-Free" 20 Lead TSSOP | Tube | -40°C to 85°C |
| 859S0412BGILFT | ICS9S0412BIL | "Lead-Free" 20 Lead TSSOP | 2500 Tape & Reel | -40°C to 85°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Drivers & Distribution category:

Click to view products by Renesas manufacturer:

Other Similar products are found below :

8501BYLF P9090-0NLGI8 854110AKILF 83210AYLF NB6VQ572MMNG HMC6832ALP5LETR RS232-S5 6ES7390-1AF30-0AA0 CDCVF2505IDRQ1 LV5609LP-E NB7L572MNR4G SY100EP33VKG HMC7043LP7FETR ISPPAC-CLK5520V-01T100C EC4P-221-MRXD1 6EP1332-1SH71 6ES7222-1BH32-0XB0 6ES7231-4HD32-0XB0 AD246JN AD246JY AD9510BCPZ AD9510BCPZ-REEL7 AD9511BCPZ AD9511BCPZ-REEL7 AD9512BCPZ AD9512UCPZ-EP AD9513BCPZ AD9514BCPZ AD9514BCPZ-REEL7 AD9515BCPZ AD9515BCPZ-REEL7 AD9572ACPZLVD AD9572ACPZPEC AD9513BCPZ-REEL7 ADCLK950BCPZ AD9553BCPZ HMC940LC4B HMC6832ALP5LE CSPUA877ABVG8 9P936AFLFT 49FCT3805ASOG 49FCT3805DQGI 49FCT3805EQGI 49FCT805CTQG 74FCT3807EQGI 74FCT388915TEPYG 8538013AMILF 853S058AGILF 8SLVD1208-33NBGI 8V79S680NLGI