## General Description

The IDT8N3Q001 is a Quad-Frequency Programmable Clock Oscillator with very flexible frequency programming capabilities. The device uses IDT's fourth generation FemtoClock® NG technology for an optimum of high clock frequency and low phase noise performance. The device accepts 2.5 V or 3.3 V supply and is packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x $7 \mathrm{~mm} \times 1.55 \mathrm{~mm}$ package.
Besides the four default power-up frequencies set by the FSELO and FSEL1 pins, the IDT8N3Q001 can be programmed via the $I^{2} \mathrm{C}$ interface to output clock frequencies between 15.476 MHz to 866.67 MHz and from 975 MHz to $1,300 \mathrm{MHz}$ to a very high degree of precision with a frequency step size of $435.9 \mathrm{~Hz} \div N(N$ is the PLL output divider). Since the FSELO and FSEL1 pins are mapped to 4 independent PLL M and N divider registers (P, MINT, MFRAC and N ), reprogramming those registers to other frequencies under control of FSELO and FSEL1 is supported. The extended temperature range supports wireless infrastructure, telecommunication and networking end equipment requirements.

## Features

- Fourth generation FemtoClock® NG technology
- Programmable clock output frequency from 15.476 MHz to 866.67MHz and from 975 MHz to $1,300 \mathrm{MHz}$
- Four power-up default frequencies (see part number order codes), re-programmable by $I^{2} \mathrm{C}$
- $I^{2} \mathrm{C}$ programming interface for the output clock frequency and internal PLL control registers
- Frequency programming resolution is $435.9 \mathrm{~Hz} \div \mathrm{N}$
- One 2.5V, 3.3V LVPECL clock output
- Two control inputs for the power-up default frequency
- LVCMOS/LVTTL compatible control inputs
- RMS phase jitter @ 156.25MHz (12kHz-20MHz): 0.244ps (typical), integer PLL feedback configuration
- RMS phase jitter @ 156.25 MHz ( $1 \mathrm{kHz}-40 \mathrm{MHz}$ ): 0.265ps (typical), integer PLL feedback configuration
- Full 2.5 V or 3.3 V supply modes
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ambient operating temperature
- Available in Lead-free (RoHS 6) package


## Block Diagram



Pin Assignment


IDT8N3Q001
10 -lead Ceramic $5 \mathrm{~mm} \times 7 \mathrm{~mm} \times 1.55 \mathrm{~mm}$ package body CD Package Top View

Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :--- |
| 1 | DNU | Unused |  | Do not use. |
| 2 | OE | Input | Pullup | Output enable pin. See Table 3 for function. LVCMOS/LVTTL interface <br> levels. |
| 3 | V $_{\text {EE }}$ | Power |  | Negative power supply. |
| 5,4 | FSEL1, FSELO | Input | Pulldown | Default frequency select pins. See the Default Frequency Order Codes <br> section. LVCMOS/LVTTL interface levels. |
| 6,7 | Q, nQ | Output |  | Differential clock output. LVPECL interface levels. |
| 8 | $V_{\text {CC }}$ | Power |  | Power supply pin. |
| 9 | SDATA | Input/Output | Pullup | $I^{2} C$ Data Input/Output. Input: LVCMOS/LVTTL compatible interface levels. <br> Output: Open drain. |
| 10 | SCLK | Input | Pullup | In$^{2} C$ Clock Input. LVCMOS/LVTTL compatible interface levels. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 5.5 |  | pF |
| $\mathrm{R}_{\text {PULLUP }}$ | Input Pullup Resistor |  |  | 50 |  | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {PULLDOWN }}$ | Input Pulldown Resistor |  |  | 50 |  | $\mathrm{k} \Omega$ |

## Function Tables

Table 3A. OE Configuration

| Input |  |
| :---: | :--- |
| OE | Output Enable |
| 0 | Outputs Q, nQ are in high-impedance state. |
| 1 (default) | Outputs are enabled. |

NOTE: OE is an asynchronous control.

Table 3B. Output Frequency Range

| 15.476 MHz to 866.67 MHz |
| :---: |
| 975 MHz to $1,300 \mathrm{MMHz}$ |

NOTE: Supported output frequency range. The output frequency can be programmed to any frequency in this range and to a precision of 218 Hz or better.

## Block Diagram with Programming Registers



## Principles of Operation

The block diagram consists of the internal $3^{\text {rd }}$ overtone crystal and oscillator which provide the reference clock $\mathrm{f}_{\text {XTAL }}$ of either 114.285 MHz or 100 MHz . The PLL includes the FemtoClock NG VCO along with the Pre-divider ( $P$ ), the feedback divider $(M)$ and the post divider $(N)$. The $P, M$, and $N$ dividers determine the output frequency based on the $\mathrm{f}_{\text {XTAL }}$ reference and must be configured correctly for proper operation. The feedback divider is fractional supporting a huge number of output frequencies. The configuration of the feedback divider to integer-only values results in an improved output phase noise characteristics at the expense of the range of output frequencies. In addition, internal registers are used to hold up to four different factory pre-set $P, M$, and $N$ configuration settings. These default pre-sets are stored in the $\mathrm{I}^{2} \mathrm{C}$ registers at power-up. Each configuration is selected via the the FSEL[1:0] pins and can be read back using the SCLK and SDATA pins.

The user may choose to operate the device at an output frequency different than that set by the factory. After power-up, the user may write new $P, N$ and $M$ settings into one or more of the four configuration registers and then use the FSEL[1:0] pins to select the newly programmed configuration. Note that the $\mathrm{I}^{2} \mathrm{C}$ registers are volatile and a power supply cycle will reload the pre-set factory default conditions.

If the user does choose to write a different $P, M$, and $N$ configuration, it is recommended to write to a configuration which is not currently selected by FSEL[1:0] and then change to that configuration after the $I^{2} \mathrm{C}$ transaction has completed. Changing the FSEL[1:0] controls results in an immediate change of the output frequency to the selected register values. The $P, M$, and $N$ frequency configurations support an output frequency range 15.476 MHz to 866.67 MHz and 975 MHz to $1,300 \mathrm{MHz}$.

The devices use the fractional feedback divider with a delta-sigma modulator for noise shaping and robust frequency synthesis capability. The relatively high reference frequency minimizes phase noise generated by frequency multiplication and allows more efficient shaping of noise by the delta-sigma modulator.

The output frequency is determined by the 2-bit pre-divider $(P)$, the feedback divider (M) and the 7-bit post divider ( $N$ ). The feedback divider (M) consists of both a 7-bit integer portion (MINT) and an 18-bit fractional portion (MFRAC) and provides the means for high-resolution frequency generation. The output frequency $f_{\mathrm{OUT}}$ is calculated by:

$$
\begin{equation*}
\mathrm{f}_{\mathrm{OUT}}=\mathrm{f}_{\mathrm{XTAL}} \cdot \frac{1}{P \cdot N} \cdot\left[M I N T+\frac{M F R A C+0.5}{2^{18}}\right] \tag{1}
\end{equation*}
$$

The four configuration registers for the $P, M$ (MINT \& MFRAC) and $N$ dividers which are named Pn, MINTn, MFRACn and Nn with n=0 to 3. " n " denominates one of the four possible configurations.

As identified previously, the configurations of $P, M$ (MINT \& MFRAC) and $N$ divider settings are stored the $I^{2} \mathrm{C}$ register, and the configuration loaded at power-up is determined by the FSEL[1:0] pins.

Table 4. Frequency Selection

| Input |  |  |  |
| :---: | :---: | :---: | :---: |
| FSEL1 | FSELO | Selects | Register |
| 0 (def.) | 0 (def.) | Frequency 0 | P0, MINT0, MFRAC0, N0 |
| 0 | 1 | Frequency 1 | P1, MINT1, MFRAC1, N1 |
| 1 | 0 | Frequency 2 | P2, MINT2, MFRAC2, N2 |
| 1 | 1 | Frequency 3 | P3, MINT3, MFRAC3, N3 |

## Frequency Configuration

An order code is assigned to each frequency configuration programmed by the factory (default frequencies). For more information on the available default frequencies and order codes, please see the Ordering Information Section in this document. For available order codes, see the FemtoClock NG Ceramic-Package XO and VCXO Ordering Product Information document.

For more information and guidelines on programming of the device for custom frequency configurations, the register description, the selection of fractional and integer-feedback configurations and the serial interface description, see the FemtoClock NG Ceramic 5x7 Module Programming Guide.

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 3.63 V |
| Inputs, $\mathrm{V}_{\mathrm{I}}$ | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Outputs, $\mathrm{I}_{\mathrm{O}}$ (SDATA) | 10 mA |
| Outputs, $\mathrm{I}_{\mathrm{O}}$ (LVPECL) |  |
| Continuous Current <br> Surge Current | 50 mA |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$ | 100 mA |
| Storage Temperature, $\mathrm{T}_{\text {STG }}$ | $49.4^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |

## DC Electrical Characteristics

Table 5A. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{I}_{\mathrm{EE}}$ | Power Supply Current |  |  |  | 140 | mA |

Table 5B. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage |  | 2.375 | 2.5 | 2.625 | V |
| $\mathrm{I}_{\mathrm{EE}}$ | Power Supply Current |  |  |  | 136 | mA |

Table 5C. LVCMOS/LVTTL DC Characteristic, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%$ or $2.5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | FSEL[1:0], OE | $V_{C C}=3.3 V+5 \%$ | 1.7 |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
|  |  | FSEL[1:0], OE | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}+5 \%$ | 1.7 |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | FSEL[1:0] | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}+5 \%$ | -0.3 |  | 0.5 | V |
|  |  | OE | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}+5 \%$ | -0.3 |  | 0.8 | V |
|  |  | FSEL[1:0] | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}+5 \%$ | -0.3 |  | 0.5 | V |
|  |  | OE | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}+5 \%$ | -0.3 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input High Current | OE | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {IN }}=3.465 \mathrm{~V}$ or 2.625 V |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | SDATA, SCLK | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{IN}}=3.465 \mathrm{~V}$ or 2.625 V |  |  | 5 | $\mu \mathrm{A}$ |
|  |  | FSEL0, FSEL1 | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{IN}}=3.465 \mathrm{~V}$ or 2.625 V |  |  | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LL }}$ | Input <br> Low Current | OE | $\mathrm{V}_{\mathrm{CC}}=3.465 \mathrm{~V}$ or $2.625 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -500 |  |  | $\mu \mathrm{A}$ |
|  |  | SDATA, SCLK | $\mathrm{V}_{\mathrm{CC}}=3.465 \mathrm{~V}$ or $2.625 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{A}$ |
|  |  | FSEL0, FSEL1 | $\mathrm{V}_{\mathrm{CC}}=3.465 \mathrm{~V}$ or $2.625 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |

Table 5D. LVPECL DC Characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%$ or $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage; NOTE 1 |  | $\mathrm{V}_{\mathrm{CC}}-1.4$ |  | $\mathrm{~V}_{\mathrm{CC}}-0.8$ | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage; NOTE 1 |  | $\mathrm{V}_{\mathrm{CC}}-2.0$ |  | $\mathrm{~V}_{\mathrm{CC}}-1.5$ | V |
| $\mathrm{~V}_{\text {SWING }}$ | Peak-to-Peak Output Voltage Swing |  | 0.55 |  | 1.0 | V |

NOTE 1: Outputs terminated with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$.

## AC Electrical Characteristics

Table 6. AC Characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%$ or $2.5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {OUT }}$ | Output Frequency Q, nQ | Output Divider, $N=3$ to126 | 15.476 |  | 866.67 | MHz |
|  |  | Output Divider, $N=2$ | 975 |  | 1,300 | MHz |
| $\mathrm{f}_{\mathrm{l}}$ | Initial Accuracy | Measured at $25^{\circ} \mathrm{C}$ |  |  | $\pm 10$ | ppm |
| $\mathrm{f}_{\mathrm{S}}$ | Temperature Stability | Option code $=$ A or B |  |  | $\pm 100$ | ppm |
|  |  | Option code $=$ E or F |  |  | $\pm 50$ | ppm |
|  |  | Option code $=$ K or L |  |  | $\pm 20$ | ppm |
| $\mathrm{f}_{\mathrm{A}}$ | Aging | Frequency drift over 10 year life |  |  | $\pm 3$ | ppm |
|  |  | Frequency drift over 15 year life |  |  | $\pm 5$ | ppm |
| $\mathrm{f}_{\mathrm{T}}$ | Total Stability | Option code A or B (10 year life) |  |  | $\pm 113$ | ppm |
|  |  | Option code E or F (10 year life) |  |  | $\pm 63$ | ppm |
|  |  | Option code K or L (10 year life) |  |  | $\pm 33$ | ppm |
| tjit(cc) | Cycle-to-Cycle Jitter; NOTE 1 |  |  |  | 20 | ps |
| tjit(per) | RMS Period Jitter; NOTE 1 |  |  | 2.85 | 4 | ps |
| $t \mathrm{jit}(\varnothing)$ | RMS Phase Jitter (Random); Fractional PLL feedback and $\mathrm{f}_{\text {XTAL }}=100.000 \mathrm{MHz}$ ( 2 xxx order codes) | $\begin{gathered} 17 \mathrm{MHz} \leq \mathrm{f}_{\text {OUT }} \leq 1300 \mathrm{MHz}, \\ \text { NOTE } 2,3,4 \end{gathered}$ |  | 0.440 | 0.995 | ps |
|  | RMS Phase Jitter (Random); Integer PLL feedback and $\mathrm{f}_{\text {XTAL }}=100.00 \mathrm{MHz}$ ( 1 xxx order codes) | $500 \mathrm{MHz} \leq \mathrm{f}_{\mathrm{OUT}} \leq 1300 \mathrm{MHz},$ NOTE 2,3,4 |  | 0.240 | 0.390 | ps |
|  |  | $\begin{gathered} 125 \mathrm{MHz} \leq \mathrm{f}_{\text {OUT }}<500 \mathrm{MHz}, \\ \text { NOTE } 2,3,4 \end{gathered}$ |  | 0.245 | 0.425 | ps |
|  |  | $\begin{gathered} 17 \mathrm{MHz} \leq \mathrm{f}_{\text {OUT }}<125 \mathrm{MHz}, \\ \text { NOTE } 2,3,4 \end{gathered}$ |  | 0.350 | 0.555 | ps |
|  |  | $\mathrm{f}_{\text {OUT }}=156.25 \mathrm{MHz}$, NOTE $2,3,4$ |  | 0.244 |  | ps |
|  |  | $\mathrm{f}_{\text {OUT }}=156.25 \mathrm{MHz}$, NOTE 2, 3, 5 |  | 0.265 |  | ps |
|  | RMS Phase Jitter (Random) Fractional PLL feedback and $\mathrm{f}_{\mathrm{XTAL}}=114.285 \mathrm{MHz}$ (0xxx order codes) | $\begin{gathered} 17 \mathrm{MHz} \leq \mathrm{f}_{\text {OUT }} \leq 1300 \mathrm{MHz}, \\ \text { NOTE } 2,3,4 \end{gathered}$ |  | 0.475 | 0.990 | ps |
| $\Phi_{\mathrm{N}}(100)$ | Single-side band phase noise, 100Hz from Carrier | 156.25MHz |  | -94.7 |  | $\mathrm{dBc} / \mathrm{Hz}$ |
| $\Phi_{N}(1 \mathrm{k})$ | Single-side band phase noise, 1 kHz from Carrier | 156.25 MHz |  | -121.3 |  | $\mathrm{dBc} / \mathrm{Hz}$ |
| $\Phi_{\mathrm{N}}(10 \mathrm{k})$ | Single-side band phase noise, 10kHz from Carrier | 156.25 MHz |  | -131.1 |  | $\mathrm{dBc} / \mathrm{Hz}$ |


| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Phi_{\mathrm{N}}(100 \mathrm{k})$ | Single-side band phase noise, 100kHz from Carrier | 156.25MHz |  | -137.3 |  | dBc/Hz |
| $\Phi_{\mathrm{N}}(1 \mathrm{M})$ | Single-side band phase noise, 1MHz from Carrier | 156.25MHz |  | -139.0 |  | dBc/Hz |
| $\Phi_{N}(10 \mathrm{M})$ | Single-side band phase noise, 10MHz from Carrier | 156.25MHz |  | -154.9 |  | dBc/Hz |
| PSNR | Power Supply Noise Rejection | 50 mV Sinusoidal Noise 1 kHz -50kHz |  | -54 |  | dB |
| $t_{R} / t_{F}$ | Output Rise/Fall Time | 20\% to 80\% | 100 |  | 425 | ps |
| odc | Output Duty Cycle |  | 45 |  | 55 | \% |
| $\mathrm{t}_{\text {STARTUP }}$ | Oscillator Start-Up Time |  |  |  | 20 | ms |
| $\mathrm{t}_{\text {SET }}$ | Output frequency settling time after FSEL0 and FSEL1 values are changed |  |  | 470 |  | $\mu \mathrm{s}$ |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
NOTE: XTAL parameters (initial accuracy, temperature stability, aging and total stability) are guaranteed by manufacturing.
NOTE 1: This parameter is defined in accordance with JEDEC standard 65.
NOTE 2: Please refer to the phase noise plots.
NOTE 3: Please see the FemtoClockNG Ceramic $5 \times 7$ Modules Programming guide for more information on PLL feedback modes and the optimum configuration for phase noise. Integer PLL feedback is the default operation for the dddd = 1xxx order codes and configures $D S M E N A=0$ and $A D C$ EN $=0$.
NOTE 4: Integration range: $12 \mathrm{kHz}-20 \mathrm{MHz}$.
NOTE 5: Integration range: $1 \mathrm{kHz}-40 \mathrm{MHz}$.

## Typical Phase Noise at 156.25 MHz (12kHz-20MHz)



NOTE: RMS Phase Noise (Random) for Integer PLL Feedback and $f_{\text {xTaL }}=100.000 \mathrm{MHz}$.

## Parameter Measurement Information


3.3V LVPECL Output Load AC Test Circuit


RMS Jitter $=\sqrt{\text { Area Under Curve Defined by the Offset Frequency Markers }}$

RMS Phase Jitter


Output Rise/Fall Time

2.5V LVPECL Output Load AC Test Circuit


Period Jitter


Cycle-to-Cycle Jitter

## Parameter Measurement Information, continued

$\square$
Output Duty Cycle/Pulse Width/Period

## Applications Information

## Recommendations for Unused Input Pins

## Inputs:

## LVCMOS Select Pins

The FSEL[1:0] pins have internal pulldowns and OE control pins have internal pullups; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k} \Omega$ resistor can be used. SCLK and SDATA should be left floating if not used.

## Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive $50 \Omega$


Figure 1A. 3.3V LVPECL Output Termination
transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures $1 A$ and $1 B$ show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.


Figure 1B. 3.3V LVPECL Output Termination

## Termination for 2.5V LVPECL Outputs

Figure $2 A$ and Figure $2 B$ show examples of termination for 2.5 V LVPECL driver. These terminations are equivalent to terminating $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$. For $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$, the $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ is very close to ground


Figure 2A. 2.5V LVPECL Driver Termination Example

level. The R3 in Figure 2B can be eliminated and the termination is shown in Figure 2C.


Figure 2B. 2.5V LVPECL Driver Termination Example

## Schematic Layout

Figure 3 shows an example of IDT8N3Q001 application schematic. In this example, the device is operated at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$. As with any high speed analog circuitry, the power supply pins are vulnerable to noise. To achieve optimum jitter performance, power supply isolation is required. The IDT8N3Q001 provides separate power supplies to isolate from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the $0.1 u F$ capacitor in each power pin filter should be placed on the device side of the PCB and the other components can be placed on the opposite side.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10 kHz . If a specific frequency noise component is known, such as switching power supply frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitances in the local area of all devices.

The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set.


Figure 3. IDT8N3Q001 Application Schematic

## Power Considerations

This section provides information on power dissipation and junction temperature for the IDT8N3Q001. Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the IDT8N3Q001 is the sum of the core power plus the power dissipated in the load(s)
The following is the power dissipation for $\mathrm{V}_{\mathrm{CC}}=3.465 \mathrm{~V}$, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core) MAX $=\mathrm{V}_{\text {CC_MAX }}{ }^{\text {E }} \mathrm{EE}$ _MAX $=3.465 \mathrm{~V} * 140 \mathrm{~mA}=485.1 \mathrm{~mW}$
- Power (outputs) MAX $=\mathbf{3 4 . 2 m W}$ Loaded Output pair

Total Power_max $(3.465 \mathrm{~V}$, with all outputs switching $)=485.1 \mathrm{~mW}+34.2 \mathrm{~mW}=519.3 \mathrm{~mW}$

## 2. Junction Temperature.

Junction temperature, Tj , is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is $125^{\circ} \mathrm{C}$. Limiting the internal transistor junction temperature, Tj, to $125^{\circ} \mathrm{C}$ ensures that the bond wire and bond pad temperature remains below $125^{\circ} \mathrm{C}$.

The equation for Tj is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}}$ * Pd_total $+\mathrm{T}_{\mathrm{A}}$
Tj = Junction Temperature
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming no air flow and a multi-layer board, the appropriate value is $49.4^{\circ} \mathrm{C} / \mathrm{W}$ per Table 7 below.

Therefore, Tj for an ambient temperature of $85^{\circ} \mathrm{C}$ with all outputs switching is:
$85^{\circ} \mathrm{C}+0.519 \mathrm{~W} * 49.4^{\circ} \mathrm{C} / \mathrm{W}=110.7^{\circ} \mathrm{C}$. This is below the limit of $125^{\circ} \mathrm{C}$.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7. Thermal Resistance $\theta_{J A}$ for 10 Lead Ceramic $5 \mathrm{~mm} \times 7 \mathrm{~mm}$ Package, Forced Convection

| $\theta_{\mathrm{JA}}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $49.4^{\circ} \mathrm{C} / \mathrm{W}$ | $44.2^{\circ} \mathrm{C} / \mathrm{W}$ | $41^{\circ} \mathrm{C} / \mathrm{W}$ |

## 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.
LVPECL output driver circuit and termination are shown in Figure 4.


Figure 4. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a $50 \Omega$ load, and a termination voltage of $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$.

- For logic high, $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{OH}}$ MAX $=\mathrm{V}_{\mathrm{CC}}$ MAX $-\mathbf{0 . 8 V}$

$$
\left(V_{\text {CC_MAX }}-V_{\text {OH_MAX }}\right)=0.8 \mathrm{~V}
$$

- For logic low, $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{OL} \text { MAX }}=\mathrm{V}_{\mathrm{CC}}$ MAX $-\mathbf{1 . 5 V}$

$$
\left(\mathrm{V}_{\mathrm{CC}} \mathrm{MAX}^{-}-\mathrm{V}_{\mathrm{OL} \_\mathrm{MAX}}\right)=1.5 \mathrm{~V}
$$

$\mathrm{Pd} \_\mathrm{H}$ is power dissipation when the output drives high.
$\mathrm{Pd} \_\mathrm{L}$ is the power dissipation when the output drives low.

Pd_H $=\left[\left(\mathrm{V}_{\mathrm{OH}}\right.\right.$ MAX $\left.\left.-\left(\mathrm{V}_{\mathrm{CC}_{-} M A X}-2 \mathrm{~V}\right)\right) / \mathrm{R}_{\mathrm{L}}\right] *\left(\mathrm{~V}_{\mathrm{CC}_{-} M A X}-\mathrm{V}_{\mathrm{OH}_{-} M A X}\right)=\left[\left(2 \mathrm{~V}-\left(\mathrm{V}_{\mathrm{CC}_{-} M A X}-\mathrm{V}_{\mathrm{OH}_{-} M A X}\right)\right) / \mathrm{R}_{\mathrm{L}}\right] *\left(\mathrm{~V}_{\mathrm{CC}_{-} M A X}-\mathrm{V}_{\mathrm{OH}}\right.$ MAX $)=$ $[(2 \mathrm{~V}-0.8 \mathrm{~V}) / 50 \Omega]$ * $0.8 \mathrm{~V}=19.2 \mathrm{~mW}$
$P_{d} L=\left[\left(V_{\mathrm{OL}_{-} M A X}-\left(\mathrm{V}_{\mathrm{CC}_{-} M A X}-2 \mathrm{~V}\right)\right) / \mathrm{R}_{\mathrm{L}}\right]^{*}\left(\mathrm{~V}_{\mathrm{CC}_{-} M A X}-\mathrm{V}_{\mathrm{OL}_{-} M A X}\right)=\left[\left(2 \mathrm{~V}-\left(\mathrm{V}_{\mathrm{CC}_{-} M A X}-\mathrm{V}_{\mathrm{OL}_{-} M A X}\right)\right) / \mathrm{R}_{\mathrm{L}}\right] *\left(\mathrm{~V}_{\mathrm{CC}_{-} M A X}-\mathrm{V}_{\mathrm{OL} \_M A X}\right)=$ $[(2 \mathrm{~V}-1.5 \mathrm{~V}) / 50 \Omega]$ * $1.5 \mathrm{~V}=15 \mathrm{~mW}$

Total Power Dissipation per output pair = Pd_H + Pd_L = 34.2mW

## Reliability Information

Table 8. $\theta_{\mathrm{JA}}$ vs. Air Flow Table for a 10-lead Ceramic $5 \mathrm{~mm} \times 7 \mathrm{~mm}$ Package

| $\theta_{J A}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $49.4^{\circ} \mathrm{C} / \mathrm{W}$ | $44.2^{\circ} \mathrm{C} / \mathrm{W}$ | $41^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTE: For proper thermal dissipation, the PCB layout for the pin pad should at minimum equal the package pin dimensions.

## Transistor Count

The transistor count for IDT8N3Q001 Rev G is: 47,372

## Package Outline and Package Dimensions



## Ordering Information for FemtoClock NG Ceramic-Package XO and VCXO Products

The programmable VCXO and XO devices support a variety of devices options such as the output type, number of default frequencies, internal crystal frequency, power supply voltage, ambient temperature range and the frequency accuracy. The device options, default frequencies and default VCXO pull range must be specified at the time of order and are programmed by IDT before the shipment. Shown below are the available order codes, including the device options and default frequency configurations. Example part number: the order code 8N3QV01FG-0001CDI specifies a programmable, quad default-frequency VCXO with a voltage supply of 2.5 V , a LVPECL output, a $\pm 50 \mathrm{ppm}$ crystal frequency accuracy, contains a
114.285 MHz internal crystal as frequency source, industrial temperature range, a lead-free ( $6 / 6 \mathrm{RoHS}$ ) 10 -lead Ceramic $5 \mathrm{~mm} x$ $7 \mathrm{~mm} \times 1.55 \mathrm{~mm}$ package and is factory-programmed to the default frequencies of $100 \mathrm{MHz}, 122.88 \mathrm{MHz}, 125 \mathrm{MHz}$ and 156.25 MHz and to the VCXO pull range of minimum $\pm 100 \mathrm{ppm}$.

Other default frequencies and order codes are available from IDT on request. For more information on available default frequencies, see the FemtoClock NG Ceramic-Package XO and VCXO Ordering Product Information document.

Part Order/Number


## Table 9. Device Marking

| Marking | Industrial Temperature Range $\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ | Commercial Temperature Range $\left(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ |
| :---: | :---: | :---: |
|  | IDT8N3x001yG- <br> ddddCDI | IDT8N3x001yG- |
|  | $\mathbf{x}=$ Number of Default Frequencies, $\mathbf{y}=$ Option Code, dddd=Default-Frequency and VCXO Pull Range |  |

## Revision History Sheet

| Rev | Table | Page | Description of Change | Date |
| :---: | :---: | :---: | :--- | :---: |
| A | 9 | 19 | Table 9 Device Marking, corrected marking. | $3 / 6 / 12$ |

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Programmable Oscillators category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
DSC8121CI1 DSC8102DI2 DSC8124CI2 DSC8121CL5 ECS-P143-10-AN SG-8002CA 2.4576M-PCBB SG-8002CA(B)-MPT BLANK ECS-3525-250-B-TR DSC6013JI1A-000.0000 DSC6013HI1A-002.5000T DSC6011JE2A-000.0000 DSC6011HI1A-002.5000T DSC6083HE1A-032K800T DSC6001JI1A-000.0000 DSC6001CL1A-011.0592 8008AI-71-18E-98.280000G SIT8008BI-22-33E-8.000000G

DSC8002CI2 514LBA000118BAG 514LBA000118AAG AD2S99APZ AD2S99BPZ LTC6903HMS8\#PBF LTC6903IMS8\#PBF LTC6904CMS8\#PBF LTC6991CDCB\#TRMPBF SG-8101CG-PWT: BLANK SG-8101CB-PWT: BLANK SG-9101CB-PWT BLANK SG-9101CE-PWT BLANK SG-9101CG-PWT BLANK DS1086LU+C66 DS1086LU+ DS1090U-2+T DS1090U-2/V+T DS1087LU-23C+T DS1088LU-100+T DS1099U-BC+T DS1099U-AG+T DS1099U-WT+T DS1086Z+T\&R DS1077Z-203+ DS1077LU-40+T DS1090U-1+T $\underline{\text { DS1087LU-447+T DS1086U }+~ \text { DSC2211FL2-E0016 DSC6083CI1A-010K000 DSC6011CI2A-018.0000 DSC6001CI1A-016.9344T }}$

