# RENESAS

# **Description**

The 8V49NS0412 is a clock generator with four output dividers: three integers, and one that is either integer or fractional. When used with an external crystal, the 8V49NS0412 generates high-performance timing for the communications and datacom markets, especially for applications that demand extremely low phase noise, such as 10GE, 40GE, 100G, and 400GE.

The 8V49NS0412 provides versatile frequency configurations and output formats, and is optimized to deliver excellent phase noise performance. The device delivers an optimum combination of high clock frequency and low phase noise performance, combined with high power supply noise rejection.

The 8V49NS0412 supports two types of output levels: LVPECL or LVDS on eleven of its outputs. In addition, the device has a single LVCMOS output that can provide a generated clock, or act as a reference bypass output.

The device can be configured to deliver specific configurations under pin control only, or additional configurations through an  $1^2C$ serial interface by external processor, or an external I<sup>2</sup>C EEPROM to loading the configuration.

# Typical Applications

- 10G/40G/100/400G Ethernet
- Fiber optics
- Gigabit Ethernet, Terabit IP switches/routers
- CPRI Interfaces

### Features

- Eleven differential LVPECL and LVDS outputs with programmable voltage swings
- One LVCMOS output: Input reference can be passed to this output
- The clock input operates in full differential mode (LVDS, LVPECL) or single-ended LVCMOS mode
- Driven from a crystal or differential clock input
- 2.4–2.5GHz PLL frequency range supports Ethernet, SONET, and CPRI frequency plans
- Four Integer output dividers with a range of output divide ratios (see Table 5)
- One Fractional output divider can generate any desired output frequency
- Support of output power-down
- Excellent clock output phase noise: Offset Output Frequency Single-side Band Phase Noise 100kHz 156.25MHz -143dBc/Hz
- RMS phase noise, 12kHz to 20MHz integration range: 110fs (maximum) at 156.25MHz
- Selected configurations can be controlled via the control input pins without need for serial port access
- **•** LVCMOS compatible  $1^2C$  serial interface gives access to additional configuration by external processor or loading the configuration from an external I<sup>2</sup>C EEPROM, or in combination with the control input pins
- Single 3.3V supply voltage
- 64-VFQFN  $9 \times 9$  mm, lead-free (RoHS 6) package
- -40°C to 85°C ambient operating temperature

# **Contents**



# Block Diagram

### Figure 1: 8V49NS0412 Block Diagram



Transistor count: 132,756

# Pin Assignments

### Figure 2: Pin Assignments for 9 9 mm 64-Lead VFQFN Package **—** Top View



# Pin Descriptions

#### Table 1. Pin Descriptions



### Table 1. Pin Descriptions (Cont.)



### Table 1. Pin Descriptions (Cont.)



[a] Unless otherwise noted above, all Power and GND pins must be connected for proper device functionality.

# Principles of Operation

The 8V49NS0412 can be locked to either an input reference clock or a 10MHz to 50MHz fundamental-mode crystal, and generate a wide range of synchronized output clocks. Lock status can be monitored via the LOCK pin.

The 8V49NS0412 accepts a differential or single-ended input clock ranging from 5MHz to 1GHz. It generates up to twelve output clocks with up to four different output frequencies, ranging from 10.91MHz to 2.5GHz.

The device outputs are divided into four output banks. Each bank supports conversion of the input frequency to a different output frequency: one independent or integer related output frequency on Bank D (QD[0:1]) and three more integer related frequencies on Bank A (QA[0:3]), Bank B (QB[0:3]), and Bank C (QC[0:1]). All outputs within a bank will have the same frequency.

The device is programmable through an I<sup>2</sup>C serial interface by an external processor, or loaded through an external I<sup>2</sup>C EEPROM or control input pins.

### Pin versus Register Control

The 8V49NS0412 can be configured via input control pins and/or over an  $I^2C$  serial port. The pins/registers used to control each function are shown in Table 2. Each function is controlled at power-up via the control input pins. Access over the I<sup>2</sup>C serial port can change each function individually via register control. This allows for any mixture of register or pin control; however, any of the indicated functions can only be controlled by a register or by a pin at any given time, but not by both. Use of register control allows access to a wider range of configuration options, but values are lost on power-down. If the output bank or PLL is controlled by control input pins (at power-up or through Control Select bit), corresponding register values remain unchanged and have no impact on device functions.

<b>Function</b>	<b>Control Select Bit</b>	<b>Control Input Pins</b>	<b>Register Fields Affected</b>
Prescaler and PLL Feedback Divider	FIN CTL	FIN[1:0]	PS[5:0], FDP, M[8:0]
Bank A – Divider and Output Type	NA CTL	NA[1:0]	NA_DIV, PD_A, PD_QAx, STY_QAx, AMP_QAx[1:0]
Bank B - Divider and Output Type	NB CTL	NB[1:0]	NB_DIV, PD_B, PD_QBx, STY_QBx, AMP_QBx[1:0]
Bank C - Divider and Output Type	NC CTL	NC[1:0]	NC_DIV, PD_C, PD_QCx, STY_QCx, AMP_QCx[1:0]
Bank D - Divider and Output Type	ND CTL	ND[1:0]	ND[5:0], ND_FINT[3:0], ND_FRAC[23:0], ND_DIVF[1:0], ND_SRC, ND_DIV, PD_D, PD_QDx, STY_QD0, AMP_QD0[1:0]

Table 2. Control of Specific Functions

Changes to the control pins while the part is active are allowed, but limited, and cannot be guaranteed a glitch-free output transition. During the state transition of the control pins, the output phase alignment (synchronization) may be lost and Bank D outputs in Fractional Mode (FOD) may be unavailable. If I<sup>2</sup>C registers are accessible, then assertion of the INIT\_CLK bit or powering down and then powering up the part will restore phase alignment and activate the Fractional output frequency.

Glitch-free operation can be performed by disabling the outputs using the  $l^2C$ -accessible registers, then re-enabling once changes are completed.

Any change to the output dividers performed over the  $I^2C$  interface must be followed by an assertion of the INIT\_CLK register bit to force the loading of the new divider values, as well as to synchronize the output dividers.

## Input Clock Selection (REF\_SEL)

The 8V49NS0412 must be provided with an input reference frequency either from its crystal input pins (OSCI, OSCO), or its reference clock input pins (CLK, nCLK). The REF\_SEL input pin controls which source is used.

The crystal input on the 8V49NS0412 can be driven by a parallel-resonant, fundamental mode crystal with a frequency of 10MHz to 50MHz. The crystal input also supports being driven by a single-ended crystal oscillator or reference clock, but only a frequency from 10MHz to 50MHz may be used on these pins.

The reference clock input accepts clocks with frequencies from 5MHz to 1GHz. The input can accept LVPECL, LVDS, LVHSTL, HCSL or LVCMOS inputs using 2.5V or 3.3V logic levels as shown in Applications Information.

## Prescaler and PLL Configuration

When the input frequency  $(f_{IN})$ , whether generated by a crystal or clock input is known, and the desired PLL operating frequency has been determined, several constraints need to be met:

- **•** The Phase / Frequency Detector operating frequency ( $f_{\text{PFD}}$ ) must be within the specified limits shown in Table 31. This is controlled by selecting the doubler (FDP) or an appropriate prescaler (PS) value, but not both. If multiple values are possible, a higher f<sub>PFD</sub> will provide better phase noise performance.
- **The VCO operating frequency (f<sub>VCO</sub>)** must be within the specified limits shown in Table 31. This is controlled by selecting an appropriate PLL feedback divider (M) value. Note, it may be necessary to select a different prescaler value if the limits cannot be met by the available values of M. It may also be necessary to select an appropriate input frequency value.

Several preset configurations can be selected directly from the FIN[1:0] control input pins. These configurations are based on a particular input frequency  $f_{\text{IN}}$  and a particular  $f_{\text{VCO}}$  (see Table 3). These selections apply whether the input frequency is provided from the crystal or reference clock inputs.



#### Table 3. Input Selection Control

[a] A "middle" voltage level is defined in Table 24. Leaving the input pin open will also generate this level via a weak internal resistor network.

Alternatively the user can directly access the registers for M, FDP, and PS over the serial interface for a wider range of options (see Table 4).

Inputs do not support transmission of spread-spectrum clocking sources. Since this family of devices is intended for high-performance applications, it will assume input reference sources to have stabilities of +100ppm or greater.

$f_{IN}$ (MHz)	<b>PS</b>	<b>FDP</b>	$f_{\text{PFD}}$ (MHz)	$\boldsymbol{\mathsf{M}}$	<b>PLL Operating Frequency (MHz)</b>
25	1	$\overline{2}$	50	50	2500
39.0625		$\overline{2}$	78.125	32	2500
50		$\overline{2}$	100	25	2500
100		1	100	25	2500
125		1	125	20	2500
156.25	1	1	156.25	16	2500
200	$\overline{2}$	1	100	25	2500
250	$\overline{2}$	1	125	20	2500
312.5	$\overline{2}$	1	156.25	16	2500
400	4	1	100	25	2500
500	4	1	125	20	2500
625	4	1	156.25	16	2500
19.44		$\overline{2}$	38.88	64	2488.32
38.88	1	$\overline{2}$	77.76	32	2488.32
38.4		$\overline{2}$	76.8	32	2457.6

Table 4. PLL Frequency Control Examples

## PLL Loop Bandwidth

The 8V49NS0412 PLL requires external loop components (resistor and capacitors) connecting in between the ICP and LFF pins. The PLL loop bandwidth generally depends on the loop components, charge pump current, PFD frequency, and VCO gain.

## Output Divider Frequency Sources

Output dividers associated with Banks A, B, and C take their input frequency directly from the PLL. Bank D also has the option to bypass the input frequency (after mux) directly to the output.

## Integer Output Dividers (Banks A, B, C, and D)

The 8V49NS0412 supports four integer output dividers: one per output bank. Each integer output divider block independently supports one of several divide ratios as shown in their respective register descriptions (Table 14, Table 15, Table 16 or Table 17). Selected divide ratios can be chosen directly from the control input pins for that particular output bank. The remaining ratios can only be selected via the serial interface. Bank D can choose whether to use the integer divider or a separate fractional divider to generate the output frequency.

Output frequency examples are shown in Table 5 for the minimum  $f_{VCO}$  (2400MHz), the maximum  $f_{VCO}$  (2500MHz), and two additional common VCO frequencies. With appropriate input frequencies and configuration selections, any f<sub>VCO</sub> and f<sub>OUT</sub> between the minimum and maximum can be generated.



### Table 5. Integer Output Divider Control Examples

## Fractional Output Divider (Bank D)

For the fractional output divider in Bank D, the output divide ratio is given by:

$$
f_{OUT} = \frac{f_{VCO}}{2 \times (FINT + \frac{FRAC}{2^{24}}) \times (FDIV)}
$$

Where,

- FINT = Integer Part: 5, 6, ...( $2^4 1$ ) given by ND\_FINT[3:0]
- **•** FRAC = Fractional Part: 0, 1, 2, ...( $2^{24} 1$ ) given by ND\_FRAC[23:0]
- **•** FDIV = Post-divider: 1, 2 or  $4 -$  given by ND\_DIVF[1:0]

This provides a frequency range of 20 to 250MHz

## Output Drivers

Each of the four output banks are provided with pin or register-controlled output drivers. Differential outputs can be individually selected as LVDS, LVPECL, or POWER-DOWN. When powered-down, both outputs of the differential output pair will drive a logic-high level, and the single-ended QD1 output will be in a High-Impedance state.

The differential outputs can individually choose one of several different output voltage swings: 350mV, 500mV, or 750mV – measured single-ended.

Note, under pin-control, all differential outputs within an output bank will assume the same configuration. Pin-control does not allow configuration of individual outputs within a bank.

### Pin Control of the Output Frequencies and Protocols

For pin-control settings, see Table 6 to Table 10. All of the output frequencies assume  $f_{VCO} = 2500$ MHz. With different  $f_{VCO}$ configurations, the pins can still be used to select the indicated divide ratios for each bank, but the  $f_{\text{OUT}}$  will be different.

The control pins do not affect the internal register values, but act directly on the output structures. Register values will not change to match the control input pin selections.

Each output bank can be powered-up/down and enabled/disabled by register bits. In the disabled state, an output will drive a logic low level. The default state is all outputs enabled. Pin-control does not require register access to enable the outputs. Additionally, individual outputs within a bank can be powered up/down by register bits only.

### Table 6. Definition of Output Disabled / Power-Down<sup>[a]</sup>



[a] Do not terminate the differential outputs when DISABLED or POWER-DOWN.

[b]  $Q_{MN}$  refers to output pins  $QA[0:3]$ ,  $QB[0:3]$ ,  $QC[0:1]$ , and  $QDO$ .

[c]  $nQ_{MN}$  refers to output pins  $nQA[0:3]$ ,  $nQB[0:3]$ ,  $nQC[0:1]$ , and  $nQDO$ .

#### Table 7. Bank A Divider/Driver Pin-Control (3-level Control Signals)



[a] Under pin control, all outputs of the bank are LVPECL using 750mV output swing.

[b] No active receivers should be connected to QA outputs.

[c] Under pin control, all outputs of the bank are LVDS using 350mV output swing.

[d] When the configuration is loading from an external EEPROM (NA[1] and NA[0] pins are HIGH), pins NB[1] and NB[0] act as address pins for EEPROM (for more information, see I<sup>2</sup>C Master Mode Operation and Device Start-up Behavior).

#### Table 8. Bank B Divider/Driver Pin-Control (3-level Control Signals)<sup>[a]</sup>



[a] When the configuration is loading from an external EEPROM (NA[1] and NA[0] pins are HIGH), pins NB[1] and NB[0] act as address pins for EEPROM (for more information, see I<sup>2</sup>C Master Mode Operation and Device Start-up Behavior).

[b] Under pin control, all outputs of the bank are LVPECL using 750mV output swing.

[c] No active receivers should be connected to QB outputs.

[d] Under pin control, all outputs of the bank are LVDS using 350mV output swing.

#### Table 9. Bank C Divider/Driver Pin-Control (3-level Control Signals)



[a] Under pin control, all outputs of the bank are LVPECL using 750mV output swing.

[b] No active receivers should be connected to QC outputs.

[c] Under pin control, all outputs of the bank are LVDS using 350mV output swing.

#### Table 10. Bank D Divider/Driver Pin-Control (3-level Control Signals)



[a] Under pin control, all outputs of the bank are LVPECL using 750mV output swing.

[b] Generated from a fractional divider.

[c] No active receivers should be connected to QD0 outputs.

[d] Bypasses the input frequency directly to the output.

### Device Start-up and Reset Behavior

The 8V49NS0412 has an internal power-on reset (POR) circuit. The POR circuit will remain active for a maximum of 175msec after device power-up when recommended CR (pin 25) value (1.0uF) used. For faster power-up to Lock Time, a minimum CR value of 0.1uF can be used.

While in the reset state (POR active), the device will operate as follows:

- 1. All registers will return to and be held in their default states as indicated in the applicable register description.
- 2. All internal state machines will be in their reset conditions.
- 3. The serial interface will not respond to read or write cycles.
- 4. Lock status will be cleared.

Upon the internal POR circuit expiring, the device will exit reset and begin self-configuration.

Self-configuration initiates the loading of appropriate values indicated by the control input pins, and the default values into the registers indicated in the register descriptions.

When the NA[1] and NA[0] pins are set up to HIGH, the device will load the configuration from an external I<sup>2</sup>C EEPROM at a defined address (for more information, see I<sup>2</sup>C Master Mode Operation and Device Start-up Behavior). Once the full configuration has been loaded, the device will respond to accesses on the serial port and will attempt to lock the PLL to the input frequency, if available. Once the PLL is locked, all of the outputs will be synchronized.

## Serial Control Port Description

### Serial Control Port Configuration Description

The 8V49NS0412 has a serial control port that can respond as a slave in an  $I^2C$  compatible configuration at a base address of 1101100b, to allow access to any of the internal registers for device programming or examination of internal status. In addition, the device can become a master only in order to read the initial register configuration from a serial EEPROM on the  $I<sup>2</sup>C$  bus.

### **I<sup>2</sup>C Mode Operation**

The I<sup>2</sup>C interface is designed to fully support v1.2 of the *I2C Specification* for Fast mode operation. The 8V49NS0412 acts as a slave device on the I<sup>2</sup>C bus at 400kHz using a fixed base address of 1101100b. The interface accepts byte-oriented block write and block read operations. One address byte specifies the register address of the byte position of the first register to write or read. Data bytes (registers) are accessed in sequential order from the lowest to the highest byte (most significant bit first). Read and write block transfers can be stopped after any complete byte transfer.

For full electrical I<sup>2</sup>C compliance, it is recommended to use external pull-up resistors for SDATA and SCLK. The internal pull-up resistors have a size of  $51k\Omega$  typical.

### Figure 3: I<sup>2</sup>C Slave Read and Write Cycle Sequencing



### I<sup>2</sup>C Master Mode Operation and Device Start-up Behavior

The 8V49NS0412 can load the device configuration from an external EEPROM. During start-up if the configuration pins NA[1] and NA[0] are set to HIGH, or if after start-up they transition to HIGH, the 8V49NS0412 acts as a master on the I2C bus and initiates reading its configuration from an external  ${}^{12}$ C EEPROM device. Only a block read cycle is supported.

The expected external EEPROM address is pin configurable and depends on the setting of the NB[1] and NB[0] pins. All the address pins of the external EEPROM device must be configured to match the expected EEPROM Address of the 8V49NS0412. The EEPROM address configuration of the 8V49NS0412 is displayed in Table 11.



#### Table 11. Expected EEPROM Address Settings

The 8V49NS0412 loads 82 bytes of data from the external EEPROM device. The first 81 bytes of data contain the device configuration. The last byte (address 0x51) is the location of the CRC checksum. If the CRC is incorrect, the data still loads into the registers but a checksum error is flagged in bit 0 of the 'd59 status register.

The speed of the Master I2C clock is from 200 to 400kHz. IDT recommends the use of an external EEPROM device with an appropriate speed to match the speed of the 8V49NS0412.

# RENESAS

Bit 4 of the 'd59 status register is set to 1 if an EEPROM read is triggered based on the pin configuration until the end of this EEPROM read (then it will go back to 0). Bit 2 of the 'd59 status register is set to 1 after an EEPROM read based on the pin configuration has been completed. These two bits remain 0 for other pin configurations when an EEPROM read is never requested.

As an I<sup>2</sup>C bus master, the 8V49NS0412 supports the following functions:

- 7-bit addressing mode
- Validation of the read block via CCITT-8 CRC check against the value stored in the last byte (0x51) of the EEPROM
- Support for 400kHz operation without speed negotiation
- Support for 1-byte addressing mode
- $\blacksquare$  Fixed-period cycle response timer to prevent permanently hanging the I<sup>2</sup>C bus
- $\blacksquare$  Read will abort with a status error (bit 1 = 1 in the 'd59 register) if one of the following conditions occurs:
	- Slave NACK
	- Arbitration fail
	- Collision during address phase
	- Slave response timeout

The 8V49NS0412 does not support the following functions:

- I<sup>2</sup>C general call
- Slave clock stretching
- $I^2C$  start byte protocol
- **•** EEPROM chaining
- CBUS compatibility
- **Responding to its own slave address when acting as a master**

# Register Descriptions

### Table 12. Register Blocks



[a] Reserved registers should not be written to and have indeterminate read values.



### Table 13. Prescaler and PLL Control Register Bit Field Locations and Descriptions



### Table 14. Bank A Control Register Bit Field Locations and Descriptions



[a] Where  $x = 0, 1, 2,$  or 3.



### Table 15. Bank B Control Register Bit Field Locations and Descriptions



[a] Where  $x = 0, 1, 2,$  or 3.

#### **Bank C Control Register Block Field Locations Address (Hex) D7 D6 D5 D4 D3 D2 D1 D0** 20 Rsvd NC[5:0] 21 Rsvd 22 PD\_C Rsvd NC\_CTL 23 Rsvd 24 PD\_QC0 NStyd Rsvd STY\_QC0 AMP\_QC0[1:0] 25 PD\_QC1 Rsvd STY\_QC1 AMP\_QC1[1:0] **Bank C Control Register Block Field Descriptions Bit Field Name[a] Field Type Default Value Description** NC[5:0] | R/W | 0Dh Divider ratio for Bank C: Any changes to this register do not take effect until the INIT\_CLK register bit is toggled.  $00 0000b =$ Reserved 00 0001b  $= \div 1$ 00 0010b  $= \div 2$ 00 0011b  $= \div 3$ 00 0100b  $= +4$ 00 0101b  $= +5$ 00 0110b  $= \div 6$ 00 0111b  $= \div 8$ 00 1000b  $= +9$ 00  $1001b = \div 10$ 00 1010b  $= +12$ 00  $1011b = \div 14$ 00 1100b  $=$  ÷15 00  $1101b = \div 16$ 00 1110b  $=$  ÷18 00  $1111b = \div 20$ 01 0000b  $= +21$ 01 0001b  $= \div 22$ 01 0010b  $=$   $\div 24$ 01 0011b  $= \div 25$ 01 0100b  $= \div 27$ 01 0101b  $=$  ÷28 01 0110b  $= \div 30$ 01 0111b  $= \div 32$ 01 1000 $b = \div 33$ 01 1001b  $= \div 35$ 01 1010b  $=$   $\div$ 36 01 1011b  $= +40$ 01 1100 $b = \div 42$ 01 1101b  $= +44$ 01 1110b  $= +45$ 01 1111b  $= +48$  $10,0000b = \div 50$  $100001b = \div 54$  $100010b = \div 55$  $100011b = \div 56$  $10\ 0100b = \div 60$  $10\ 0101b = \div 64$  $10.0110b = \div 66$  $10\ 0111b = \div 70$  $10 1000b = \div 72$  $10 1001b = \div 80$  $10 1010b = \div 84$  $10 1011b = \div 88$  $10 1100b = \div 90$  $10 1101b = \div 96$  $10\ 1110b = \div 100$  $10 1111b = \div 108$  $11\,0000b = \div 110$  $11\ 0001b = \div 112$  $11\,0010b = \div 120$  $11\,0011b = \div 128$  $11\,0100b = \div 132$  $11\,0101b = \div 140$  $11 0110b = \div 144$  $11\,0111b = \div 160$  $11 1000b = \div 176$  $11 1001b = \div 180$  $11 1010b = \div 200$  $11 1011b = \div 220$  $11 1100b =$ Reserved  $11 1101b =$ Reserved  $11 1110b =$ Reserved  $11 1111b =$ Reserved PDC R/W 0b Power-down Bank C:  $0 =$  Bank C and all QC outputs powered and operate normally  $1 =$  Bank C and all QC outputs powered down  $-$  no active receivers should be connected to QC outputs. When powering down the output bank, it is recommended to also write a 1 to the PD\_QCx fields.

#### Table 16. Bank C Control Register Bit Field Locations and Descriptions



[a] Where  $x = 0$  or 1.



### Table 17. Bank D Control Register Bit Field Locations and Descriptions





#### Table 18. EEPROM Reading Status Register Bit Field Locations and Descriptions



#### Table 19. Device Control Register Bit Field Locations and Descriptions



[a] These bits are read as 0. When a 1 is written to them, it will have the indicated effect and then self-clear back to 0.

# Absolute Maximum Ratings

Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the DC Electrical Characteristics or AC Electrical Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

### Table 20. Absolute Maximum Ratings



#### Table 21. Input Characteristics



[a] This specification does not apply to OSCI and OSCO pins.

### Table 22. Output Characteristics



[a]  $V_{CC}$  denotes  $V_{CC-SP}$ ,  $V_{CCOD}$ .

# DC Electrical Characteristics

Table 23. Power Supply DC Characteristics,  $V_{CC\_x}{}^{[a]}=V_{CCOX}{}^{[b]}=3.3V$  ±5%, T<sub>A</sub> = -40°C to +85°C, V<sub>EE</sub> = 0V

Symbol	Parameter		<b>Test Conditions</b>	<b>Minimum</b>	<b>Typical</b>	<b>Maximum</b>	<b>Units</b>
$V_{CC\_X}$	Core Supply Voltage			3.135	3.3	3.465	$\vee$
$V_{\text{CCA\_X}}$ <sup>[c]</sup>	Analog Supply Voltage			3.135	3.3	3.465	$\sf V$
V <sub>CCOX</sub>	Output Supply Voltage			3.135	3.3	3.465	$\vee$
$I_{CC}$ $\overline{x^{[d]}}$	Core Supply Current				83	100	mA
$I_{\underline{CCA}X}$ $\overline{[e]}$	Analog Supply Current				138	165	mA
		<b>LVPECL</b>	350mV, all outputs enabled and terminated <sup>[9]</sup>		130	160	mA
$I_{CCOA}$ <sup>[f]</sup>			500mV, all outputs enabled and terminated <sup>[h]</sup>		143	175	mA
			750mV, all outputs enabled and terminated <sup>[i]</sup>		165	200	mA
		<b>LVDS</b>	350mV, all outputs enabled and terminated <sup>[j]</sup>		83	96	mA
			500mV, all outputs enabled and terminated <sup>[j]</sup>		100	120	mA
	<b>Bank A Output</b> <b>Supply Current</b>		750mV, all outputs enabled and terminated <sup>[j]</sup>		129	152	mA
		<b>LVPECL</b> or LVDS	350mV, divider and buffers disabled and unterminated		1	$\overline{2}$	mA
			500mV, divider and buffers disabled and unterminated		1	$\overline{2}$	mA
			750mV, divider and buffers disabled and unterminated		1	$\overline{2}$	mA
$I_{CCOB}$ <sup>[f]</sup>	<b>Bank B Output</b> <b>Supply Current</b>	<b>LVPECL</b>	350mV, all outputs enabled and terminated <sup>[9]</sup>		130	160	mA
			500mV, all outputs enabled and terminated <sup>[h]</sup>		143	175	mA
			750mV, all outputs enabled and terminated <sup>[1]</sup>		165	200	mA
		<b>LVDS</b>	350mV, all outputs enabled and terminated <sup>[j]</sup>		83	96	mA
			500mV, all outputs enabled and terminated <sup>[j]</sup>		100	120	mA
			750mV, all outputs enabled and terminated <sup>[j]</sup>		129	152	mA
		<b>LVPECL</b> or LVDS	350mV, divider and buffers disabled and unterminated		$\mathbf{1}$	$\overline{2}$	mA
			500mV, divider and buffers disabled and unterminated		1	$\overline{2}$	mA
				750mV, divider and buffers disabled and unterminated		1	$\overline{2}$



### Table 23. Power Supply DC Characteristics,  $V_{CC\_x}^{[a]} = V_{CCOX}^{[b]} = 3.3V \pm 5\%, T_A = -40°C$  to  $+85°C$ ,  $V_{EE} = 0V$

[a]  $V_{CC\_x}$  denotes  $V_{CC\_CP}$ ,  $V_{CC\_CK}$ ,  $V_{CC\_SP}$ .

[b] V<sub>CCOX</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB</sub>, V<sub>CCOC</sub>, V<sub>CCOD</sub>.

[c] V<sub>CCA\_X</sub> denotes V<sub>CCA\_IN1</sub>, V<sub>CCA\_IN2</sub>, V<sub>CCA</sub>, V<sub>CCA\_XT</sub>.

[d] I<sub>CC\_X</sub> denotes I<sub>CC\_CP</sub>, I<sub>CC\_CK</sub>, I<sub>CC\_SP</sub>.

[e] I CCA\_X denotes ICCA\_IN1**,** I CCA\_IN2**,** I CCA**,** I CCA\_XT.

[f] Internal maximum dynamic switching current is included.

[g] Differential outputs terminated with 50 $\Omega$  to V<sub>CCOX</sub> - 1.6V. QD1 output terminated with 50 $\Omega$  to V<sub>CCOD</sub>/2.

- [h] Differential outputs terminated with 50 $\Omega$  to V<sub>CCOX</sub> 1.75V. QD1 output terminated with 50 $\Omega$  to V<sub>CCOD</sub>/2.
- [i] Differential outputs terminated with 50 $\Omega$  to V<sub>CCOX</sub> 2V. QD1 output terminated with 50 $\Omega$  to V<sub>CCOD</sub>/2.
- [j] Differential outputs terminated with 100 $\Omega$  across Q and nQ. QD1 output terminated with 50 $\Omega$  to V<sub>CCOD</sub>/2.

Table 24. LVCMOS DC Characteristics for 3-level Pins,  $V_{CC\_X}^{[a]}=V_{CCOX}^{[b]}=3.3V\pm5\%,$  T<sub>A</sub> = -40°C to +85°C, V<sub>EE</sub> = 0V

Symbol	<b>Parameter</b>		<b>Test Conditions</b>	<b>Minimum</b>	<b>Typical</b>	<b>Maximum</b>	<b>Units</b>
$V_{\text{IH}}$	Input High Voltage			$0.7 \times V_{\rm CC}$ <sup>[c]</sup>		3.465	
$V_{IM}$	Input Middle Voltage			$0.4 \times V_{\rm CC}^{[c]}$		$0.6 \times V_{\rm CC}$ <sup>[c]</sup>	V
$V_{IL}$	Input Low Voltage	FIN[1:0], NA[1:0], NB[1:0],		$-0.3$		$0.3 \times V_{\rm CC}$ <sup>[c]</sup>	
ŀщ	Input High Current	NC[1:0], ND[1:0]	$V_{\rm CC}^{[c]} = V_{\rm IN} = 3.465V$			150	μA
<sup>I</sup> IM	Input Middle Current		$V_{\text{IN}} = V_{\text{CC}}^{[c]}/2$		±1		μA
ŀμ	Input Low Current		$V_{CC}$ <sup>[c]</sup> = 3.465V, V <sub>IN</sub> = 0V	$-150$			μA

[a]  $V_{CC}$  x denotes  $V_{CC}$  <sub>CP</sub>,  $V_{CC}$  <sub>CK</sub>,  $V_{CC}$  <sub>SP</sub>.

[b] V<sub>CCOX</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB</sub>, V<sub>CCOC</sub>, V<sub>CCOD</sub>.

[c]  $V_{CC}$  denotes  $V_{CCA~INI}$ ,  $V_{CC~CK}$ .

### Table 25. LVCMOS DC Characteristics for 2-level Pins,  $V_{CC}x^{[a]} = V_{CCOX}^{[b]} = 3.3V±5\%$ ,  $T_A = -40°C$  to  $+85°C$ ,  $V_{EE} = 0V$



[a]  $V_{CC\_X}$  denotes  $V_{CC\_CP}$ ,  $V_{CC\_CK}$ ,  $V_{CC\_SP}$ .

[b] V<sub>CCOX</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB</sub>, V<sub>CCOC</sub>, V<sub>CCOD</sub>.

[c]  $V_{CC}$  denotes  $V_{CC-SP}$ ,  $V_{CC-CK}$ .



### Table 26. Differential Input DC Characteristics,  $V_{CC\_X}^{[a]} = V_{CCOX}^{[b]} = 3.3V \pm 5\%, T_A = -40°C$  to  $+85°C$ ,  $V_{EE} = 0V$

[a]  $V_{CC\_X}$  denotes  $V_{CC\_CP}$ ,  $V_{CC\_CK}$ ,  $V_{CC\_SP}$ .

[b] V<sub>CCOX</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB</sub>, V<sub>CCOC</sub>, V<sub>CCOD</sub>.

[c]  $V_{CC}$  denotes  $V_{CC-CK}$ .

[d] Common mode voltage is defined as the cross point.

[e] Input voltage cannot be less than  $V_{EE} - 300$ mV or more than  $V_{CC}$ .

### Table 27. LVPECL Output DC Characteristics (Qmn<sup>[a]</sup>),  $V_{CC\_X}^{[b]} = V_{CCOX}^{[c]} = 3.3V±5\%$ ,  $T_A = -40°C$  to  $+85°C$ ,  $V_{EE} = 0V$



[a] Qmn denotes the differential outputs QA[0:3], QB[0:3], QC[0:1], and QD0.

[b]  $V_{CC\_X}$  denotes  $V_{CC\_CP}$ ,  $V_{CC\_CK}$ ,  $V_{CC\_SP}$ .

[c] V<sub>CCOX</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB</sub>, V<sub>CCOC</sub>, V<sub>CCOD</sub>.

[d] Outputs terminated with 50 $\Omega$  to V<sub>CCOX</sub> - 2V for 750mV amplitude setting, V<sub>CCOX</sub> - 1.75V for 500mV amplitude setting, and V<sub>CCOX</sub> - 1.6V for 350mV amplitude setting.



### Table 28. LVDS Output DC Characteristics (Qmn<sup>[a]</sup>),  $V_{CC\_X}^{[b]} = V_{CCOX}^{[c]} = 3.3V \pm 5\%, T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{EE} = 0V$

[a] Qmn denotes the differential outputs QA[0:3], QB[0:3], QC[0:1], and QD0.

- [b]  $V_{CC\_X}$  denotes  $V_{CC\_CP}$ ,  $V_{CC\_CK}$ ,  $V_{CC\_SP}$ .
- [c] V<sub>CCOX</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB,</sub> V<sub>CCOC</sub>, V<sub>CCOD</sub>.
- [d] No external DC pulldown resistor.
- [e] Loading condition is with 100 $\Omega$  across the differential output.
- [f] Offset voltage ( $V_{OS}$ ) changes with amplitude setting.
- [g] It does not conform to standard LVDS  $V_{OS}$  values.

### Table 29. LVCMOS DC Characteristics for QD1 Output,  $V_{CC}x^{[a]} = V_{CCOD} = 3.3V \pm 5\%$



[a]  $V_{CC\_x}$  denotes  $V_{CC\_CP}$ ,  $V_{CC\_CK}$ ,  $V_{CC\_SP}$ .

#### Table 30. Crystal Characteristics



# AC Electrical Characteristics

### Table 31. AC Characteristics,<sup>[a]</sup>  $V_{CC\_X}^{[b]} = V_{CCOX}^{[c]} = 3.3V + 5\%, T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{EE} = 0V$



[a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[b]  $V_{CC}$  x denotes  $V_{CC}$  <sub>CP</sub>,  $V_{CC}$  <sub>CK</sub>,  $V_{CC}$  <sub>SP</sub>.

[c] V<sub>CCOX</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB</sub>, V<sub>CCOC</sub>, V<sub>CCOD</sub>.

[d] Defined as skew among outputs at the same supply voltage and with equal load conditions. Measured at the output differential crosspoints.

[e] This parameter is defined in accordance with JEDEC Standard 65.

[f] This parameter is guaranteed by characterization. Not tested in production.

[g] Duty cycle of PLL bypassed signals (input reference clock or crystal input) is not adjusted by the device.

- [h] PLL Lock Time is defined as time from input clock availability to frequency locked output. The following loop filter component values may be used:  $R_Z = 150\Omega$ ,  $C_Z = 0.1\mu F$ ,  $C_P = 30pF$ . See Applications Information.
- [i] PLL Power up to Lock Time is defined as time from 80% power supply (< 500µs ramp rate) to frequency locked output. By design, the output is active only when the PLL is locked. Characterized with the following loop filter component values:  $R_Z = 150\Omega$ ,  $C_Z = 4.7\mu$ F, and  $C_P = 30p$ F.

### Table 32. Qmn<sup>[a]</sup> and QD1 Phase Noise and Jitter Characteristics,  $V_{CC\_X}^{[b]} = V_{CCOX}^{[c]} = 3.3V + 5\%,$  ${\sf T}_{\sf A}$  = -40°C to  $+$ 85°C $^{\sf [d][e][f][g][h][i]}$



[a] Qmn denotes the differential outputs QA[0:3], QB[0:3], QC[0:1] or QD0.

[b]  $V_{CC\_X}$  denotes  $V_{CC\_CP}$ ,  $V_{CC\_CK}$ ,  $V_{CC\_SP}$ .

[c] V<sub>CCOX</sub> denotes V<sub>CCOA</sub>, V<sub>CCOB</sub>, V<sub>CCOC</sub>, V<sub>CCOD</sub>.

## RENESAS

- [d] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
- [e] All outputs enabled and configured for the same output frequency unless otherwise noted.
- [f] Characterized using a 50MHz Crystal unless otherwise noted.
- [g] V<sub>CCA</sub> requires a voltage regulator. Voltage supplied to V<sub>CCA</sub> should be derived from a regulator with a typical power supply rejection ratio of 80dB at 1kHz and ultra-low noise generation with a typical value of 3nV/ $\sqrt{Hz}$  at 10kHz and 7nV/ $\sqrt{Hz}$  at 1kHz.
- [h] Characterized with 750mV output voltage swing configuration for all differential outputs.
- [i] The following loop filter component values were used:  $R_z = 150\Omega$ ,  $C_z = 0.1\mu$ F, CP = 200pF. PLL Charge Pump Current Control set at 5.2mA.
- [j]  $QAx = 156.25MHz$ ,  $QBx = 156.25MHz$ ,  $QCx = 156.25MHz$ ,  $QD1 = OFF$ .
- [k]  $QAx = 156.25$ MHz,  $QBx = 100$ MHz,  $QCx = 25$ MHz,  $QD0 = 212.5$ MHz (fractional),  $QD1 =$  OFF.

## Phase Noise Plots

#### Figure 4: Typical Phase Noise at 312.5MHz (QB1)









### Figure 6: Typical Phase Noise at 125MHz (QB1)<sup>[1]</sup>

<sup>[1]</sup> Measured using a 50MHz, 12pF crystal as input reference.

# Applications Information

## Recommendations for Unused Input and Output Pins

### Inputs

### *LVCMOS Control Pins*

All control pins have internal pull-up and/or pull-down resistors; additional resistance is not required but can be added for additional protection. A 1 $k\Omega$  resistor can be used.

### **Outputs**

### *LVPECL Outputs*

All unused LVPECL outputs must be left floating. IDT recommends that there is no trace attached.

### *LVDS Outputs*

All unused LVDS output pairs can be either left floating or terminated with  $100\Omega$  across. If left floating, there should be no trace attached.

### *LVCMOS Outputs*

QD1 output can be left floating if unused. There should be no trace attached.

## Overdriving the XTAL Interface

The OSCI input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The OSCO pin can be left floating. The amplitude of the input signal should be between 500mV and 1.2V and the slew rate should not be less than 0.2V/ns. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. Figure 7 shows an example of the interface diagram for a high-speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals  $90\Omega$ . In addition, matched termination at the crystal input will further attenuate the signal. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50 $\Omega$  applications, R1 and R2 can be 100 $\Omega$ . This can also be accomplished by removing R1 and changing R2 to  $50\Omega$ . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver.

#### Figure 7: General Diagram for LVCMOS Driver to XTAL Input Interface



Figure 8 shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the OSCI input. It is recommended that all components in the schematics be placed in the layout. Though some components may not be used, they can be used for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.

#### Figure 8: General Diagram for LVPECL Driver to XTAL Input Interface



### Wiring the Differential Input to Accept Single-Ended Levels

Figure 9 shows how a differential input can be wired to accept single-ended levels. The reference voltage V<sub>1</sub> = V<sub>CC</sub>/2 is generated by the bias resistors, R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 may need to be adjusted to position the  $V_1$  in the center of the input voltage swing. For example, if the input clock is driven from a single-ended 2.5V LVCMOS driver and the DC offset (or swing center) of this signal is 1.25V, then adjust the R1 and R2 values to set V<sub>1</sub> at 1.25V. The values below are when both the single-ended swing and V<sub>CC</sub> are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance.



Figure 9. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R3 and R4 can be 100 $\Omega$ . The resistor values can be increased to reduce the loading for a slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits for differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended to reduce the amplitude while maintaining an edge rate faster than 1V/ns. The datasheet specifies a lower differential amplitude, however, this only applies to differential signals. For single-ended applications, the swing can be larger, however,  $V_{II}$  cannot be less than -0.3V, and V<sub>IH</sub> cannot be more than V<sub>CC</sub> + 0.3V. Though some of the recommended components may not be used, the pads should be placed in the layout. They can be used for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.

# 3.3V Differential Clock Input Interface

CLK, nCLK accepts LVDS, LVPECL and other differential signals. Both V<sub>SWING</sub> and V<sub>OX</sub> must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements. Figure 10 to Figure 12 show interface examples for the CLK, nCLK input driven by the most common driver types. The input interfaces suggested here are some examples of direct-coupled termination.

### Figure 10. CLK/nCLK Input Driven by a 3.3V LVPECL Driver



### Figure 11. CLK/nCLK Input Driven by a 3.3V LVPECL Driver



### Figure 12. CLK/nCLK Input Driven by a 3.3V LVDS Driver



## LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance  $(Z_T)$  is between 90 $\Omega$  and 132 $\Omega$ . The actual value should be selected to match the differential impedance  $(Z_0)$  of your transmission line. A typical point-to-point LVDS design uses a 100 $\Omega$ parallel resistor at the receiver and a 100 $\Omega$  differential transmission-line environment. In order to avoid transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source.

The standard termination schematic as shown in Figure 13 can be used with either type of output structure. Figure 14, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.

#### Figure 13: Standard LVDS Termination



### Figure 14: Optional LVDS Termination



For more information on the recommended termination schemes, see Figure 15 to Figure 17.

#### Figure 15: DC Termination for LVDS Outputs



Figure 16: AC Termination for LVDS Outputs



Figure 17. AC Termination for LVDS Outputs Used with an Input Clock Receiver with Internal 50 $\Omega$ Terminations and DC Bias



## Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts are recommended only as guidelines. The differential outputs generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figure 18 and Figure 19 show two different termination schemes that are recommended only as guidelines. Other suitable clock termination schemes may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.

### Figure 18: 3.3V LVPECL Output Termination



Figure 19: 3.3V LVPECL Output Termination



Figure 18 and Figure 19 show two different LVPECL termination schemes for 750mV amplitude setting which are recommended only as guidelines. Recommended values of R1/R2/R3/R4 for LVPECL termination (Figure 19; Thevenin Equivalent) for 350mV and 500mV amplitude settings can be found in the following table.





## VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 20*.* The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only.

For more information, see the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Lead-frame Base Package, Amkor Technology.



#### Figure 20: P.C. Assembly for Exposed Pad Thermal Release Path - Side View (Drawing not to scale)

### Schematic and Layout Recommendations

Figure 21 shows an example 8V49NS0412 application schematic operating the device at  $V_{CC}$  = 3.3V. This example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure that the logic control inputs are properly set for the application.

### Figure 21: 8V49NS0412 Application Schematic



To demonstrate the range of output stage configurations possible, the application schematic assumes that the 8V49NS0412 is programmed over I<sup>2</sup>C. For alternative DC coupled LVPECL options, please see IDT Application Note, AN-828; for AC coupling options, use IDT Application Note, AN-844.

For a 12pF parallel resonant crystal, tuning capacitors C145 and C146 are recommended for frequency accuracy. Depending on the parasitic of the PCB layout, these values may require a slight adjustment to optimize the frequency accuracy. Crystals with other load capacitance specifications can be used. This will require adjusting C145 and C146. For this device, the crystal tuning capacitors are required for proper operation.

Crystal layout is very important to minimize capacitive coupling between the crystal pads and leads and other metal in the circuit board. Capacitive coupling to other conductors has two adverse effects: it reduces the oscillator frequency leaving less tuning margin and noise coupling from power planes, and logic transitions on signal traces can pull the phase of the crystal resonance, inducing jitter. Routing I<sup>2</sup>C under the crystal is a common layout error, based on the assumption that it is a low frequency signal and will not affect the crystal oscillation. In fact, I<sup>2</sup>C transition times are short enough to capacitively couple into the crystal-oscillator loop if they are routed close enough to the crystal traces.

In layout, all capacitive coupling to the crystal from any signal trace is to be minimized, that is to the OSCI and OSCO pins, traces to the crystal pads, the crystal pads, and the tuning capacitors. Using a crystal on the top layer as an example, void all signal and power layers under the crystal connections between the top layer and the ground plane used by the 8V49NS0412. Then calculate the parasitic capacity to the ground and determine if it is large enough to preclude tuning the oscillator. If the coupling is excessive, particularly if the first layer under the crystal is a ground plane, a layout option is to void the ground plane and all deeper layers until the next ground plane is reached. The ground connection of the tuning capacitors should first be made between the capacitors on the top layer, then a single ground via is dropped to connect the tuning cap ground to the ground plane as close to the 8V49NS0412 as possible as shown in the schematic.

As with any high-speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 8V49NS0412 provides separate power supplies to isolate any high switching noise from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. The ferrite bead and the 0.1uF capacitor in each power pin filter should always be placed on the device side of the board. The other components can be on the opposite side of the PCB if space on the top side is limited. Pull-up and pull-down resistors to set configuration pins can all be placed on the PCB side opposite the device side to free up the device side area if necessary.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. Depending on the application, the filter may need to be adjusted to get a lower cutoff frequency to adequately attenuate low-frequency noise. Additionally, good general design practices for power plane voltage stability suggest adding bulk capacitance in the local area of all devices.

For additional layout recommendations and guidelines, contact clocks@idt.com.

# Power Dissipation and Thermal Considerations

The 8V49NS0412 is a multi-functional, high-speed device that targets a wide variety of clock frequencies and applications. Since this device is highly programmable with a broad range of features and functionality, the power consumption will vary as each of these features and functions is enabled.

The device is designed and characterized to operate within the ambient industrial temperature range of -40 $^{\circ}$ C to +85 $^{\circ}$ C. The ambient temperature represents the temperature around the device, not the junction temperature. When using the device in extreme cases, such as maximum operating frequency and high ambient temperature, external air flow may be required in order to ensure a safe and reliable junction temperature. Extreme care must be taken to avoid exceeding 125°C junction temperature.

The following power calculation examples were generated using a maximum ambient temperature and supply voltage. For many applications, the power consumption will be much lower. Contact IDT technical support for any concerns on calculating the power dissipation for your own specific configuration.

## Example 1. LVPECL, 750mV Output Swing

This section provides information on power dissipation and junction temperature when the device differential outputs are configured for LVPECL level, 750mV output swing. Equations and example calculations are also provided.



### Table 34. Power Calculations Configuration #1

### **1. Power Dissipation**

The total power dissipation is the sum of the core power plus the power dissipated due to output loading. The following is the power dissipation for  $V_{CC} = 3.465V$ , which gives worst case results.

- Power(core)<sub>MAX</sub> = V<sub>CC\_MAX</sub>  $\times$  I<sub>EE\_MAX</sub><sup>[1]</sup> = 3.465V  $\times$  523mA = **1812.2mW**
- **Power(LVPECL outputs)** $_{MAX} = 34.2$ mW/Loaded Output pair. See Junction Temperature. If all outputs are loaded, the total power is  $11 \times 34.2$ mW =  $376.2$ mW
- **Total Power** $_{MAX}$  = Power(core) + Power (LVPECL outputs) + Power (LVCMOS output)  $= 1812.1$ mW  $+ 376.2$ mW  $= 2188.3$ mW  $= 2.1883W$

<sup>[1]</sup> Maximum QD1 output switching current is included.

### **2. Junction Temperature**

Junction temperature,  $T_{\rm J}$ , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature,  $T_J$ , to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for T<sub>J</sub> is as follows:  $T_J = T_A + P_D \times \theta_{JA}$ :

 $T_J$  = Junction Temperature

 $T_A =$  Ambient Temperature

 $_{PD}$  = Power Dissipation (W) in desired operating configuration

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance must be used. Assuming no air flow and a multi-layer board, the appropriate value is 15.6°C/W per Table 36.

Therefore, assuming  $T_A = 85^{\circ}$ C and all outputs switching,  $T_J$  will be:

 $85^{\circ}$ C + 2.1883W  $\times$  15.6°C/W = 119.1°C. This is below the limit of 125°C.

This calculation is only an example.  $T_J$  will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

#### **3. Power Dissipation due to output loading**

This section calculates the power dissipation for the LVPECL output pair. LVPECL output driver circuit and termination are shown in Figure 22*.*

#### Figure 22. LVPECL Driver Circuit and Termination



To calculate worst case power dissipation at the output(s), use the following equations which assume a 50 $\Omega$  load, and a termination voltage of  $V_{CCOX} - 2V$ . These are typical calculations.

- **•** For logic high,  $V_{OUT} = V_{OH~MAX} = V_{CCOX~MAX} 0.8V$  $(V_{CCOX\_MAX} - V_{OH\_MAX}) = 0.8V$
- **•** For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CCOX\_MAX} 1.5V$  $(V_{CCOX~MAX} - V_{OL~MAX}) = 1.5V$

Pd\_H is the power dissipation when the output drives high.

Pd L is the power dissipation when the output drives low.

```
Pd_H = [(Vot_{DMAX} - (Vccox_Max - 2V))/RL] x (Vccox_Max - Vot_Max) = [(2V - (Vccox_Max - Vot_Max))/RL] x (Vccox_Max - Vot_Max) =
```
 $[(2V – 0.8V)/50\Omega]$  x 0.8V = **19.2mW** 

 $Pd_L = [(Vo_L_{MAX} - (Vccox_Max - 2V))/R_L] \times (Vccox_Max - Vo_L_{MAX}) = [(2V - (Vccox_Max - Vo_L_{MAX})/R_L] \times (Vccox_Max - Vo_L_{MAX})]$ 

 $[(2V – 1.5V)/50 $\Omega$ ] x 1.5V = 15mW$ 

Total Power Dissipation per output pair Pd\_H Pd\_L **34.2mW**

### Example 2. LVDS, 350mV Output Swing

This section provides information on power dissipation and junction temperature when the device differential outputs are configured for LVDS levels, 350mV output swing. Equations and example calculations are also provided.

<b>Output</b>	<b>Output Style</b>	<b>Output Swing</b>
QA0	LVDS	350mV
QA1	LVDS	350mV
QA2	LVDS	350mV
QA3	LVDS	350mV
QB0	LVDS	350mV
QB1	<b>LVDS</b>	350mV
QB2	<b>LVDS</b>	350mV
QB3	<b>LVDS</b>	350mV
QC0	<b>LVDS</b>	350mV
QC1	<b>LVDS</b>	350mV
QD0	<b>LVDS</b>	350mV
QD1	<b>LVCMOS</b>	N/A

Table 35. Power Calculations Configuration #2

#### **1. Power Dissipation**

The total power dissipation is the sum of the core power plus the power dissipation due to output loading. The following is the power dissipation for  $V_{CCX} = V_{CCA-X} = V_{CCOX} = 3.465V$ , which gives worst case results.

- **•** Power<sub>MAX</sub> =  $V_{CCX_MAX}$   $V_{CCX_MAX}$  +  $V_{CCA}$   $X_{MAX}$   $V_{CCA}$   $X_{MAX}$  +  $V_{CCOX_MAX}$   $V_{CCOX_MAX}$ 
	- $=$  3.465V x 100mA + 3.465V x 165mA + 3.465V (96mA  $\overline{+}$  96mA + 65mA + 86mA)
	- $=$  346.5mW  $+$  571.1mW  $+$  1188.5mW  $=$  2106.7mW  $=$  2.107W

### **2. Junction Temperature**

Junction temperature,  $T_{\rm J}$ , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature,  $T_J$ , to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for T<sub>J</sub> is as follows:  $T_J = T_A + P_D \times \theta_{JA}$ :

 $T_J$  = Junction Temperature

 $T_A =$  Ambient Temperature

 $_{PD}$  = Power Dissipation (W) in desired operating configuration

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance must be used. Assuming no air flow and a multi-layer board, the appropriate value is 15.6°C/W per Table 36.

Therefore, assuming  $T_A = 85^{\circ}$ C and all outputs switching,  $T_J$  will be:

 $85^{\circ}$ C + 2.107W x 15.6°C/W = 117.9°C. This is below the limit of 125°C.

This calculation is only an example.  $T_{\perp}$  will vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

# Reliability Information

#### Table 36. Thermal Resistance for 64-VFQFN Package



[a] Theta J<sub>A</sub> ( $\theta_{1A}$ ) values calculated using an 8-layer PCB (114.3mm x 101.6mm), with 2oz. (70µm) copper plating on all 8 layers, with ePad connected to 4 ground planes.

# Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

www.idt.com/document/psc/64-vfqfpn-package-outline-drawing-90-x-90-x-09-mm-body-05mm-pitch-epad-60-x-60-mm-nlg64p5

# Marking Diagram



 $\bullet$  LOT COO

- Line 1 indicates the part number prefix.
- Line 2 indicates the part number.
- Line 3 indicates the part number suffix.
- $\blacksquare$  Line 4:
	- "#" is the stepping.
	- "YY" is the last two digits of the year.
	- "WW" is the work week number that the part was assembled.
	- "\$" is the mark code.
- **EXECT** is the sequential lot code; COO indicates country of origin.

# Ordering Information



# Errata

The 8V49NS0412 does not load a configuration correctly from an external  $1^2C$  EEPROM device when the power supply ramps fast (< 10ms from 0V to VCC).

## Recommendations

Do not connect an external EEPROM device to the I<sup>2</sup>C bus. IDT also recommends not to connect or switch NA[1] and NA[0] pins to High / Power Supply (VCC) at any time. A new device, the 8V49NS1412, eliminates the configuration loading issue from an external l<sup>2</sup>C EEPROM and is recommended for new designs.

# Revision History





# 64-VFQFPN, Package Outline Drawing

9.0 x 9.0 x 0.9 mm Body, 0.5mm Pitch, Epad 6.0 x 6.0 mm NLG64P5, PSC-4147-05, Rev 04, Page 1





# 64-VFQFPN, Package Outline Drawing

9.0 x 9.0 x 0.9 mm Body, 0.5mm Pitch, Epad 6.0 x 6.0 mm NLG64P5 , PSC-4147-05, Rev 04, Page 2



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for* [Clock Generators & Support Products](https://www.x-on.com.au/category/semiconductors/integrated-circuits-ics/clock-timer-ics/clock-generators-support-products) *category:*

*Click to view products by* [Renesas](https://www.x-on.com.au/manufacturer/renesas) *manufacturer:* 

Other Similar products are found below :

[CV183-2TPAG](https://www.x-on.com.au/mpn/renesas/cv1832tpag) [950810CGLF](https://www.x-on.com.au/mpn/renesas/950810cglf) [9DBV0741AKILF](https://www.x-on.com.au/mpn/renesas/9dbv0741akilf) [9VRS4420DKLF](https://www.x-on.com.au/mpn/renesas/9vrs4420dklf) [CY25404ZXI226](https://www.x-on.com.au/mpn/cypress/cy25404zxi226) [CY25422SXI-004](https://www.x-on.com.au/mpn/cypress/cy25422sxi004) [MPC9893AE](https://www.x-on.com.au/mpn/renesas/mpc9893ae) [NB3H5150-](https://www.x-on.com.au/mpn/onsemiconductor/nb3h515001mntxg) [01MNTXG](https://www.x-on.com.au/mpn/onsemiconductor/nb3h515001mntxg) [PL602-20-K52TC](https://www.x-on.com.au/mpn/microchip/pl60220k52tc) [ICS557GI-03LF](https://www.x-on.com.au/mpn/renesas/ics557gi03lf) [PI6LC48P0101LIE](https://www.x-on.com.au/mpn/diodesincorporated/pi6lc48p0101lie) [82P33814ANLG](https://www.x-on.com.au/mpn/renesas/82p33814anlg) [840021AGLF](https://www.x-on.com.au/mpn/renesas/840021aglf) [ZL30244LFG7](https://www.x-on.com.au/mpn/microsemi/zl30244lfg7) [PI6LC48C21LE](https://www.x-on.com.au/mpn/diodesincorporated/pi6lc48c21le) [ZL30245LFG7](https://www.x-on.com.au/mpn/microsemi/zl30245lfg7) [PI6LC48P0405LIE](https://www.x-on.com.au/mpn/diodesincorporated/pi6lc48p0405lie) [PI6LC48P03LE](https://www.x-on.com.au/mpn/diodesincorporated/pi6lc48p03le) [MAX24505EXG+](https://www.x-on.com.au/mpn/microsemi/max24505exg) [ZL30163GDG2](https://www.x-on.com.au/mpn/microchip/zl30163gdg2) [5L1503L-000NVGI8](https://www.x-on.com.au/mpn/renesas/5l1503l000nvgi8) [ZL30156GGG2](https://www.x-on.com.au/mpn/microchip/zl30156ggg2) [ZL30673LFG7](https://www.x-on.com.au/mpn/microchip/zl30673lfg7) [MAX24188ETK2](https://www.x-on.com.au/mpn/microchip/max24188etk2) [ZL30152GGG2](https://www.x-on.com.au/mpn/microchip/zl30152ggg2) [5L1503-000NVGI8](https://www.x-on.com.au/mpn/renesas/5l1503000nvgi8) [PI6C557-01BZHIEX](https://www.x-on.com.au/mpn/diodesincorporated/pi6c55701bzhiex) [PI6LC48C21LIE](https://www.x-on.com.au/mpn/diodesincorporated/pi6lc48c21lie) [CY2542QC002](https://www.x-on.com.au/mpn/cypress/cy2542qc002) [5P35023-106NLGI](https://www.x-on.com.au/mpn/renesas/5p35023106nlgi) [5X1503L-000NLGI8](https://www.x-on.com.au/mpn/renesas/5x1503l000nlgi8) [ZL30121GGG2V2](https://www.x-on.com.au/mpn/microchip/zl30121ggg2v2) [ZL30282LDG1](https://www.x-on.com.au/mpn/microchip/zl30282ldg1) [ZL30102QDG1](https://www.x-on.com.au/mpn/microchip/zl30102qdg1) [ZL30159GGG2](https://www.x-on.com.au/mpn/microchip/zl30159ggg2) [DS1070K](https://www.x-on.com.au/mpn/maxim/ds1070k) [ZL30145GGG2](https://www.x-on.com.au/mpn/microchip/zl30145ggg2) [ZL30312GKG2](https://www.x-on.com.au/mpn/microchip/zl30312gkg2) [MAX24405EXG2](https://www.x-on.com.au/mpn/microchip/max24405exg2) [ZL30237GGG2](https://www.x-on.com.au/mpn/microchip/zl30237ggg2) [SY100EL34LZG](https://www.x-on.com.au/mpn/microchip/sy100el34lzg) [9FGV1002BQ506LTGI](https://www.x-on.com.au/mpn/renesas/9fgv1002bq506ltgi) [AD9518-4ABCPZ](https://www.x-on.com.au/mpn/analogdevices/ad95184abcpz) [MX852BB0030](https://www.x-on.com.au/mpn/microchip/mx852bb0030) [PI6LC4840ZHE](https://www.x-on.com.au/mpn/diodesincorporated/pi6lc4840zhe) [AD9516-](https://www.x-on.com.au/mpn/analogdevices/ad95160bcpzreel7) [0BCPZ-REEL7](https://www.x-on.com.au/mpn/analogdevices/ad95160bcpzreel7) [AD9574BCPZ-REEL7](https://www.x-on.com.au/mpn/analogdevices/ad9574bcpzreel7) [PL602-21TC-R](https://www.x-on.com.au/mpn/microchip/pl60221tcr) [ZL30105QDG1](https://www.x-on.com.au/mpn/microchip/zl30105qdg1) [ZL30100QDG1](https://www.x-on.com.au/mpn/microchip/zl30100qdg1)