

## **Description**

The 9DB836 is a zero delay/fanout buffer for PCI Express™ clocking. It supports PCIe Gen1–3 in zero-delay mode and PCIe Gen1–4 in fanout mode. The 9DB836 is a pin-compatible upgrade to the 9DB833 and 9DB834 with a Safe Power Sequence (SPS) clock input.

## **Typical Applications**

- Riser cards
- Storage
- Networking
- JBOD

## **Output Features**

- Eight 0.7V current-mode differential HCSL output pairs
- Supports zero delay buffer (ZDB) mode and fanout mode
- · Selectable bandwidth for zero delay mode
- 50-110 MHz operation in PLL mode
- 5–166 MHz operation in Bypass mode


#### **Features**

- SPS internal receiver bias network keeps input clock parked when input is floating
- Supports both 85Ω and 100Ω output impedance with appropriate resistor selection
- OE# pins default to controlling outputs
- PLL or Bypass mode; PLL can dejitter incoming clock
- Selectable PLL bandwidth; minimizes jitter peaking in downstream PLLs
- Spread spectrum compatible
- Outputs default to Hi-Z when disabled or when device is powered down
- SMBus interface; unused outputs can be disabled
- 3 selectable SMBus addresses

## **Key Specifications**

- PCle Gen3 jitter < 0.6ps rms in ZDB mode</li>
- PCIe Gen4 additive jitter < 0.1ps rms in fanout mode</li>
- Output cycle-to-cycle jitter < 50ps</li>
- Output-to-output skew < 50ps</li>

## **Block Diagram**





## **Contents**

| Description                                |
|--|
| Typical Applications                       |
| Output Features                            |
| Features                                   |
| Key Specifications                         |
| Block Diagram                              |
| Pin Assignments                            |
| Pin Descriptions                           |
| Power Connections                          |
| Operating Mode Readback                    |
| SMBus Address Selection and Readback       |
| Tri-level Input Logic Levels               |
| Absolute Maximum Ratings                   |
| Electrical Characteristics                 |
| Test Loads and Terminations                |
| General SMBus Serial Interface Information |
| How to Write                               |
| How to Read                                |
| Package Outline Drawings                   |
| Marking Diagram                            |
| Ordering Information                       |
| Revision History                           |



# **Pin Assignments**

Figure 1. Pin Assignments for 48TSSOP Package - Top View

v indicates internal pull-down resistor
^ indicates internal pull-up resistor

Pin 22 and pin 28 are latched on power-up. Ensure that the power supply to the pull-up/pull-down resistors ramps at the same time as the main supply to the chip.

# **Pin Descriptions**

**Table 1. Pin Descriptions** 

| Number | Name    | Туре   | Description  |
|--------|---------|--------|--|
| 1      | NC      | _      | No connection.   |
| 2      | VDDR    | Power  | Power supply for differential input clock (receiver). This VDD should be treated as an analog power rail and filtered appropriately. Nominally 3.3V. |
| 3      | GND     | GND    | Ground pin.  |
| 4      | SRC_IN  | Input  | HCSL SRC true input.   |
| 5      | SRC_IN# | Input  | HCSL SRC complementary input.  |
| 6      | ^OE0#   | Input  | Active low input for enabling output 0. This pin has an internal pull-up resistor.  1 = disable output, 0 = enable output.                           |
| 7      | ^OE3#   | Input  | Active low input for enabling output 3. This pin has an internal pull-up resistor.  1 = disable output, 0 = enable output.                           |
| 8      | DIF_0   | Output | HCSL true clock output.  |
| 9      | DIF_0#  | Output | HCSL complementary clock output.   |
| 10     | GND     | GND    | Ground pin.  |
| 11     | VDD     | Power  | Power supply, nominally 3.3V.  |



Table 1. Pin Descriptions (Cont.)

| Number | Name               | Туре   | Description  |
|--------|--------------------|--------|--|
| 12     | DIF_1              | Output | HCSL true clock output.  |
| 13     | DIF_1#             | Output | HCSL complementary clock output.   |
| 14     | ^OE1#              | Input  | Active low input for enabling output 1. This pin has an internal pull-up resistor.  1 = disable output, 0 = enable output.                                   |
| 15     | vOE2#              | Input  | Active low input for enabling output 2. This pin has an internal pull-down resistor.  1 = disable output, 0 = enable output.                                 |
| 16     | DIF_2              | Output | HCSL true clock output.  |
| 17     | DIF_2#             | Output | HCSL complementary clock output.   |
| 18     | GND                | GND    | Ground pin.  |
| 19     | VDD                | Power  | Power supply, nominally 3.3V.  |
| 20     | DIF_3              | Output | HCSL true clock output.  |
| 21     | DIF_3#             | Output | HCSL complementary clock output.   |
| 22     | BYP#_HIBW_<br>LOBW | Input  | Tri-level input to select bypass mode, Hi BW PLL, or Lo BW PLL mode.   |
| 23     | SMBCLK             | Input  | Clock pin of SMBUS circuitry.  |
| 24     | SMBDAT             | I/O    | Data pin of SMBUS circuitry.   |
| 25     | GND                | GND    | Ground pin.  |
| 26     | GND                | GND    | Ground pin.  |
| 27     | VDD                | Power  | Power supply, nominally 3.3V.  |
| 28     | SMB_ADR_tri        | Input  | SMBus address select bit. This is a tri-level input that decodes 1 of 3 SMBus addresses.   |
| 29     | DIF_4#             | Output | HCSL complementary clock output.   |
| 30     | DIF_4              | Output | HCSL true clock output.  |
| 31     | VDD                | Power  | Power supply, nominally 3.3V.  |
| 32     | GND                | GND    | Ground pin.  |
| 33     | DIF_5#             | Output | HCSL complementary clock output.   |
| 34     | DIF_5              | Output | HCSL true clock output.  |
| 35     | vOE5#              | Input  | Active low input for enabling output 5. This pin has an internal pull-down resistor.  1 = disable output, 0 = enable output.                                 |
| 36     | ^OE6#              | Input  | Active low input for enabling output 6. This pin has an internal pull-up resistor.  1 = disable output, 0 = enable output.                                   |
| 37     | DIF_6#             | Output | HCSL complementary clock output.   |
| 38     | DIF_6              | Output | HCSL true clock output.  |
| 39     | VDD                | Power  | Power supply, nominally 3.3V.  |
| 40     | PD#                | Input  | Asynchronous active low input pin used to power down the device. The internal clocks are disabled and the VCOs (if any) and the XTAL oscillator are stopped. |
| 41     | DIF_7#             | Output | HCSL complementary clock output.   |
| 42     | DIF_7              | Output | HCSL true clock output.  |



Table 1. Pin Descriptions (Cont.)

| Number | Name  | Туре   | Description   |
|--------|-------|--------|---|
| 43     | ^OE4# | Input  | Active low input for enabling output 4. This pin has an internal pull-up resistor.  1 = disable output, 0 = enable output.  |
| 44     | ^OE7# | Input  | Active low input for enabling output 7. This pin has an internal pull-up resistor.  1 = disable output, 0 = enable output.  |
| 45     | LOCK  | Output | 3.3V output indicating PLL Lock status. This pin goes high when lock is achieved.   |
| 46     | IREF  | Output | This pin establishes the reference for the differential current-mode output pairs. It requires a fixed precision resistor to ground. $475\Omega$ is the standard value for $100\Omega$ differential impedance. Other impedances require different values. |
| 47     | GNDA  | GND    | Ground pin for the PLL core.  |
| 48     | VDDA  | Power  | Power supply for PLL core.  |

### **Power Connections**

| Pin N                         | umber |                                 |  |  |
|-------------------------------|-------|---------------------------------|--|--|
| V <sub>DD</sub> GND           |       | Description                     |  |  |
| 2                             | 3     | SRC_IN/SRC_IN#                  |  |  |
| 11, 19, 31, 39 10, 18, 25, 32 |       | DIF(7:0)                        |  |  |
| 27                            | 26    | DIGITAL VDD/GND                 |  |  |
| 48                            | 47    | Analog VDD/GND for PLL and IREF |  |  |

NOTE: For best results, also treat pin 2 as analog VDD.

# **Operating Mode Readback**

| BYP#_LOBW_HIBW | Mode            | Byte0, bit 3 | Byte 0, bit 1 |
|----------------|-----------------|--------------|---------------|
| Low            | Bypass          | 0            | 0             |
| Mid            | PLL 100M Hi BW  | 1            | 0             |
| High           | PLL 100M Low BW | 0            | 1             |




### **SMBus Address Selection and Readback**

| SMB_ADR_tri | Address |
|-------------|---------|
| Low         | DA/DB   |
| Mid         | DC/DD   |
| High        | D8/D9   |

## **Tri-level Input Logic Levels**

| State of Pin | Voltage          |
|--------------|------------------|
| Low          | < 0.8V           |
| Mid          | 1.2 < Vin < 1.8V |
| High         | Vin > 2.0V       |

Figure 2. Safe Power Sequence (SPS) Clock Input





## **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 9DB836. These ratings, which are standard values for Renesas commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range

**Table 2. Absolute Maximum Ratings** 

| Parameter                | Symbol             | Conditions                      | Minimum | Typical | Maximum              | Units | Notes |
|--------------------------|--------------------|---------------------------------|---------|---------|----------------------|-------|-------|
| 3.3V Core Supply Voltage | V <sub>DDA/R</sub> |                                 |         |         | 4.6                  | V     | 1,2   |
| 3.3V Core Logic Voltage  | $V_{DD}$           |                                 |         |         | 4.6                  | V     | 1,2   |
| SMBus Supply Voltage     | $V_{\rm DDSMB}$    | SMBus pull-up resistor voltage. |         |         | 5.5                  | V     | 1     |
| Input Low Voltage        | V <sub>IL</sub>    |                                 | GND-0.5 |         |                      | V     | 1     |
| Input High Voltage       | V <sub>IH</sub>    | Except for SMBus interface.     |         |         | V <sub>DD</sub> +0.5 | V     | 1     |
| Storage Temperature      | Ts                 |                                 | -65     |         | 150                  | °C    | 1     |
| Junction Temperature     | Tj                 |                                 |         |         | 125                  | °C    | 1     |
| Input ESD Protection     | ESD prot           | Human Body Model.               | 2000    |         |                      | V     | 1     |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Operation under these conditions is neither implied nor guaranteed.



## **Electrical Characteristics**

## Table 3. Input/Supply/Common Parameters

 $T_A$  =  $T_{IND}$  unless otherwise indicated. Supply voltage  $V_{DD}$  = 3.3V ±5%.

| Parameter                                 | Symbol                | Conditions  | Minimum   | Typical | Maximum               | Units  | Notes |
|---|-----------------------|---|-----------|---------|-----------------------|--------|-------|
| Ambient Operating<br>Temperature          | T <sub>IND</sub>      | Industrial range.   | -40       |         | 85                    | °C     | 1     |
| Input High Voltage                        | V <sub>IH</sub>       | Single-ended inputs, except SMBus, low threshold and tri-level inputs.  | 2         |         | V <sub>DD</sub> + 0.3 | V      | 1     |
| Input Low Voltage                         | V <sub>IL</sub>       | Single-ended inputs, except SMBus, low threshold and tri-level inputs.  | GND - 0.3 |         | 0.8                   | V      | 1     |
|   | I <sub>IN</sub>       | Single-ended inputs, $V_{IN} = GND$ , $V_{IN} = V_{DD}$ .   | -5        | -0.02   | 5                     | μA     | 1     |
| Input Current                             | I <sub>INP</sub>      | Single-ended inputs. $V_{IN} = 0 \ V; \ inputs \ with \ internal \ pull-up \ resistors.$ $V_{IN} = V_{DD}; \ inputs \ with \ internal \ pull-down \ resistors.$ | -100      |         | 100                   | μА     | 1     |
| Input Frequency                           | F <sub>ibyp</sub>     | V <sub>DD</sub> = 3.3V, Bypass Mode.  | 5         |         | 166                   | MHz    | 2     |
| input Frequency                           | F <sub>ipII</sub>     | V <sub>DD</sub> = 3.3V, 100MHz PLL Mode.  | 50        | 100     | 110                   | MHz    | 2     |
| Pin Inductance                            | L <sub>pin</sub>      |   |           |         | 7                     | nH     | 1     |
|   | C <sub>IN</sub>       | Logic inputs, except DIF_IN.  | 1.5       |         | 5                     | pF     | 1     |
| Capacitance                               | C <sub>INDIF_IN</sub> | DIF_IN differential clock inputs.   | 1.5       |         | 2.7                   | pF     | 1,4   |
|   | C <sub>OUT</sub>      | Output pin capacitance.   |           |         | 6                     | pF     | 1     |
| Clk Stabilization                         | T <sub>STAB</sub>     | From V <sub>DD</sub> power-up and after input clock stabilization or deassertion of PD# to 1st clock.   |           |         | 1                     | ms     | 1,2   |
| Input SS Modulation<br>Frequency for PCle | f <sub>MODIN</sub>    | Allowable frequency (Triangular modulation).  | 30        | 31.5    | 33                    | kHz    | 1     |
| OE# Latency                               | t <sub>LATOE</sub> #  | DIF start after OE# assertion. DIF stop after OE# deassertion.  | 1         | 2       | 3                     | cycles | 1,3   |
| Tdrive_PD#                                | t <sub>DRVPD</sub>    | DIF output enable after PD# deassertion.  |           | 13      | 300                   | μs     | 1,3   |
| Tfall                                     | t <sub>F</sub>        | Fall time of control inputs.  |           |         | 5                     | ns     | 1,2   |
| Trise                                     | t <sub>R</sub>        | Rise time of control inputs.  |           |         | 5                     | ns     | 1,2   |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Control input must be monotonic from 20% to 80% of input swing.

<sup>&</sup>lt;sup>3</sup> Time from deassertion until outputs are > 200mV.

<sup>&</sup>lt;sup>4</sup> DIF\_IN input.



#### **Table 4. SMBus Parameters**

 $T_{AMB} = T_{IND}$  unless otherwise indicated. Supply voltage  $V_{DD} = 3.3V \pm 5\%$ .

| Parameter                 | Symbol              | Conditions  | Minimum | Typical | Maximum            | Units | Notes |
|---------------------------|---------------------|---|---------|---------|--------------------|-------|-------|
| SMBus Input Low Voltage   | V <sub>ILSMB</sub>  |   |         |         | 0.8                | V     | 1     |
| SMBus Input High Voltage  | V <sub>IHSMB</sub>  |   | 2.1     |         | V <sub>DDSMB</sub> | V     | 1     |
| SMBus Output Low Voltage  | V <sub>OLSMB</sub>  | At I <sub>PULLUP</sub> .                                  |         |         | 0.4                | V     | 1     |
| SMBus Sink Current        | I <sub>PULLUP</sub> | At V <sub>OL</sub> .                                      | 4       |         |                    | mA    | 1     |
| Nominal Bus Voltage       | $V_{\rm DDSMB}$     | 3V to 5V ±10%.  | 2.7     |         | 5.5                | V     | 1     |
| SCLK/SDATA Rise Time      | t <sub>RSMB</sub>   | (Maximum $V_{IL}$ - 0.15V) to (Minimum $V_{IH}$ + 0.15V). |         |         | 1000               | ns    | 1     |
| SCLK/SDATA Fall Time      | t <sub>FSMB</sub>   | (Minimum $V_{IH}$ + 0.15V) to (Maximum $V_{IL}$ - 0.15V). |         |         | 300                | ns    | 1     |
| SMBus Operating Frequency | f <sub>MAXSMB</sub> | Maximum SMBus operating frequency.                        |         |         | 400                | kHz   | 1,5   |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

#### Table 5. DIF\_IN Clock Input Parameters

 $T_{AMB}$  =  $T_{IND}$  unless otherwise indicated. Supply voltage  $V_{DD}$  = 3.3V ±5%.

| Parameter                     | Symbol             | Conditions                                   | Minimum | Typical | Maximum | Units | Notes |
|-------------------------------|--------------------|--|---------|---------|---------|-------|-------|
| Input Crossover Voltage       | V <sub>CROSS</sub> | Crossover voltage.                           | 150     | 375     | 900     | mV    | 1     |
| Input Swing – DIF_IN          | V <sub>SWING</sub> | Differential value.                          | 300     |         |         | mV    | 1     |
| Input Slew Rate – DIF_IN      | dv/dt              | Measured differentially.                     | 0.6     |         | 8       | V/ns  | 1,2   |
| Input Lookogo Current         | l <sub>INI</sub>   | SRC_IN, V <sub>IN</sub> = GND.               |         |         | 125     | μΑ    |       |
| Input Leakage Current         |                    | SRC_IN#, V <sub>IN</sub> = V <sub>DD</sub> . | -100    |         |         | μΑ    |       |
| Input Duty Cycle              | d <sub>tin</sub>   | Measurement from differential waveform.      | 45      |         | 55      | %     | 1     |
| Input Jitter – Cycle to Cycle | $J_{DIFIn}$        | Differential measurement.                    | 0       |         | 125     | ps    | 1     |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Control input must be monotonic from 20% to 80% of input swing.

<sup>&</sup>lt;sup>3</sup> Time from deassertion until outputs are > 200mV.

<sup>&</sup>lt;sup>4</sup> DIF\_IN input.

<sup>&</sup>lt;sup>5</sup> The differential input clock must be running for the SMBus to be active.

<sup>&</sup>lt;sup>2</sup> Slew rate measured through ±75mV window centered around differential zero.



#### **Table 6. DIF 0.7V Current Mode Differential Outputs**

 $T_{AMB} = T_{IND}$  unless otherwise indicated. Supply voltage  $V_{DD} = 3.3V \pm 5\%$ .

| Parameter              | Symbol            | Conditions   | Minimum | Typical | Maximum | Units | Notes |
|------------------------|-------------------|--|---------|---------|---------|-------|-------|
| Slew Rate              | T <sub>RF</sub>   | Scope averaging on.                                    | 2       | 2.8     | 4       | V/ns  | 1,2,3 |
| Slew Rate Matching     | $\Delta T_{RF}$   | Slew rate matching. Scope averaging on.                |         | 8       | 20      | %     | 1,2,4 |
| Voltage High           | V <sub>HIGH</sub> | Statistical measurement on single-ended signal         | 660     | 797     | 850     |       | 1     |
| Voltage Low            | V <sub>LOW</sub>  | using oscilloscope math function (scope averaging on). | -150    | 14      | 150     |       | 1     |
| Maximum Voltage        | Vmax              | Measurement on single-ended signal using               |         | 813     | 1150    | mV    | 1     |
| Minimum Voltage        | Vmin              | absolute value (scope averaging off).                  | -300    | -1      |         |       | 1     |
| Crossing Voltage (abs) | Vcross_abs        | Scope averaging off.                                   | 250     | 378     | 550     |       | 1,5   |
| Crossing Voltage (var) | Δ-Vcross          | Scope averaging off.                                   |         | 16      | 140     |       | 1,6   |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.  $I_{REF} = V_{DD}/(3 \text{ x R}_R)$ . For  $R_R = 475\Omega$  (1%), IREF = 2.32mA.  $I_{OH} = 6 \text{ x}$   $I_{REF}$  and  $V_{OH} = 0.7V$  at Zo = 50Ω (100Ω differential impedance).

#### **Table 7. Current Consumption**

 $T_{AMB} = T_{IND}$  unless otherwise indicated. Supply voltage  $V_{DD} = 3.3V \pm 5\%$ .

| Parameter                | Symbol                | Conditions Minimu  |  | Typical | Maximum | Units | Notes |
|--------------------------|-----------------------|--|--|---------|---------|-------|-------|
| Operating Supply Current | I <sub>DD3.3OP</sub>  | All outputs active at 100MHz, PLL Mode, $C_L$ = full load. |  | 161     | 206     | mA    | 1     |
| Power Down Current       | I <sub>DD3.3PD</sub>  | All differential pairs driven.                             |  | 52      | 67      | mA    | 1     |
| Power Down Current       | I <sub>DD3.3PDZ</sub> | All differential pairs tri-stated.                         |  | 4       | 6       | mA    | 1     |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform.

<sup>&</sup>lt;sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0 V. This results in a ±150mV window around differential 0V.

<sup>&</sup>lt;sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a ±75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>&</sup>lt;sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>&</sup>lt;sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.



#### Table 8. Output Duty Cycle, Jitter, Skew and PLL Characteristics

 $T_{AMB} = T_{IND}$  unless otherwise indicated. Supply voltage  $V_{DD} = 3.3V \pm 5\%$ .

| Parameter              | Symbol                | Conditions                                      | Minimum | Typical | Maximum | Units | Notes |
|------------------------|-----------------------|---|---------|---------|---------|-------|-------|
|                        |                       | -3dB point in High BW Mode (industrial).        | 1.5     | 2.8     | 4       | MHz   | 1     |
| PLL Bandwidth          | $B_W$                 | -3dB point in High BW Mode (commercial).        | 2       | 2.8     | 4       | MHz   | 1     |
|                        |                       | -3dB point in Low BW Mode.                      | 0.7     | 1.1     | 1.4     | MHz   | 1     |
| PLL Jitter Peaking     | t <sub>JPEAK</sub>    | Peak pass band gain.                            |         | 1.5     | 2       | dB    | 1     |
| Duty Cycle             | t <sub>DC</sub>       | Measured differentially, PLL Mode.              | 45      | 49.2    | 55      | %     | 1     |
| Duty Cycle Distortion  | t <sub>DCD</sub>      | Measured differentially, Bypass Mode at100MHz.  | -1      | -0.4    | 1       | %     | 1,4   |
|                        | t <sub>pdBYP</sub>    | Bypass Mode, V <sub>T</sub> = 50% (industrial). | 3500    | 4263    | 4900    | ps    | 1     |
| Skew, Input to Output  |                       | Bypass Mode, V <sub>T</sub> = 50% (commercial). | 3500    | 4115    | 4500    | ps    | 1     |
|                        | t <sub>pdPLL</sub>    | PLL Mode V <sub>T</sub> = 50%.                  | -250    | -45     | 250     | ps    | 1     |
| Skow Output to Output  | 4                     | V <sub>T</sub> = 50% (industrial).              |         | 40      | 60      | ps    | 1     |
| Skew, Output to Output | t <sub>sk3</sub>      | V <sub>T</sub> = 50% (commercial).              |         | 40      | 50      | ps    | 1     |
| litter Cycle to Cycle  | 4                     | PLL Mode.                                       |         | 21      | 50      | ps    | 1,3   |
| Jitter, Cycle to Cycle | t <sub>jcyc-cyc</sub> | Additive jitter in Bypass Mode.                 |         | 3       | 10      | ps    | 1,3   |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

#### Table 9. Filtered Phase Jitter Parameters - PCIe Common Clocked (CC) Architectures

 $T_{AMB} = T_{IND}$  unless otherwise indicated. Supply voltage  $V_{DD} = 3.3V \pm 5\%$ .

| Parameter                 | Symbol                     | Conditions  | Minimum | Typical | Maximum | Specification<br>Limit | Units       | Notes |
|---------------------------|----------------------------|---|---------|---------|---------|------------------------|-------------|-------|
|                           | t <sub>jphPCleG1-CC</sub>  | PCIe Gen1.  |         | 25      | 35      | 86                     | ps<br>(p-p) | 1,2,3 |
|                           | <sup>t</sup> jphPCleG2-CC  | PCIe Gen2 Low Band.<br>10kHz < f < 1.5MHz                   |         | 0.74    | 1.11    | 3                      | ps<br>(rms) | 1,2   |
| Phase Jitter,<br>PLL Mode |                            | PCIe Gen2 High Band.<br>1.5MHz < f < Nyquist (50MHz)        |         | 1.95    | 2.36    | 3.1                    | ps<br>(rms) | 1,2   |
|                           | t <sub>jph</sub> PCleG3-CC | PCIe Gen3.<br>(PLL BW of 2–4MHz or 2–5MHz,<br>CDR = 10MHz). |         | 0.51    | 0.60    | 1                      | ps<br>(rms) | 1,2   |

 $<sup>^{2}</sup>$  I<sub>REF</sub> = V<sub>DD</sub>/(3 x R<sub>R</sub>). For R<sub>R</sub> = 475 $\Omega$  (1%), I<sub>REF</sub> = 2.32mA. I<sub>OH</sub> = 6 x IREF and V<sub>OH</sub> = 0.7V at Zo = 50 $\Omega$ .

<sup>&</sup>lt;sup>3</sup> Measured from differential waveform.

<sup>&</sup>lt;sup>4</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in Bypass mode.



#### Table 9. Filtered Phase Jitter Parameters - PCle Common Clocked (CC) Architectures (Cont.)

 $T_{AMB} = T_{IND}$  unless otherwise indicated. Supply voltage  $V_{DD} = 3.3V \pm 5\%$ .

| Parameter                        | Symbol                    | Conditions  | Minimum | Typical | Maximum | Specification<br>Limit | Units       | Notes     |
|----------------------------------|---------------------------|---|---------|---------|---------|------------------------|-------------|-----------|
|                                  | t <sub>jphPCleG1-CC</sub> | PCIe Gen1.  |         | 5.4     | 8       |                        | ps<br>(p-p) | 1,2,3,4   |
|                                  | <sup>t</sup> jphPCleG2-CC | PCIe Gen2 Low Band.<br>10kHz < f < 1.5MHz                   |         | 0.004   | 0.01    |                        | ps<br>(rms) | 1,2,3,4,6 |
| Additive Phase<br>Jitter, Bypass |                           | PCIe Gen2 High Band.<br>1.5MHz < f < Nyquist (50MHz)        |         | 0.10    | 0.13    | Not                    | ps<br>(rms) | 1,2,3,4,6 |
| Mode Mode                        | t <sub>jphPCleG3-CC</sub> | PCIe Gen3.<br>(PLL BW of 2–4MHz or 2–5MHz,<br>CDR = 10MHz). |         | 0.05    | 0.06    | Applicable             | ps<br>(rms) | 1,2,3,4,6 |
|                                  | t <sub>jphPCleG4-CC</sub> | PCIe Gen4.<br>(PLL BW of 2–4MHz or 2–5MHz,<br>CDR = 10MHz). |         | 0.05    | 0.06    |                        | ps<br>(rms) | 1,2,3,4,6 |

#### Table 10. Filtered Phase Jitter Parameters - PCle Independent Reference (IR) Architectures

 $T_{AMB} = T_{IND}$  unless otherwise indicated. Supply voltage  $V_{DD} = 3.3V \pm 5\%$ .

| Parameter                                | Symbol                      | Conditions                                     | Minimum | Typical | Maximum | Industry<br>Limits | Units       | Notes         |
|--|-----------------------------|--|---------|---------|---------|--------------------|-------------|---------------|
| Additive Phase<br>Jitter, Bypass<br>mode | t <sub>jphPCleG2-SRIS</sub> | PCIe Gen2.<br>(PLL BW of 16MHz, CDR = 5MHz).   |         | 0.12    | 0.16    | Not                | ps<br>(rms) | 1, 4, 5, 6, 7 |
|  | t <sub>jphPCleG3-SRIS</sub> | PCIe Gen3.<br>(PLL BW of 2–4MHz, CDR = 10MHz). |         | 0.03    | 0.04    | Applicable         | ps<br>(rms) | 1, 4, 5, 6, 7 |

#### Notes on PCIe Filtered Phase Jitter tables:

<sup>&</sup>lt;sup>1</sup> Applies to all differential outputs, guaranteed by design and characterization.

<sup>&</sup>lt;sup>2</sup> Calculated from Intel™-supplied Clock Jitter tool, when driven by Wenzel Associates 100MHz oscillator.

<sup>&</sup>lt;sup>3</sup> Sample size of at least 100K cycles. This figure extrapolates to 108ps peak-peak at 1M cycles for a BER of 1<sup>-12</sup>.

<sup>&</sup>lt;sup>4</sup> IR is the new name for Separate Reference Independent Spread (SRIS) and Separate Reference no Spread (SRnS) PCIe clock architectures.


<sup>&</sup>lt;sup>5</sup> According to the PCle Base Specification Rev4.0 version 1.0, the jitter transfer functions and corresponding jitter limits are not defined for the IR clock architecture. Widely accepted industry limits using widely accepted industry filters are used to populate this table. The PCle Base Specification Rev5.0 is expected to resolve this.

<sup>&</sup>lt;sup>6</sup> Additive jitter for RMS values is calculated by solving for b  $[b = sqrt(c^2 - a^2)]$  where "a" is rms input jitter and 'c" is rms total jitter.



## **Test Loads and Terminations**

Figure 3. HCSL Differential Output Test Load – Source Terminated



**Table 11. Differential Output Termination** 

| DIF ZO (Ω) | IREF (Ω) | RS (Ω) | RP (Ω)       | L (inches) | CL (pF) |
|------------|----------|--------|--------------|------------|---------|
| 100        | 475      | 33     | 49.9         | 5          | 2       |
| 85         | 412      | 27     | 42.2 or 43.2 | 5          | 2       |



### **General SMBus Serial Interface Information**

#### **How to Write**

- Controller (host) sends a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location = N
- Renesas clock will acknowledge
- Controller (host) sends the byte count = X
- Renesas clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- Renesas clock will acknowledge each byte one at a time
- Controller (host) sends a stop bit

|         | Index Blo    | ck W   | rite Operation           |
|---------|--------------|--------|--------------------------|
| Contr   | oller (Host) |        | Renesas (Slave/Receiver) |
| Т       | starT bit    | •      |                          |
| Slav    | e Address    |        |                          |
| WR      | WRite        |        |                          |
|         |              |        | ACK                      |
| Beginn  | ing Byte = N |        |                          |
|         |              | •      | ACK                      |
| Data By | te Count = X |        |                          |
|         |              |        | ACK                      |
| Begin   | ning Byte N  |        |                          |
|         |              |        | ACK                      |
| 0       |              |        |                          |
| 0       |              | X Byte | 0                        |
| 0       |              | е́     | 0                        |
|         |              | 1      | 0                        |
| Byte    | N + X - 1    | 1 1    |                          |
|         |              |        | ACK                      |
| Р       | stoP bit     | 1      |                          |
| ,       |              |        | ACK                      |

#### **How to Read**

- Controller (host) will send a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location = N
- Renesas clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- Renesas clock will acknowledge
- Renesas clock will send the data byte count = X
- Renesas clock sends Byte N+X-1
- Renesas clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

|    | Index Block Re    | ad Oper  | ation             |
|----|-------------------|----------|-------------------|
| (  | Controller (Host) |          | Renesas           |
| T  | starT bit         |          |                   |
|    | Slave Address     |          |                   |
| WR | WRite             |          |                   |
|    |                   |          | ACK               |
| В  | eginning Byte = N |          |                   |
|    |                   |          | ACK               |
| RT | Repeat starT      |          |                   |
|    | Slave Address     |          |                   |
| RD | ReaD              |          |                   |
|    |                   |          | ACK               |
|    |                   |          | Data Byte Count=X |
|    | ACK               |          |                   |
|    |                   |          | Beginning Byte N  |
|    | ACK               |          |                   |
|    |                   | υ        | 0                 |
|    | 0                 | X Byte   | 0                 |
|    | 0                 | $\times$ | 0                 |
|    | 0                 |          |                   |
|    |                   |          | Byte N + X - 1    |
| N  | Not acknowledge   |          |                   |
| Р  | stoP bit          |          |                   |



#### SMBus Table: Frequency Select Register, Read/Write Address (Selectable)

| Byte 0 | Pin#       | Name    | Control Function       | Туре | 0                 | 1                  | Default |  |
|--------|------------|---------|------------------------|------|-------------------|--------------------|---------|--|
| Bit 7  | _          | PD_Mode | PD# drive mode         | RW   | Driven            | Hi-Z               | 1       |  |
| Bit 6  | _          | OE_Mode | OE#_Disable drive mode | RW   | Driven            | Hi-Z               | 1       |  |
| Bit 5  | 5 Reserved |         |                        |      |                   |                    |         |  |
| Bit 4  | Reserved   |         |                        |      |                   |                    |         |  |
| Bit 3  | _          | MODE1   | BYPASS#/PLL1           | RW   | See Operating Mod | de Readback table. | Latched |  |
| Bit 2  |            |         | Reserved               |      |                   |                    | 1       |  |
| Bit 1  | _          | MODE0   | BYPASS#/PLL0           | RW   | See Operating Mod | Latched            |         |  |
| Bit 0  | Reserved   |         |                        |      |                   |                    |         |  |

#### **SMBus Table: Output Control Register**

| Byte 1 | Pin#   | Name  | Control Function | Туре | 0       | 1      | Default |
|--------|--------|-------|------------------|------|---------|--------|---------|
| Bit 7  | 42, 41 | DIF_7 | Output Enable    | RW   | Disable | Enable | 1       |
| Bit 6  | 38, 37 | DIF_6 | Output Enable    | RW   | Disable | Enable | 1       |
| Bit 5  | 34, 33 | DIF_5 | Output Enable    | RW   | Disable | Enable | 1       |
| Bit 4  | 30, 29 | DIF_4 | Output Enable    | RW   | Disable | Enable | 1       |
| Bit 3  | 20, 21 | DIF_3 | Output Enable    | RW   | Disable | Enable | 1       |
| Bit 2  | 16, 17 | DIF_2 | Output Enable    | RW   | Disable | Enable | 1       |
| Bit 1  | 12, 13 | DIF_1 | Output Enable    | RW   | Disable | Enable | 1       |
| Bit 0  | 8, 9   | DIF_0 | Output Enable    | RW   | Disable | Enable | 1       |

NOTE: The SMBus Output Enable Bit must be '1' and the respective OE pin must be active for the output to run.

## **SMBus Table: OE Pin Control Register**

| Byte 2 | Pin#   | Name  | Control Function          | Туре | 0        | 1         | Default |
|--------|--------|-------|---------------------------|------|----------|-----------|---------|
| Bit 7  | 42, 41 | DIF_7 | DIF_7 Stoppable with OE7# | RW   | Free-run | Stoppable | 1       |
| Bit 6  | 38, 37 | DIF_6 | DIF_6 Stoppable with OE6# | RW   | Free-run | Stoppable | 1       |
| Bit 5  | 34, 33 | DIF_5 | DIF_5 Stoppable with OE5# | RW   | Free-run | Stoppable | 1       |
| Bit 4  | 30, 29 | DIF_4 | DIF_4 Stoppable with OE4# | RW   | Free-run | Stoppable | 1       |
| Bit 3  | 20, 21 | DIF_3 | DIF_3 Stoppable with OE3# | RW   | Free-run | Stoppable | 1       |
| Bit 2  | 16, 17 | DIF_2 | DIF_2 Stoppable with OE2# | RW   | Free-run | Stoppable | 1       |
| Bit 1  | 12, 13 | DIF_1 | DIF_1 Stoppable with OE1# | RW   | Free-run | Stoppable | 1       |
| Bit 0  | 8, 9   | DIF_0 | DIF_0 Stoppable with OE0# | RW   | Free-run | Stoppable | 1       |

NOTE: To change the default to be "Stoppable", see the 9DB834.



## SMBus Table: Reserved Register

| Byte 3 | Pin #    | Name     | Control Function | Туре | 0 | 1 | Default |
|--------|----------|----------|------------------|------|---|---|---------|
| Bit 7  | Reserved |          |                  |      | Х |   |         |
| Bit 6  |          | Reserved |                  | Х    |   |   |         |
| Bit 5  |          | Reserved |                  | Х    |   |   |         |
| Bit 4  |          | Reserved |                  |      |   | Х |         |
| Bit 3  |          | Reserved |                  |      |   | Х |         |
| Bit 2  |          | Reserved |                  | Х    |   |   |         |
| Bit 1  |          | Reserved |                  |      |   | Х |         |
| Bit 0  |          | Reserved |                  |      |   | Х |         |

## SMBus Table: Vendor & Revision ID Register

| Byte 4 | Pin# | Name | Control Function | Туре | 0 | 1 | Default |
|--------|------|------|------------------|------|---|---|---------|
| Bit 7  | _    | RID3 |                  | R    | _ | _ | 0       |
| Bit 6  | _    | RID2 | REVISION ID      | R    | _ | _ | 0       |
| Bit 5  | _    | RID1 | REVISION ID      | R    | _ | _ | 0       |
| Bit 4  | _    | RID0 |                  | R    | _ | _ | 0       |
| Bit 3  | _    | VID3 | VENDOR ID        | R    | _ | _ | 0       |
| Bit 2  | _    | VID2 |                  | R    | _ | _ | 0       |
| Bit 1  | _    | VID1 |                  | R    | _ | _ | 0       |
| Bit 0  | _    | VID0 |                  | R    | _ | _ | 1       |

## SMBus Table: Device ID Register

| Byte 5 | Pin# | Name | Control Function  | Туре | 0                              | 1 | Default |
|--------|------|------|-------------------|------|--------------------------------|---|---------|
| Bit 7  | _    | DID7 | Device ID 7 (MSB) | RW   | Device ID is 86 Hex for 9DB836 |   | 1       |
| Bit 6  | _    | DID6 | Device ID 6       | RW   |                                |   | 0       |
| Bit 5  | _    | DID5 | Device ID 5       | RW   |                                |   | 0       |
| Bit 4  | _    | DID4 | Device ID 4       | RW   |                                |   | 0       |
| Bit 3  | _    | DID3 | Device ID 3       | RW   |                                |   | 0       |
| Bit 2  | _    | DID2 | Device ID 2       | RW   |                                |   | 1       |
| Bit 1  | _    | DID1 | Device ID 1       | RW   |                                |   | 1       |
| Bit 0  | _    | DID0 | Device ID 0       | RW   |                                |   | 0       |



#### SMBus Table: Byte Count Register

| Byte 6 | Pin# | Name | Control Function                    | Туре | 0 | 1 | Default |
|--------|------|------|-------------------------------------|------|---|---|---------|
| Bit 7  | _    | BC7  |                                     | RW   | _ | _ | 0       |
| Bit 6  | _    | BC6  |                                     | RW   | _ | _ | 0       |
| Bit 5  | _    | BC5  |                                     | RW   | _ | _ | 0       |
| Bit 4  | _    | BC4  | Writing to this register configures | RW   | _ | _ | 0       |
| Bit 3  | _    | BC3  | how many bytes will be read back.   | RW   | _ | _ | 0       |
| Bit 2  | _    | BC2  |                                     | RW   | _ | _ | 1       |
| Bit 1  | _    | BC1  |                                     | RW   | _ | _ | 1       |
| Bit 0  | _    | BC0  |                                     | RW   | _ | _ | 1       |

## **Package Outline Drawings**

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

www.idt.com/document/psc/pag48-package-outline-drawing-610-mm-body-050mm-pitch-tssop

## **Marking Diagram**



- "LOT" denotes the lot number.
- "YYWW" is the last two digits of the year and the work week number when the part was assembled.
- · Line 3: Part number.

# **Ordering Information**

| Orderable Part Number | Package                            | Carrier Type  | Temperature   |
|-----------------------|------------------------------------|---------------|---------------|
| 9DB836AGILF           | 6.10mm body, 0.50mm pitch 48-TSSOP | Tubes         | -40° to +85°C |
| 9DB836AGILFT          | 6.10mm body, 0.50mm pitch 48-TSSOP | Tape and Reel | -40° to +85°C |

<sup>&</sup>quot;LF" suffix to the part numbers are the Pb-Free configuration and are RoHS compliant.


<sup>&</sup>quot;A" is the device revision designator.




# **Revision History**

| Revision Date     | Description of Change |
|-------------------|-----------------------|
| November 20, 2020 | Reformat to Renesas.  |
| October 12, 2018  | Initial release.      |

18



DATE CREATED 7/16/18



RECOMMENDED LAND PATTERN DIMENSIONS

## NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS

TOLERANCES UNLESS SPEC DECIMAL A XX± ± XXX± XXXX±

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Drivers & Distribution category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

8501BYLF P9090-0NLGI8 854110AKILF 83210AYLF NB6VQ572MMNG HMC6832ALP5LETR RS232-S5 6ES7390-1AF30-0AA0
CDCVF2505IDRQ1 NB7L572MNR4G SY100EP33VKG HMC7043LP7FETR ISPPAC-CLK5520V-01T100C EC4P-221-MRXD1
6EP1332-1SH71 6ES7222-1BH32-0XB0 AD246JN AD246JY AD9510BCPZ AD9510BCPZ-REEL7 AD9511BCPZ AD9511BCPZ-REEL7
AD9512BCPZ AD9512UCPZ-EP AD9513BCPZ AD9514BCPZ AD9514BCPZ-REEL7 AD9515BCPZ-REEL7 AD9572ACPZLVD
AD9572ACPZPEC AD9513BCPZ-REEL7 ADCLK950BCPZ-REEL7 ADCLK950BCPZ AD9553BCPZ HMC940LC4B HMC6832ALP5LE
CSPUA877ABVG8 9P936AFLFT 49FCT3805ASOG 49FCT3805DQGI 49FCT3805EQGI 49FCT3805SOG 49FCT805CTQG
74FCT3807ASOG 74FCT3807EQGI 74FCT388915TEPYG 853S012AKILF 853S013AMILF 853S058AGILF 8SLVD1208-33NBGI