# Renesas 5-Output 1.5V PCle Gen1-2-3 Fanout Buffer with $\mathrm{Zo}=100 \mathrm{ohms}$ 

## Description

The 9DBU0541 is a member of IDT's 1.5 V Ultra-Low-Power (ULP) PCle family. It has integrated terminations for direct connection to $100 \Omega$ transmission lines. The device has 5 output enables for clock management, and 3 selectable SMBus addresses.

## Recommended Application

1.5V PCle Gen1-2-3 Fanout Buffer (FOB)

## Output Features

- 5 1-167MHz Low-Power (LP) HCSL DIF pairs with $Z_{0}=100 \Omega$


## Key Specifications

- DIF additive cycle-to-cycle jitter < 5ps
- DIF output-to-output skew < 60ps
- DIF additive phase jitter is < 300fs rms for PCle Gen3
- DIF additive phase jitter < 350fs rms for SGMII


## Features/Benefits

- Integrated terminations; save 20 resistors compared to standard HCSL outputs
- 35 mW typical power consumption; eliminates thermal concerns
- Spread Spectrum (SS) compatible; allows SS for EMI reduction
- OE\# pins; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- SMBus-selectable features; optimize signal integrity to application
- slew rate for each output
- differential output amplitude
- Device contains default configuration; SMBus interface not required for device control
- 3.3 V tolerant SMBus interface works with legacy controllers
- Selectable SMBus addresses; multiple devices can easily share an SMBus segment
- $5 \times 5 \mathrm{~mm}$ 32-VFQFPN; minimal board space


## Block Diagram



## Renesns

## Pin Configuration



## 32-pin VFQFPN, $5 \times 5 \mathrm{~mm}, \mathbf{0 . 5 m m}$ pitch

$\wedge$ prefix indicates internal 120KOhm pull up resistor
$\wedge v$ prefix indicates internal 120 KOhm pull up AND pull down resistor
(biased to VDD/2)
v prefix indicates internal 120KOhm pull down resistor

## SMBus Address Selection Table

|  | SADR | Address | $\boldsymbol{+}$ Read/Write bit |
| :---: | :---: | :---: | :---: |
| State of SADR on first application of | 0 | 1101011 | x |
|  | M | 1101100 | x |
|  | 1 | 1101101 | x |

## Power Management Table

| CKPWRGD_PD\# | CLK_IN | SMBus <br> OEx bit | OEx\# Pin | DIFx |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $X$ |  | Comp. O/P |  |
| 0 | $X$ | $X$ | Low | Low |  |
| 1 | Running | 0 | $X$ | Low | Low |
| 1 | Running | 1 | 0 | Running | Running |
| 1 | Running | 1 | 1 | Low | Low |

## Power Connections

| Pin Number |  | Description |
| :---: | :---: | :---: |
| VDD | GND |  |
| 4 | 7 | Input receiver analog |
| 9 | 8 | Digital power |
| $16,21,25$ | $15,20,26,30$ | DIF outputs |

Note: EPAD on this device is not electrically connected to the die. It should be connected to ground for best thermal performance.

## Pin Descriptions

| Pin\# | Pin Name | Type | Pin Description |
| :---: | :---: | :---: | :---: |
| 1 | vOE4\# | IN | Active low input for enabling output 4. This pin has an internal 120kohm pull-down. $1=$ disable outputs, $0=$ enable outputs. |
| 2 | DIF4 | OUT | Differential true clock output. |
| 3 | DIF4\# | OUT | Differential complementary clock output. |
| 4 | VDDR1.5 | PWR | 1.5 V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately. |
| 5 | CLK_IN | IN | True input for differential reference clock. |
| 6 | CLK_IN\# | IN | Complementary input for differential reference clock. |
| 7 | GNDR | GND | Analog ground pin for the differential input (receiver) |
| 8 | GNDDIG | GND | Ground pin for digital circuitry. |
| 9 | VDDDIG1.5 | PWR | 1.5 V digital power (dirty power) |
| 10 | SCLK_3.3 | IN | Clock pin of SMBus circuitry, 3.3V tolerant. |
| 11 | SDATA_3.3 | I/O | Data pin for SMBus circuitry, 3.3V tolerant. |
| 12 | vOEO\# | IN | Active low input for enabling output 0 . This pin has an internal 120kohm pull-down. $1=$ disable outputs, $0=$ enable outputs. |
| 13 | DIFO | OUT | Differential true clock output. |
| 14 | DIFO\# | OUT | Differential complementary clock output. |
| 15 | GND | GND | Ground pin. |
| 16 | VDDO1.5 | PWR | Power supply for outputs, nominally 1.5 V . |
| 17 | vOE1\# | IN | Active low input for enabling output 1. This pin has an internal 120 kohm pull-down. $1=$ disable outputs, $0=$ enable outputs. |
| 18 | DIF1 | OUT | Differential true clock output. |
| 19 | DIF1\# | OUT | Differential complementary clock output. |
| 20 | GND | GND | Ground pin. |
| 21 | VDDO1.5 | PWR | Power supply for outputs, nominally 1.5 V . |
| 22 | DIF2 | OUT | Differential true clock output. |
| 23 | DIF2\# | OUT | Differential complementary clock output. |
| 24 | vOE2\# | IN | Active low input for enabling output 2. This pin has an internal 120kohm pull-down. $1=$ disable outputs, $0=$ enable outputs. |
| 25 | VDDO1.5 | PWR | Power supply for outputs, nominally 1.5 V . |
| 26 | GND | GND | Ground pin. |
| 27 | DIF3 | OUT | Differential true clock output. |
| 28 | DIF3\# | OUT | Differential complementary clock output. |
| 29 | vOE3\# | IN | Active low input for enabling output 3. This pin has an internal 120kohm pull-down. $1=$ disable outputs, $0=$ enable outputs. |
| 30 | GND | GND | Ground pin. |
| 31 | ^CKPWRGD_PD\# | IN | Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal 120kohm pull-up resistor. |
| 32 | ^SADR_tri | $\begin{gathered} \text { LATCHED } \\ \text { IN } \end{gathered}$ | Tri-level latch to select SMBus Address. It has an internal 120kohm pull up resistor. See SMBus Address Selection Table. |
| 33 | EPAD | GND | Connect EPAD to ground. |

## Renesns

## Test Loads



Note: The device can drive transmission line lengths greater than those allowed by the PCle SIG

## Driving LVDS



## Driving LVDS Inputs

| Component | Value |  |
| :--- | :---: | :---: |
|  | Receiver has <br> termination | Receiver does not <br> have termination |
|  | 10 K ohm | 140 ohm |
| R8a, R8b | 5.6 K ohm | 75 ohm |
| Cc | $0.1 \mu \mathrm{~F}$ | $0.1 \mu \mathrm{~F}$ |
| Vcm | 1.2 volts | 1.2 volts |

## Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBU0541. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VDDx | Applies to all VDD pins | -0.5 |  | 2 | V | 1,2 |
| Input Voltage | $\mathrm{V}_{\text {IN }}$ |  | -0.5 |  | $\mathrm{~V}_{\text {DD }}+0.5$ | V | 1, |
| Input High Voltage, SMBus | $\mathrm{V}_{\text {IHSMB }}$ | SMBus clock and data pins |  |  | 3.3 | V | 1 |
| Storage Temperature | Ts |  | -65 |  | 150 | ${ }^{\circ} \mathrm{C}$ | 1 |
| Junction Temperature | Tj |  |  |  | 125 | ${ }^{\circ} \mathrm{C}$ | 1 |
| Input ESD Protection | ESD prot | Human Body Model | 2000 |  |  | V | 1 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Operation under these conditions is neither implied nor guaranteed.
${ }^{3}$ Not to exceed 2.0 V .

## Electrical Characteristics-Clock Input Parameters

$T A=T_{\text {AMB }}$; Supply voltages per normal operation conditions; see Test Loads for loading conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Common Mode <br> Voltage - DIF_IN | $\mathrm{V}_{\text {com }}$ | Common mode input voltage | 200 |  | 725 | mV |
| Input Swing - DIF_IN | $\mathrm{V}_{\text {SWING }}$ | Differential value | 300 |  | 1450 | mV |
| Input Slew Rate - DIF_IN | $\mathrm{dV} / \mathrm{dt}$ | Measured differentially | 0.4 |  | 8 | $\mathrm{~V} / \mathrm{ns}$ |
| Input Leakage Current | $\mathrm{I}_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}, \mathrm{V}_{\text {IN }}=$ GND | -5 |  | 5 | uA |
| Input Duty Cycle | $\mathrm{d}_{\text {tin }}$ | Measurement from differential waveform | 45 | 50 | 55 | $\%$ |
| Input Jitter - Cycle to Cycle | $\mathrm{J}_{\text {DIFIn }}$ | Differential measurement | 0 |  | 150 | ps |

[^0]
## Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions

TA $=\mathrm{T}_{\text {AMB }}$; Supply voltages per normal operation conditions; see Test Loads for loading conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VDDx | Supply voltage for core and analog | 1.425 | 1.5 | 1.575 | V |  |
| Ambient Operating Temperature | $\mathrm{T}_{\text {AMB }}$ | Commercial range | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ | 1 |
|  |  | Industrial range | -40 | 25 | 85 | ${ }^{\circ} \mathrm{C}$ | 1 |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | Single-ended inputs, except SMBus | $0.75 \mathrm{~V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |  |
| Input Mid Voltage | $\mathrm{V}_{\text {IM }}$ | Single-ended tri-level inputs ('_tri' suffix) | $0.4 \mathrm{~V}_{\mathrm{DD}}$ |  | $0.6 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | Single-ended inputs, except SMBus | -0.3 |  | $0.25 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| Input Current | $\mathrm{I}_{\text {IN }}$ | Single-ended inputs, $\mathrm{V}_{\text {IN }}=$ GND, $\mathrm{V}_{\text {IN }}=$ VDD | -5 |  | 5 | $\mu \mathrm{A}$ |  |
|  | I INP | Single-ended inputs <br> $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$; inputs with internal pull-up resistors $\mathrm{V}_{\text {IN }}=$ VDD; inputs with internal pull-down resistors | -200 |  | 200 | $\mu \mathrm{A}$ |  |
| Input Frequency | $\mathrm{F}_{\text {in }}$ |  | 1 |  | 167 | MHz | 2 |
| Pin Inductance | $L_{\text {pin }}$ |  |  |  | 7 | nH | 1 |
| Capacitance | $\mathrm{C}_{\text {IN }}$ | Logic Inputs, except DIF_IN | 1.5 |  | 5 | pF | 1 |
|  | $\mathrm{C}_{\text {INDIF_IN }}$ | DIF_IN differential clock inputs | 1.5 |  | 2.7 | pF | 1,5 |
|  | Cout | Output pin capacitance |  |  | 6 | pF | 1 |
| Clk Stabilization | $\mathrm{T}_{\text {Stab }}$ | From $V_{D D}$ power-up and after input clock stabilization or de-assertion of PD\# to 1st clock |  |  | 1 | ms | 1,2 |
| Input SS Modulation Frequency PCle | $\mathrm{f}_{\text {MODINPCle }}$ | Allowable frequency for PCle applications (Triangular modulation) | 30 |  | 33 | kHz |  |
| Input SS Modulation Frequency non-PCle | $\mathrm{f}_{\text {MODIN }}$ | Allowable frequency for non-PCle applications (Triangular modulation) | 0 |  | 66 | kHz |  |
| OE\# Latency | tlatoe\# | DIF start after OE\# assertion DIF stop after OE\# deassertion | 1 |  | 3 | clocks | 1,3 |
| Tdrive_PD\# | $\mathrm{t}_{\text {DRVPD }}$ | DIF output enable after PD\# de-assertion |  |  | 300 | $\mu \mathrm{s}$ | 1,3 |
| Tfall | $\mathrm{t}_{\mathrm{F}}$ | Fall time of single-ended control inputs |  |  | 5 | ns | 2 |
| Trise | $\mathrm{t}_{\mathrm{R}}$ | Rise time of single-ended control inputs |  |  | 5 | ns | 2 |
| SMBus Input Low Voltage | $\mathrm{V}_{\text {ILSMB }}$ |  |  |  | 0.6 | V |  |
| SMBus Input High Voltage | $\mathrm{V}_{\text {IHSMB }}$ | $\mathrm{V}_{\text {DDSMB }}=3.3 \mathrm{~V}$, see note 4 for $\mathrm{V}_{\text {DDSMB }}<3.3 \mathrm{~V}$ | 2.1 |  | 3.3 | V | 4 |
| SMBus Output Low Voltage | $\mathrm{V}_{\text {OLSMB }}$ | at $\mathrm{I}_{\text {PULLUP }}$ |  |  | 0.4 | V |  |
| SMBus Sink Current | IPULLUP | at $\mathrm{V}_{\mathrm{OL}}$ | 4 |  |  | mA |  |
| Nominal Bus Voltage | $\mathrm{V}_{\text {DDSMB }}$ | Bus voltage | 1.425 |  | 3.3 | V |  |
| SCLK/SDATA Rise Time | $\mathrm{t}_{\text {RSMB }}$ | (Max VIL-0.15V) to (Min VIH + 0.15V) |  |  | 1000 | ns | 1 |
| SCLK/SDATA Fall Time | $\mathrm{t}_{\text {FSMB }}$ | (Min VIH + 0.15V) to (Max VIL - 0.15V) |  |  | 300 | ns | 1 |
| SMBus Operating Frequency | $\mathrm{f}_{\text {MAXSMB }}$ | Maximum SMBus operating frequency |  |  | 400 | kHz | 6 |

[^1]
## Electrical Characteristics-DIF Low-Power HCSL Outputs

$T A=T_{\text {AMB }}$; Supply voltages per normal operation conditions; see Test Loads for loading conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew Rate | dV/dt | Scope averaging on, fast setting | 1 | 2.4 | 3.5 | V/ns | 1,2,3 |
|  | dV/dt | Scope averaging on, slow setting | 0.7 | 1.7 | 2.5 | $\mathrm{V} / \mathrm{ns}$ | 1,2,3 |
| Slew Rate Matching | $\Delta \mathrm{dV} / \mathrm{dt}$ | Slew rate matching, scope averaging on |  | 9 | 20 | \% | 1,2,4 |
| Voltage High | $\mathrm{V}_{\text {HIGH }}$ | Statistical measurement on single-ended signal using oscilloscope math function. (Scope averaging on) | 630 | 750 | 850 | mV | 7 |
| Voltage Low | $V_{\text {Low }}$ |  | -150 | 26 | 150 |  | 7 |
| Max Voltage | Vmax | Measurement on single ended signal using absolute value. (Scope averaging off) |  | 763 | 1150 | mV | 7 |
| Min Voltage | Vmin |  | -300 | 22 |  |  | 7 |
| Vswing | Vswing | Scope averaging off | 300 | 1448 |  | mV | 1,2 |
| Crossing Voltage (abs) | Vcross_abs | Scope averaging off | 250 | 390 | 550 | mV | 1,5 |
| Crossing Voltage (var) | $\Delta$-Vcross | Scope averaging off |  | 11 | 140 | mV | 1,6 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Measured from differential waveform.
${ }^{3}$ Slew rate is measured through the Vswing voltage range centered around differential 0 V . This results in $\mathrm{a}+/-150 \mathrm{mV}$ window around differential OV.
${ }^{4}$ Matching applies to rising edge rate for Clock and falling edge rate for Clock\#. It is measured using a $+/-75 \mathrm{mV}$ window centered on the average cross point where Clock rising meets Clock\# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.
${ }^{5}$ Vcross is defined as voltage where Clock = Clock\# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock\# falling).
${ }^{6}$ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting $\Delta$-Vcross to be smaller than Vcross absolute.
${ }^{7}$ At default SMBus settings.

## Electrical Characteristics-Current Consumption

TA $=\mathrm{T}_{\text {AMB }}$; Supply voltages per normal operation conditions; see Test Loads for loading conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Supply Current | $\mathrm{I}_{\mathrm{DDR}}$ | VDDR at 100 MHz |  | 1.9 | 3 | mA |  |
|  | $\mathrm{I}_{\text {dDDIG }}$ | VDDIG, all outputs at 100 MHz |  | 0.1 | 0.5 | mA |  |
|  | $\mathrm{I}_{\text {dDAO }}$ | VDDO1.5+VDDO, all outputs at 100 MHz |  | 20 | 25 | mA |  |
| Powerdown Current | $\mathrm{I}_{\text {DDRPD }}$ | VDDR, CKPWRGD_PD\# = 0 |  | 0.001 | 0.3 | mA | 2 |
|  | $\mathrm{I}_{\text {DDDIGPD }}$ | VDDDIG, CKPWRGD_PD\# = 0 |  | 0.1 | 0.2 | mA | 2 |
|  | $\mathrm{I}_{\text {DDAOPD }}$ | VDDO1.5+VDDO, CKPWRGD_PD\# = 0 |  | 0.5 | 1 | mA | 2 |

[^2]
## Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA $=\mathrm{T}_{\text {AMB }}$; Supply voltages per normal operation conditions; see Test Loads for loading conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Duty Cycle Distortion | $\mathrm{t}_{\text {DCD }}$ | Measured differentially, at 100 MHz | -1 | -0.2 | 0.5 | $\%$ | 1,3 |
| Skew, Input to Output | $\mathrm{t}_{\text {pdBYP }}$ | $\mathrm{V}_{\mathrm{T}}=50 \%$ | 2400 | 2862 | 3700 | ps | 1 |
| Skew, Output to Output | $\mathrm{t}_{\text {sk3 }}$ | $\mathrm{V}_{\mathrm{T}}=50 \%$ |  | 30 | 50 | ps | 1,4 |
| Jitter, Cycle to Cycle | $\mathrm{t}_{\text {jcyc-cyc }}$ | Additive Jitter |  | 0.1 | 5 | ps | 1,2 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Measured from differential waveform.
${ }^{3}$ Duty cycle distortion is the difference in duty cycle between the output and the input clock.
${ }^{4}$ All outputs at default slew rate.

## Electrical Characteristics-Phase Jitter Parameters

TA $=\mathrm{T}_{\text {AMB }}$; Supply voltages per normal operation conditions; see Test Loads for loading conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | INDUSTRY LIMIT | UNITS | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Additive Phase Jitter | $\mathrm{t}_{\text {jphPCleG1 }}$ | PCle Gen 1 |  | 0.1 | 5 | N/A | ps (p-p) | 1,2,3,5 |
|  | $\mathrm{t}_{\text {jphPCleG2 }}$ | PCle Gen 2 Lo Band $10 \mathrm{kHz}<\mathrm{f}<1.5 \mathrm{MHz}$ |  | 0.1 | 0.4 | N/A | $\begin{gathered} \mathrm{ps} \\ \text { (rms) } \end{gathered}$ | $\begin{gathered} \hline 1,2,3,4 \\ 5 \\ \hline \end{gathered}$ |
|  |  | PCle Gen 2 High Band 1.5 MHz < f < Nyquist ( 50 MHz ) |  | 0.1 | 0.7 | N/A | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,3,4 |
|  | $\mathrm{t}_{\text {jphPCleG3 }}$ | $\begin{gathered} \text { PCle Gen 3 } \\ (2-4 \mathrm{MHz} \text { or } 2-5 \mathrm{MHz}, \mathrm{CDR}=10 \mathrm{MHz}) \end{gathered}$ |  | 0.1 | 0.3 | N/A | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,3,4 |
|  | $\mathrm{t}_{\text {jphSGmilmo }}$ | $125 \mathrm{MHz}, 1.5 \mathrm{MHz}$ to $10 \mathrm{MHz},-20 \mathrm{~dB} /$ decade rollover $<1.5 \mathrm{MHz}$, $-40 \mathrm{db} /$ decade rolloff $>10 \mathrm{MHz}$ |  | 200 | 250 | N/A | $\begin{gathered} \mathrm{fs} \\ (\mathrm{rms}) \end{gathered}$ | 1,6 |
|  | $\mathrm{t}_{\text {jphSGmilm1 }}$ | $125 \mathrm{MHz}, 12 \mathrm{kHz}$ to $20 \mathrm{MHz},-20 \mathrm{~dB} /$ decade rollover <br> $<1.5 \mathrm{MHz},-40 \mathrm{db} /$ decade rolloff $>10 \mathrm{MHz}$ |  | 313 | 350 | N/A | $\begin{gathered} \mathrm{fs} \\ \text { (rms) } \end{gathered}$ | 1,6 |

[^3]
## Additive Phase Jitter Plot: 125M (12kHz to 20MHz)

Agilent E5052A Signal Source Analyzer


## General SMBus Serial Interface Information

## How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location $=\mathrm{N}$
- IDT clock will acknowledge
- Controller (host) sends the byte count $=X$
- IDT clock will acknowledge
- Controller (host) starts sending Byte $\mathbf{N}$ through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a stop bit

| Index Block Write Operation |  |  |  |
| :---: | :---: | :---: | :---: |
| Controller (Host) |  |  | IDT (Slave/Receiver) |
| T | starT bit |  |  |
| Slave Address |  |  |  |
| WR | WRite |  |  |
|  |  |  | ACK |
| Beginning Byte $=\mathrm{N}$ |  |  |  |
|  |  |  | ACK |
| Data Byte Count $=$ X |  |  |  |
|  |  |  | ACK |
| Beginning Byte N |  |  |  |
|  |  |  | ACK |
| 0 |  |  |  |
| 0 |  |  | 0 |
| 0 |  | $\stackrel{\times}{\text { ¢ }}$ | 0 |
|  |  |  | O |
| Byte N + X - 1 |  |  |  |
|  |  |  | ACK |
| P | stoP bit |  |  |

Note: SMBus Address is Latched on SADR pin.

## How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location $=\mathrm{N}$
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count $=X$
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte $\mathbf{X}$ (if $X_{(H)}$ was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| Index Block Read Operation |  |  |  |
| :---: | :---: | :---: | :---: |
| Controller (Host) |  |  | IDT (Slave/Receiver) |
| T | starT bit |  |  |
| Slave Address |  |  |  |
| WR | WRite |  |  |
|  |  |  | ACK |
| Beginning Byte $=\mathrm{N}$ |  |  |  |
|  |  |  | ACK |
| RT | Repeat starT |  |  |
| Slave Address |  |  |  |
| RD | ReaD |  |  |
|  |  |  | ACK |
|  |  |  |  |
|  |  |  | Data Byte Count=X |
| ACK |  |  |  |
|  |  | $\stackrel{\substack{0 \\ \\ \times \\ \hline}}{ }$ | Beginning Byte N |
| ACK |  |  |  |
|  |  |  | 0 |
|  | 0 |  | O |
| 0 |  |  | 0 |
| 0 |  |  |  |
|  |  |  | Byte N + X - 1 |
| N | Not acknowledge |  |  |
| P | stoP bit |  |  |

SMBus Table: Output Enable Register ${ }^{1}$

| Byte 0 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Reserved |  |  |  |  | 1 |
| Bit 6 | DIF OE3 | Output Enable | RW | Low/Low | Enabled | 1 |
| Bit 5 | DIF OE2 | Output Enable | RW | Low/Low | Enabled | 1 |
| Bit 4 | Reserved |  |  |  |  | 1 |
| Bit 3 | DIF OE1 | Output Enable | RW | Low/Low | Enabled | 1 |
| Bit 2 | Reserved |  |  |  |  | 1 |
| Bit 1 | DIF OE0 | Output Enable | RW | Low/Low | Enabled | 1 |
| Bit 0 | Reserved |  |  |  |  | 1 |

1. A low on these bits will override the OE\# pin and force the differential output Low/Low

SMBus Table: PLL Operating Mode and Output Amplitude Control Register

| Byte 1 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Reserved |  |  |  |  | 0 |
| Bit 6 | Reserved |  |  |  |  | 1 |
| Bit 5 | DIF OE4 | Output Enable | RW | Low/Low | Enabled | 1 |
| Bit 4 | Reserved |  |  |  |  | 0 |
| Bit 3 | Reserved |  |  |  |  | 1 |
| Bit 2 | Reserved |  |  |  |  | 1 |
| Bit 1 | AMPLITUDE 1 | Controls Output Amplitude | RW | $00=0.55 \mathrm{~V}$ | 01= 0.65 V | 1 |
| Bit 0 | AMPLITUDE 0 |  | RW | $10=0.7 \mathrm{~V}$ | $11=0.8 \mathrm{~V}$ | 0 |

1. A low on the DIF OE bit will override the OE\# pin and force the differential output Low/Low

SMBus Table: DIF Slew Rate Control Register

| Byte 2 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Reserved |  |  |  |  | 1 |
| Bit 6 | SLEWRATESEL DIF3 | Slew Rate Selection | RW | Slow Setting | Fast Setting | 1 |
| Bit 5 | SLEWRATESEL DIF2 | Slew Rate Selection | RW | Slow Setting | Fast Setting | 1 |
| Bit 4 | Reserved |  |  |  |  | 1 |
| Bit 3 | SLEWRATESEL DIF1 | Slew Rate Selection | RW | Slow Setting | Fast Setting | 1 |
| Bit 2 | Reserved |  |  |  |  | 1 |
| Bit 1 | Slow Setting | Fast Setting | RW | Slow Setting | Fast Setting | 1 |
| Bit 0 | Reserved |  |  |  |  | 1 |

Note: See "DIF 0.7V Low-Power HCSL Outputs" table for slew rates.
SMBus Table: DIF Slew Rate Control Register

| Byte 3 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Reserved |  |  |  |  | 1 |
| Bit 6 | Reserved |  |  |  |  | 1 |
| Bit 5 | Reserved |  |  |  |  | 0 |
| Bit 4 | Reserved |  |  |  |  | 0 |
| Bit 3 | Reserved |  |  |  |  | 0 |
| Bit 2 | Reserved |  |  |  |  | 1 |
| Bit 1 | Reserved |  |  |  |  | 1 |
| Bit 0 | SLEWRATESEL DIF4 | Adjust Slew Rate of DIF4 | RW | Slow Setting | Fast Setting | 1 |

## Note: See "DIF 0.7V Low-Power HCSL Outputs" table for slew rates.

## Byte 4 is Reserved and reads back 'hFF

SMBus Table: Revision and Vendor ID Register

| Byte 5 | Name | Control Function | Type | 0 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | RID3 | Revision ID | R | A rev $=0000$ | 0 |
| Bit 6 | RID2 |  | R |  | 0 |
| Bit 5 | RID1 |  | R |  | 0 |
| Bit 4 | RID0 |  | R |  | 0 |
| Bit 3 | VID3 | VENDOR ID | R | $0001=$ IDT/ICS | 0 |
| Bit 2 | VID2 |  | R |  | 0 |
| Bit 1 | VID1 |  | R |  | 0 |
| Bit 0 | VID0 |  | R |  | 1 |

SMBus Table: Device Type/Device ID

| Byte 6 | Name | Control Function | Type | 0 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Device Type1 | Device Type | R | $\begin{gathered} 00=\mathrm{FGx}, 01=\mathrm{DB} x \\ 10=\mathrm{DMx}, 11=\mathrm{DBx} \text { w/oPLL } \end{gathered}$ | 1 |
| Bit 6 | Device Type0 |  | R |  | 1 |
| Bit 5 | Device ID5 | Device ID | R | 000101 binary or 05 hex | 0 |
| Bit 4 | Device ID4 |  | R |  | 0 |
| Bit 3 | Device ID3 |  | R |  | 0 |
| Bit 2 | Device ID2 |  | R |  | 1 |
| Bit 1 | Device ID1 |  | R |  | 0 |
| Bit 0 | Device ID0 |  | R |  | 1 |

SMBus Table: Byte Count Register


## Marking Diagrams



Notes:

1. "LOT" is the lot sequence number.
2. "COO" denotes country of origin.
3. YYWW is the last two digits of the year and week that the part was assembled.
4. Line 2: truncated part number
5. "L" denotes RoHS compliant package.
6. "I" denotes industrial temperature range device.

## Thermal Characteristics

| PARAMETER | SYMBOL | CONDITIONS | PKG | TYP VALUE | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal Resistance | $\theta_{\text {Jc }}$ | Junction to Case | NLG32 | 42 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |
|  | $\theta_{\mathrm{Jb}}$ | Junction to Base |  | 2.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |
|  | $\theta_{\text {JAO }}$ | Junction to Air, still air |  | 39 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |
|  | $\theta_{\text {JA1 }}$ | Junction to Air, $1 \mathrm{~m} / \mathrm{s}$ air flow |  | 33 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |
|  | $\theta_{\text {JA3 }}$ | Junction to Air, $3 \mathrm{~m} / \mathrm{s}$ air flow |  | 28 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |
|  | $\theta_{\text {JA5 }}$ | Junction to Air, $5 \mathrm{~m} / \mathrm{s}$ air flow |  | 27 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |

${ }^{1}$ ePad soldered to board

## Package Outline and Dimensions (NLG32)



Package Outline and Dimensions (NLG32), cont.


## Ordering Information

| Part / Order Number | Shipping Packaging | Package | Temperature |
| :---: | :---: | :---: | :---: |
| 9DBU0541AKLF | Trays | 32-pin VFQFPN | 0 to $+70^{\circ} \mathrm{C}$ |
| 9DBU0541AKLFT | Tape and Reel | 32-pin VFQFPN | 0 to $+70^{\circ} \mathrm{C}$ |
| 9DBU0541AKILF | Trays | 32-pin VFQFPN | -40 to $+85^{\circ} \mathrm{C}$ |
| 9DBU0541AKILFT | Tape and Reel | 32-pin VFQFPN | -40 to $+85^{\circ} \mathrm{C}$ |

"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.
" A " is the device revision designator (will not correlate with the datasheet revision).

## Revision History

| Rev. | Initiator | Issue Date | Description | Page \# |
| :---: | :---: | :---: | :--- | :---: |
| A | RDW | $7 / 15 / 2014$ | Final update and release - front page and electrical tables. | Various |
| B | RDW | $7 / 24 / 2014$ | 1. Removed VDDIO reference in the Electrical Characteristics - <br> Input/Supply/Common Parameters and Absolute Maximum Ratings <br> tables. This power rail does not exist on this device. The pinout and the <br> pin descriptions are correct. | 6 |
| C | RDW | $9 / 19 / 2014$ | Updated SMBus Input High/Low parameters conditions, MAX values, <br> and footnotes. | 6 |
| D | RDW | $4 / 22 / 2015$ | 1. Updated Key Specifications to be consistent across the family. <br> 2. Updated pin out and pin descriptions to show ePad on package <br> connected to ground. <br> 3. Updated Clock Input Parameters table to be consistent with PCle <br> Vswing parameter. <br> 4. Add note about epad to Power Connections table. | $1-3,5$ |
| E | RDW | $2 / 16 / 2017$ | 1. Updated pins 21 and 20 from VDDA1.5/GNDA to VDDO1.5/GND to <br> clearly indicate that this part has no PLL. | 2,3 |
| F | RDW | $3 / 9 / 2017$ | 1. Removed "Bypass Mode" reference in "Output Duty Cycle..." and <br> "Phase Jitter Parameters" tables; update note 3 under Output Duty Cycle <br> table. <br> 2. Corrected spelling errors/typos. <br> 3. Change VDDA to VDDO1.5 in Current Consumption table. <br> 4. Update Additive Phase Jitter conditions for PCle Gen3. | 2,8 |

## Renesns

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Buffer category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G
ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T PI6C4931502-04LIE NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX

PI6C10806BLEX ZL40226LDG1 ZL40219LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB3N2304NZDTR2G NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK846BCPZ-REEL7


[^0]:    ${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
    ${ }^{2}$ Slew rate measured through $+/-75 \mathrm{mV}$ window centered around differential zero.

[^1]:    ${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
    ${ }^{2}$ Control input must be monotonic from $20 \%$ to $80 \%$ of input swing.
    ${ }^{3}$ Time from deassertion until outputs are $>200 \mathrm{mV}$.
    ${ }^{4}$ For $\mathrm{V}_{\text {DDSMB }}<3.3 \mathrm{~V}, \mathrm{~V}_{\text {IHSMB }}>=0.8 \mathrm{x} \mathrm{V}_{\text {DDSMB }}$
    ${ }^{5}$ DIF_IN input.
    ${ }^{6}$ The differential input clock must be running for the SMBus to be active.

[^2]:    ${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
    ${ }^{2}$ Input clock stopped.

[^3]:    ${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
    ${ }^{2}$ See http://www.pcisig.com for complete specs.
    ${ }^{3}$ Sample size of at least 100 K cycles. This figure extrapolates to $108 \mathrm{ps} \mathrm{pk}-\mathrm{pk}$ at 1 M cycles for a BER of 1-12.
    ${ }^{4}$ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2-(input jitter)^2].
    ${ }^{5}$ Driven by 9FGV0831 or equivalent.
    ${ }^{6}$ Rohde \& Schwarz SMA100.

