DATASHEET

Description

The 9DBU0541 is a member of IDT's 1.5V Ultra-Low-Power (ULP) PCIe family. It has integrated terminations for direct connection to 100Ω transmission lines. The device has 5 output enables for clock management, and 3 selectable SMBus addresses.

Recommended Application

1.5V PCIe Gen1-2-3 Fanout Buffer (FOB)

Output Features

• 5 1-167MHz Low-Power (LP) HCSL DIF pairs with $Z_{\Omega}=100\Omega$


Key Specifications

- DIF additive cycle-to-cycle jitter < 5ps
- DIF output-to-output skew < 60ps
- DIF additive phase jitter is < 300fs rms for PCIe Gen3
- DIF additive phase jitter < 350fs rms for SGMII

Features/Benefits


- Integrated terminations; save 20 resistors compared to standard HCSL outputs
- 35mW typical power consumption; eliminates thermal concerns
- Spread Spectrum (SS) compatible; allows SS for EMI reduction
- OE# pins; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- · SMBus-selectable features; optimize signal integrity to application
 - slew rate for each output
 - differential output amplitude
- Device contains default configuration; SMBus interface not required for device control
- 3.3V tolerant SMBus interface works with legacy controllers
- Selectable SMBus addresses; multiple devices can easily share an SMBus segment
- 5 x 5 mm 32-VFQFPN; minimal board space

Block Diagram





Pin Configuration



32-pin VFQFPN, 5x5 mm, 0.5mm pitch

^ prefix indicates internal 120KOhm pull up resistor
^v prefix indicates internal 120KOhm pull up AND pull down resistor
(biased to VDD/2)
v prefix indicates internal 120KOhm pull down resistor

SMBus Address Selection Table

	SADR	Address	+ Read/Write bit
State of SADR on first application of	0	1101011	X
CKPWRGD PD#	M	1101100	X
OKI WKOD_I D#	1	1101101	x

Power Management Table

CKPWRGD PD#	CLK IN	SMBus	OEx# Pin	DIF	x
CKI WKGD_I D#	OLK_III	OEx bit	OLX#1III	True O/P	Comp. O/P
0	X	Х	X	Low	Low
1	Running	0	X	Low	Low
1	Running	1	0	Running	Running
1	Running	1	1	Low	Low

Power Connections

Pin Numl	ber	Description			
VDD	GND	Description			
4	7	Input receiver analog			
9	8	Digital power			
16, 21, 25	15,20,26,30	DIF outputs			

Note: EPAD on this device is not electrically connected to the die. It should be connected to ground for best thermal performance.




Pin Descriptions


Pin#	Pin Name	Type	Pin Description
4	vOE4#	IN	Active low input for enabling output 4. This pin has an internal 120kohm pull-down.
1	VUE4#	IIN	1 = disable outputs, 0 = enable outputs.
2	DIF4	OUT	Differential true clock output.
3	DIF4#	OUT	Differential complementary clock output.
4	VDDR1.5	PWR	1.5V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately.
5	CLK_IN	IN	True input for differential reference clock.
6	CLK_IN#	IN	Complementary input for differential reference clock.
7	GNDR	GND	Analog ground pin for the differential input (receiver)
8	GNDDIG	GND	Ground pin for digital circuitry.
9	VDDDIG1.5	PWR	1.5V digital power (dirty power)
10	SCLK_3.3	IN	Clock pin of SMBus circuitry, 3.3V tolerant.
11	SDATA_3.3	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
12	vOE0#	IN	Active low input for enabling output 0. This pin has an internal 120kohm pull-down. 1 = disable outputs, 0 = enable outputs.
13	DIF0	OUT	Differential true clock output.
14	DIF0#	OUT	Differential complementary clock output.
15	GND	GND	Ground pin.
16	VDDO1.5	PWR	Power supply for outputs, nominally 1.5V.
17	vOE1#	IN	Active low input for enabling output 1. This pin has an internal 120kohm pull-down. 1 = disable outputs, 0 = enable outputs.
18	DIF1	OUT	Differential true clock output.
19	DIF1#	OUT	Differential complementary clock output.
20	GND	GND	Ground pin.
21	VDDO1.5	PWR	Power supply for outputs, nominally 1.5V.
22	DIF2	OUT	Differential true clock output.
23	DIF2#	OUT	Differential complementary clock output.
24	vOE2#	IN	Active low input for enabling output 2. This pin has an internal 120kohm pull-down. 1 = disable outputs, 0 = enable outputs.
25	VDDO1.5	PWR	Power supply for outputs, nominally 1.5V.
26	GND	GND	Ground pin.
27	DIF3	OUT	Differential true clock output.
28	DIF3#	OUT	Differential complementary clock output.
29	vOE3#	IN	Active low input for enabling output 3. This pin has an internal 120kohm pull-down. 1 = disable outputs, 0 = enable outputs.
30	GND	GND	Ground pin.
31	^CKPWRGD_PD#	IN	Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal 120kohm pull-up resistor.
32	^SADR_tri	LATCHED IN	Tri-level latch to select SMBus Address. It has an internal 120kohm pull up resistor. See SMBus Address Selection Table.
33	EPAD	GND	Connect EPAD to ground.



Test Loads



Driving LVDS



Driving LVDS Inputs

		/alue
Component	Receiver has termination	Receiver does not have termination
R7a, R7b	10K ohm	140 ohm
R8a, R8b	5.6K ohm	75 ohm
Сс	0.1µF	0.1μF
Vcm	1.2 volts	1.2 volts



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBU0541. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx	Applies to all VDD pins	-0.5		2	V	1,2
Input Voltage	V_{IN}		-0.5		V _{DD} +0.5	V	1,
Input High Voltage, SMBus	V_{IHSMB}	SMBus clock and data pins			3.3	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD Protection	ESD prot	Human Body Model	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Clock Input Parameters

TA = T_{AMB}; Supply voltages per normal operation conditions; see Test Loads for loading conditions

7						
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Common Mode Voltage - DIF_IN	V _{COM}	Common mode input voltage	200		725	mV
Input Swing - DIF_IN	V _{SWING}	Differential value	300		1450	mV
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	uA
Input Duty Cycle	d _{tin}	Measurement from differential waveform	45	50	55	%
Input Jitter - Cycle to Cycle	J_{DIFIn}	Differential measurement	0		150	ps

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 2.0V.

² Slew rate measured through +/-75mV window centered around differential zero.



Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions

 $TA = T_{AMB}$; Supply voltages per normal operation conditions; see Test Loads for loading conditions

Tit - TAIVIB; Cappiy Tollages	por nomiar c	poration conditions, see feet Leads for leading condi	tionio				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx	Supply voltage for core and analog	1.425	1.5	1.575	٧	
Ambient Operating	T _{AMB}	Commercial range	0	25	70	ô	1
Temperature	IAMB	Industrial range	-40	25	85	°C	1
Input High Voltage	V_{IH}	Single-ended inputs, except SMBus	0.75 V _{DD}		$V_{DD} + 0.3$	V	
Input Mid Voltage	V_{IM}	Single-ended tri-level inputs ('_tri' suffix)	$0.4~V_{DD}$		0.6 V _{DD}	٧	
Input Low Voltage	V_{IL}	Single-ended inputs, except SMBus	-0.3		0.25 V _{DD}	V	
	I _{IN}	Single-ended inputs, $V_{IN} = GND$, $V_{IN} = VDD$	- 5		5	μA	
Inner the Commonst		Single-ended inputs					
Input Current	I _{INP}	$V_{IN} = 0 V$; inputs with internal pull-up resistors	-200		200	μΑ	
		V _{IN} = VDD; inputs with internal pull-down resistors				·	
Input Frequency	F _{in}		1		167	MHz	2
Pin Inductance	L_{pin}				7	nΗ	1
	C _{IN}	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C _{INDIF_IN}	DIF_IN differential clock inputs	1.5		2.7	pF	1,5
	C _{OUT}	Output pin capacitance			6	pF	1
		From V _{DD} power-up and after input clock					
Clk Stabilization	T _{STAB}	stabilization or de-assertion of PD# to 1st clock			1	ms	1,2
Input SS Modulation		Allowable frequency for PCIe applications	00		00	1.11=	
Frequency PCIe	† _{MODINPCle}	(Triangular modulation)	30		33	kHz	
Input SS Modulation	f	Allowable frequency for non-PCIe applications	0		66	kHz	
Frequency non-PCIe	f _{MODIN}	(Triangular modulation)	0		00	KI IZ	
OE# Latency	t _{LATOE#}	DIF start after OE# assertion	1		3	clocks	1,3
OZ. Zatolioy	*LATUE#	DIF stop after OE# deassertion				Olooko	1,0
Tdrive_PD#	t _{DRVPD}	DIF output enable after			300	μs	1,3
		PD# de-assertion			_	•	
Tfall	t _F	Fall time of single-ended control inputs			5	ns	2
Trise	t _R	Rise time of single-ended control inputs			5	ns	2
SMBus Input Low Voltage	V _{ILSMB}				0.6	V	_
SMBus Input High Voltage	V _{IHSMB}	$V_{DDSMB} = 3.3V$, see note 4 for $V_{DDSMB} < 3.3V$	2.1		3.3	V	4
SMBus Output Low Voltage	V _{OLSMB}	at I _{PULLUP}			0.4	V	
SMBus Sink Current	I _{PULLUP}	at V _{OL}	4			mA	
Nominal Bus Voltage	V_{DDSMB}	Bus voltage	1.425		3.3	V	
SCLK/SDATA Rise Time	t _{RSMB}	(Max VIL - 0.15V) to (Min VIH + 0.15V)			1000	ns	1
SCLK/SDATA Fall Time	t _{FSMB}	(Min VIH + 0.15V) to (Max VIL - 0.15V)			300	ns	1
SMBus Operating		Maximum SMBus operating frequency			400	kHz	6
Frequency	f _{MAXSMB}	Maximum Owbus operating frequency			700	IXI IZ	J

¹ Guaranteed by design and characterization, not 100% tested in production.

 $^{^{2}\,\}mbox{Control}$ input must be monotonic from 20% to 80% of input swing.

³ Time from deassertion until outputs are > 200 mV.

 $^{^{4}}$ For $V_{DDSMB} < 3.3V$, $V_{IHSMB} >= 0.8xV_{DDSMB}$

⁵ DIF_IN input.

⁶ The differential input clock must be running for the SMBus to be active.



Electrical Characteristics-DIF Low-Power HCSL Outputs

 $TA = T_{AMB}$; Supply voltages per normal operation conditions; see Test Loads for loading conditions

		•					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew Rate	dV/dt	Scope averaging on, fast setting	1	2.4	3.5	V/ns	1,2,3
Siew hate	dV/dt	Scope averaging on, slow setting	0.7	1.7	2.5	V/ns	1,2,3
Slew Rate Matching	∆dV/dt	Slew rate matching, scope averaging on		9	20	%	1,2,4
Voltage High	V_{HIGH}	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	630	750	850	mV	7
Voltage Low	V_{LOW}	averaging on)	-150	26	150	1110	7
Max Voltage	Vmax	Measurement on single ended signal using		763	1150	mV	7
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	22		IIIV	7
Vswing	Vswing	Scope averaging off	300	1448		mV	1,2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	390	550	mV	1,5
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		11	140	mV	1,6

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Current Consumption

TA = T_{AMB}; Supply voltages per normal operation conditions; see Test Loads for loading conditions

7,11157 11 7 3		, ,					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	I _{DDR}	VDDR at 100MHz		1.9	3	mA	
Operating Supply Current	I _{DDDIG}	VDDIG, all outputs at 100MHz		0.1	0.5	mA	
	I _{DDAO}	VDDO1.5+VDDO, all outputs at 100MHz		20	25	mA	
	I _{DDRPD}	VDDR, CKPWRGD_PD# = 0		0.001	0.3	mA	2
Powerdown Current	I _{DDDIGPD}	VDDDIG, CKPWRGD_PD# = 0		0.1	0.2	mA	2
	I _{DDAOPD}	VDDO1.5+VDDO, CKPWRGD_PD# = 0		0.5	1	mA	2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform.

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.

² Input clock stopped.



Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T_{AMB}; Supply voltages per normal operation conditions; see Test Loads for loading conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Duty Cycle Distortion	t _{DCD}	Measured differentially, at 100MHz	-1	-0.2	0.5	%	1,3
Skew, Input to Output	t _{pdBYP}	V _T = 50%	2400	2862	3700	ps	1
Skew, Output to Output	t _{sk3}	V _T = 50%		30	50	ps	1,4
Jitter, Cycle to Cycle	t _{jcyc-cyc}	Additive Jitter		0.1	5	ps	1,2

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Phase Jitter Parameters

TA = T_{AMB}; Supply voltages per normal operation conditions; see Test Loads for loading conditions

DADAMETED	CYMPOL	CONDITIONS	MAINI	TVD		INDUSTRY	LINITO	Natas
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	LIMIT	UNITS	Notes
	t _{iphPCleG1}	PCIe Gen 1		0.1	5	N/A	ps (p-p)	1,2,3,5
		PCIe Gen 2 Lo Band		0.1	0.4	N/A	ps	1,2,3,4,
		10kHz < f < 1.5MHz		0.1	0.4	IN/A	(rms)	5
	T _{jphPCleG2}	PCIe Gen 2 High Band		0.1	0.7	N/A	ps	1001
		1.5MHz < f < Nyquist (50MHz)		0.1	0.7	IN/A	(rms)	1,2,3,4
Additive Phase Jitter		PCIe Gen 3		0.1	0.3	N/A	ps	1,2,3,4
	T _{jphPCleG3}	(2-4MHz or 2-5MHz, CDR = 10MHz)		0.1	0.5	IN/A	(rms)	1,2,3,4
		125MHz, 1.5MHz to 10MHz, -20dB/decade		000	0.0	NI/A	fs	1.0
	t _{jphSGMIIM0}	rollover < 1.5MHz, -40db/decade rolloff > 10MHz		200	250	N/A	(rms)	1,6
		125MHz, 12kHz to 20MHz, -20dB/decade rollover					fs	
	t _{jphSGMIIM1}	< 1.5MHz, -40db/decade rolloff > 10MHz		313	350	N/A	(rms)	1,6

¹Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform.

³ Duty cycle distortion is the difference in duty cycle between the output and the input clock.

⁴ All outputs at default slew rate.

² See http://www.pcisig.com for complete specs.

³ Sample size of at least 100K cycles. This figure extrapolates to 108ps pk-pk at 1M cycles for a BER of 1-12.


⁴ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2].

⁵ Driven by 9FGV0831 or equivalent.

⁶ Rohde & Schwarz SMA100.



Additive Phase Jitter Plot: 125M (12kHz to 20MHz)





General SMBus Serial Interface Information

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a stop bit

	Index Block Write Operation								
Controll	er (Host)		IDT (Slave/Receiver)						
Т	starT bit								
Slave A	Address								
WR	WRite								
			ACK						
Beginning	g Byte = N								
			ACK						
Data Byte	Count = X								
			ACK						
Beginnin	g Byte N								
			ACK						
0		×							
0		X Byte	0						
0		Ö	0						
			0						
Byte N	+ X - 1								
			ACK						
Р	stoP bit								

Note: SMBus Address is Latched on SADR pin.

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block Read Operation						
Cor	ntroller (Host)		IDT (Slave/Receiver)				
Т	starT bit						
SI	ave Address						
WR	WRite						
			ACK				
Begi	nning Byte = N						
			ACK				
RT	Repeat starT						
SI	ave Address						
RD	ReaD						
			ACK				
			Data Byte Count=X				
	ACK						
			Beginning Byte N				
	ACK						
		ē	0				
	0	X Byte	0				
	0	×	0				
	0						
			Byte N + X - 1				
N	Not acknowledge						
Р	stoP bit						



SMBus Table: Output Enable Register ¹

Byte 0	Name Control Function		Туре	0	1	Default		
Bit 7	Reserved							
Bit 6	DIF OE3	DIF OE3 Output Enable RW Low/Low Enabled						
Bit 5	DIF OE2 Output Enable			Low/Low	Enabled	1		
Bit 4		Reserved				1		
Bit 3	DIF OE1	Output Enable	RW	Low/Low	Enabled	1		
Bit 2		Reserved				1		
Bit 1	DIF OE0 Output Enable RW Low/Low Enabled							
Bit 0		Reserved				1		

^{1.} A low on these bits will override the OE# pin and force the differential output Low/Low

SMBus Table: PLL Operating Mode and Output Amplitude Control Register

Byte 1	Name Control Function		Туре	0	1	Default		
Bit 7	Reserved							
Bit 6		Reserved				1		
Bit 5	DIF OE4	Output Enable	RW	Low/Low	Enabled	1		
Bit 4	Reserved							
Bit 3		Reserved				1		
Bit 2	Reserved							
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.55V	01= 0.65V	1		
Bit 0	AMPLITUDE 0	Controls Output Amplitude	RW	10 = 0.7V	11 = 0.8V	0		

^{1.} A low on the DIF OE bit will override the OE# pin and force the differential output Low/Low

SMBus Table: DIF Slew Rate Control Register

Byte 2	Name	Control Function	Туре	0	1	Default		
Bit 7	Reserved							
Bit 6	SLEWRATESEL DIF3	SLEWRATESEL DIF3 Slew Rate Selection RW Slow Setting Fast Setting						
Bit 5	SLEWRATESEL DIF2 Slew Rate Selection			Slow Setting	Fast Setting	1		
Bit 4		Reserved				1		
Bit 3	SLEWRATESEL DIF1	Slew Rate Selection	RW	Slow Setting	Fast Setting	1		
Bit 2		Reserved				1		
Bit 1	Slow Setting Fast Setting RW Slow Setting Fast Setting							
Bit 0		Reserved				1		

Note: See "DIF 0.7V Low-Power HCSL Outputs" table for slew rates.

SMBus Table: DIF Slew Rate Control Register

Byte 3	Name	Control Function		0	1	Default		
Bit 7	Reserved							
Bit 6		Reserved				1		
Bit 5		Reserved				0		
Bit 4	Reserved							
Bit 3	Reserved							
Bit 2	Reserved							
Bit 1	Reserved							
Bit 0	SLEWRATESEL DIF4	Adjust Slew Rate of DIF4	RW	Slow Setting	Fast Setting	1		

Note: See "DIF 0.7V Low-Power HCSL Outputs" table for slew rates.

Byte 4 is Reserved and reads back 'hFF



SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Туре	0	1	Default
Bit 7	RID3		R		0	
Bit 6	RID2	Revision ID	R	A rev = 0000		0
Bit 5	RID1	Revision ID	R			0
Bit 4	RID0		R			0
Bit 3	VID3		R			0
Bit 2	VID2	VENDOR ID	R	0001 -	IDT/ICS	0
Bit 1	VID1	VENDOR ID	R	0001 = IDT/ICS		0
Bit 0	VID0		R			1

SMBus Table: Device Type/Device ID


Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	Device Type1	Device Type	R	00 = FGx	01 = DBx,	1
Bit 6	Device Type0	Device Type	R	10 = DMx, 11=	10 = DMx, $11 = DBx w/oPLL$	
Bit 5	Device ID5		R			0
Bit 4	Device ID4		R			0
Bit 3	Device ID3	Device ID	R	000101 bina	ry or 05 hey	0
Bit 2	Device ID2	Device ID	R	000101 billa	ry or oo nex	1
Bit 1	Device ID1		R			0
Bit 0	Device ID0		R			1

SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Туре	0	1	Default		
Bit 7	Reserved							
Bit 6		Reserved				0		
Bit 5		Reserved				0		
Bit 4	BC4		RW			0		
Bit 3	BC3		RW	Writing to this regist	er will configure how	1		
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	ead back, default is	0		
Bit 1	BC1		RW	= 8 b	ytes.	0		
Bit 0	BC0		RW			0		



Marking Diagrams





Notes:

- 1. "LOT" is the lot sequence number.
- 2. "COO" denotes country of origin.
- 3. YYWW is the last two digits of the year and week that the part was assembled.
- 4. Line 2: truncated part number
- 5. "L" denotes RoHS compliant package.
- 6. "I" denotes industrial temperature range device.


Thermal Characteristics

PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
	θ_{JC}	Junction to Case		42	°C/W	1
	θ_{Jb}	Junction to Base		2.4	°C/W	1
Thermal Resistance	θ_{JA0}	Junction to Air, still air	NLG32	39	°C/W	1
Thermal hesistance	θ_{JA1}	Junction to Air, 1 m/s air flow	INLG32	33	°C/W	1
	θ_{JA3}	Junction to Air, 3 m/s air flow		28	°C/W	1
	θ_{JA5}	Junction to Air, 5 m/s air flow		27	°C/W	1

¹ePad soldered to board




Package Outline and Dimensions (NLG32)





Package Outline and Dimensions (NLG32), cont.





Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature
9DBU0541AKLF	Trays	32-pin VFQFPN	0 to +70° C
9DBU0541AKLFT	Tape and Reel	32-pin VFQFPN	0 to +70° C
9DBU0541AKILF	Trays	32-pin VFQFPN	-40 to +85° C
9DBU0541AKILFT	Tape and Reel	32-pin VFQFPN	-40 to +85° C

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

Revision History

Davi	Initiates	Janua Data	Description	Dono #		
Rev.	Initiator		Description	Page #		
A	RDW	7/15/2014	Final update and release - front page and electrical tables.	Various		
			Removed VDDIO reference in the Electrical Characteristics -			
В	RDW	7/24/2014	Input/Supply/Common Parameters and Absolute Maximum Ratings	6		
	אטח	1/24/2014	tables. This power rail does not exist on this device. The pinout and the	0		
			pin descriptions are correct.			
С	RDW	9/19/2014	Updated SMBus Input High/Low parameters conditions, MAX values,	6		
	אטח	9/19/2014	and footnotes.	0		
			1. Updated Key Specifications to be consistent across the family.			
					2. Updated pin out and pin descriptions to show ePad on package	
D	RDW	RDW 4/22/2015	connected to ground.	1-3,5		
	אטח	4/22/2015	3. Updated Clock Input Parameters table to be consistent with PCIe	1-3,5		
			Vswing parameter.			
			4. Add note about epad to Power Connections table.			
F	RDW	2/16/2017	1. Updated pins 21 and 20 from VDDA1.5/GNDA to VDDO1.5/GND to	0.0		
	אטח	2/16/2017	clearly indicate that this part has no PLL.	2, 3		
			1. Removed "Bypass Mode" reference in "Output Duty Cycle" and			
			"Phase Jitter Parameters" tables; update note 3 under Output Duty Cycle			
F	DDW 0/0/0047		table.	7.0		
	HDW	RDW 3/9/2017 2. Corrected spelling	2. Corrected spelling errors/typos.	7, 8		
			3. Change VDDA to VDDO1.5 in Current Consumption table.			
			Update Additive Phase Jitter conditions for PCle Gen3.			

[&]quot;A" is the device revision designator (will not correlate with the datasheet revision).



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Buffer category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G
ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T
PI6C4931502-04LIE NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX
PI6C10806BLEX ZL40226LDG1 ZL40219LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R
CDCV304PWG4 MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG
NB7L14MMNG NB3N2304NZDTR2G NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G
ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ
ADCLK846BCPZ-REEL7