RENESAS 4-Output 1.8V PCIe Zero-Delay/Fanout Clock Buffer with Zo = 330hms

DATASHEET

Description

The 9DBV0431 is a member of Renesas' SOC-Friendly 1.8V Very-Low-Power (VLP) PCIe family. It can also be used for 50M or 125M Ethernet Applications via software frequency selection. The device has 4 output enables for clock management, and 3 selectable SMBus addresses.

Recommended Application

1.8V PCIe Gen1–5 Zero-Delay/Fan-out Buffer (ZDB/FOB)

Output Features


• Four 1–200Hz Low-Power (LP) HCSL DIF pairs with Zo = 33ohms

Key Specifications


- DIF cycle-to-cycle jitter < 50ps
- DIF output-to-output skew < 50ps
- PCIe Gen5 CC additive phase jitter < 40fs RMS
- 12kHz–20MHz additive phase jitter = 156fs RMS at 156.25MHz (typical)

Features/Benefits

- LP-HCSL outputs save 8 resistors; minimal board space and BOM cost
- 53mW typical power consumption in PLL mode; minimal power consumption
- OE# pins; support DIF power management
- HCSL compatible differential input; can be driven by common clock sources
- Programmable Slew rate for each output; allows tuning for various line lengths
- Programmable output amplitude; allows tuning for various application environments
- Pin/software selectable PLL bandwidth and PLL Bypass; minimize phase jitter for each application
- Outputs blocked until PLL is locked; clean system start-up
- Software selectable 50MHz or 125MHz PLL operation; useful for Ethernet applications
- Configuration can be accomplished with strapping pins; SMBus interface not required for device control
- 3.3V tolerant SMBus interface works with legacy controllers
- Space saving 5 x 5mm 32-VFQFPN; minimal board space
- Selectable SMBus addresses; multiple devices can easily share an SMBus segment



Pin Configuration



32-pin VFQFPN, 5x5 mm, 0.5mm pitch

 ^ prefix indicates internal 120KOhm pull up resistor
^v prefix indicates internal 120KOhm pull up AND pull down resistor (biased to VDD/2)
v prefix indicates internal 120KOhm pull down resistor

SMBus Address Selection Table

| | SADR | Address | + Read/Write bit |
|---------------------------------------|------|---------|------------------|
| State of SADR on first application of | 0 | 1101011 | x |
| CKPWRGD PD# | М | 1101100 | x |
| CKF WKGD_FD# | 1 | 1101101 | х |

Power Management Table

| CKPWRGD PD# | CLK_IN | SMBus OEx# Pi | | DIF | PLL | |
|-------------|---------|------------------|-----------|----------|-----------|-----------------|
| | | OEx bit | OEX# PIII | True O/P | Comp. O/P | FLL |
| 0 | Х | Х | Х | Low | Low | Off |
| 1 | Running | 0 | Х | Low | Low | On ¹ |
| 1 | Running | 1 | 0 | Running | Running | On ¹ |
| 1 | Running | 1 | 1 | Low | Low | On ¹ |

1. If Bypass mode is selected, the PLL will be off, and outputs will be running.

Power Connections

| Pin Numb | Pin Number | | | | | |
|----------|-------------|-----------------------|--|--|--|--|
| VDD | GND | Description | | | | |
| 4 | 7 | Input receiver analog | | | | |
| 9 | 8 | Digital Power | | | | |
| 16, 25 | 15,20,26,30 | DIF outputs | | | | |
| 21 | 20 | PLL Analog | | | | |

Frequency Select Table

| FSEL | CLK_IN | DIFx |
|--------------|----------|----------|
| Byte3 [4:3] | (MHz) | (MHz) |
| 00 (Default) | 100.00 | CLK_IN |
| 01 | 50.00 | CLK_IN |
| 10 | 125.00 | CLK_IN |
| 11 | Reserved | Reserved |


PLL Operating Mode

| HiBW_BypM_LoBW# | MODE | Byte1 [7:6] Readback | Byte1 [4:3] Control |
|-----------------|-----------|-------------------------|------------------------|
| 0 | PLL Lo BW | 00 | 00 |
| М | Bypass | 01 | 01 |
| 1 | PLL Hi BW | 11 | 11 |

Pin Descriptions

| Pin# | Pin Name | Туре | Pin Description |
|------|-----------------|---------|--|
| 4 | | LATCHED | Trilevel input to select High BW, Bypass or Low BW mode. |
| 1 | ^vHIBW_BYPM_LOB | IN | See PLL Operating Mode Table for Details. |
| 2 | | | True clock of differential feedback. The feedback output and feedback input are |
| 2 | FB_DNC | DNC | connected internally on this pin. Do not connect anything to this pin. |
| 2 | | DNC | Complement clock of differential feedback. The feedback output and feedback |
| 3 | FB_DNC# | DNC | input are connected internally on this pin. Do not connect anything to this pin. |
| 4 | VDDR1.8 | PWR | 1.8V power for differential input clock (receiver). This VDD should be treated as an |
| 4 | VDDR1.0 | | Analog power rail and filtered appropriately. |
| 5 | CLK_IN | IN | True Input for differential reference clock. |
| 6 | CLK_IN# | IN | Complementary Input for differential reference clock. |
| 7 | GNDR | GND | Analog Ground pin for the differential input (receiver) |
| 8 | GNDDIG | GND | Ground pin for digital circuitry |
| 9 | VDDDIG1.8 | PWR | 1.8V digital power (dirty power) |
| 10 | SCLK_3.3 | IN | Clock pin of SMBus circuitry, 3.3V tolerant. |
| 11 | SDATA_3.3 | I/O | Data pin for SMBus circuitry, 3.3V tolerant. |
| 12 | vOE0# | IN | Active low input for enabling DIF pair 0. This pin has an internal pull-down. |
| 12 | VOLO# | | 1 =disable outputs, 0 = enable outputs |
| 13 | DIF0 | OUT | Differential true clock output |
| 14 | DIF0# | OUT | Differential Complementary clock output |
| 15 | GND | GND | Ground pin. |
| 16 | VDDO1.8 | PWR | Power supply for outputs, nominally 1.8V. |
| 17 | vOE1# | IN | Active low input for enabling DIF pair 1. This pin has an internal pull-down. |
| | | | 1 =disable outputs, 0 = enable outputs |
| 18 | DIF1 | OUT | Differential true clock output |
| 19 | DIF1# | OUT | Differential Complementary clock output |
| 20 | GNDA | GND | Ground pin for the PLL core. |
| 21 | VDDA1.8 | PWR | 1.8V power for the PLL core. |
| 22 | DIF2 | OUT | Differential true clock output |
| 23 | DIF2# | OUT | Differential Complementary clock output |
| 24 | vOE2# | IN | Active low input for enabling DIF pair 2. This pin has an internal pull-down. |
| | | | 1 =disable outputs, 0 = enable outputs |
| 25 | VDDO1.8 | PWR | Power supply for outputs, nominally 1.8V. |
| 26 | GND | GND | Ground pin. |
| 27 | DIF3 | OUT | Differential true clock output |
| 28 | DIF3# | OUT | Differential Complementary clock output |
| 29 | vOE3# | IN | Active low input for enabling DIF pair 3. This pin has an internal pull-down. |
| 25 | VOL 0# | | 1 =disable outputs, 0 = enable outputs |
| 30 | GND | GND | Ground pin. |
| | | | Input notifies device to sample latched inputs and start up on first high assertion. |
| 31 | ^CKPWRGD_PD# | IN | Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. |
| | | | This pin has internal pull-up resistor. |
| 32 | ^SADR_tri | LATCHED | Tri-level latch to select SMBus Address. See SMBus Address Selection Table. |
| 22 | oPad | | Connect and to ground |
| 33 | ePad | GND | Connect epad to ground. |


Test Loads



Alternate Differential Output Terminations

| Rs | Zo | Units |
|----|-----|-------|
| 33 | 100 | Ohms |
| 27 | 85 | Onins |

Driving LVDS



Driving LVDS inputs with the 9DBV0431

| | \\ | | |
|-----------|--------------|-------------------|------|
| | Receiver has | Receiver does not | |
| Component | termination | have termination | Note |
| R7a, R7b | 10K ohm | 140 ohm | |
| R8a, R8b | 5.6K ohm | 75 ohm | |
| Cc | 0.1 uF | 0.1 uF | |
| Vcm | 1.2 volts | 1.2 volts | |

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBV0431. These ratings, which are standard values for Renesas commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|---------------------------|-----------------|---------------------------|------|-----|-----------------------|-------|-------|
| Power supply voltage | VDDxx | Applies to all VDD pins | -0.5 | | 2.5 | V | 1,2 |
| Input Voltage | V _{IN} | | -0.5 | | V _{DD} +0.5V | V | 1, 3 |
| Input High Voltage, SMBus | VIHSMB | SMBus clock and data pins | | | 3.6V | V | 1 |
| Storage Temperature | Ts | | -65 | | 150 | °C | 1 |
| Junction Temperature | Tj | | | | 125 | °C | 1 |
| Input ESD protection | ESD prot | Human Body Model | 2000 | | | V | 1 |

¹Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 2.5V.

Electrical Characteristics–Clock Input Parameters

T_A = T_{COM} or T_{IND;} Supply Voltage per VDD of normal operation conditions. See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|---------------------------------------|--------------------|--|-----------------------|-----|------|-------|-------|
| Input High Voltage - DIF_IN | VIHDIF | Differential inputs (single-ended measurement) | 600 | 800 | 1150 | mV | 1 |
| Input Low Voltage - DIF_IN | V _{ILDIF} | Differential inputs (single-ended measurement) | V _{SS} - 300 | 0 | 300 | mV | 1 |
| Input Common Mode Voltage - DIF_IN | V _{COM} | Common Mode Input Voltage | 300 | | 725 | mV | 1 |
| Input Amplitude - DIF_IN | V _{SWING} | Peak to Peak value (VIHDIF - VILDIF), single-ended | 300 | | 1450 | mV | 1 |
| Input Slew Rate - DIF_IN | dv/dt | Measured differentially | 0.4 | | | V/ns | 1,2 |
| Input Leakage Current | I _{IN} | $V_{IN} = V_{DD}$, $V_{IN} = GND$ | -5 | | 5 | uA | 1 |
| Input Duty Cycle | d _{tin} | Measurement from differential waveform | 45 | | 55 | % | 1 |
| Input Jitter - Cycle to Cycle | J_{DIFIn} | Differential Measurement | 0 | | 150 | ps | 1 |

¹ Guaranteed by design and characterization, not 100% tested in production.

² Slew rate measured through +/-75mV window centered around differential zero.

Electrical Characteristics–Input/Supply/Common Parameters–Normal Operating Conditions

 $T_A = T_{COM}$ or T_{IND} ; Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|----------------------------------|-----------------------------------|---|---------------|------|--|---|-------|
| 1.8V Supply Voltage | VDD | Supply voltage for core, analog and LVCMOS outputs | 1.7 | 1.8 | 1.9 | V | 1 |
| Ambient Operating | Т _{СОМ} | Commercial range | 0 | 25 | 70 | °C | 1 |
| Temperature | T _{IND} Industrial range | | -40 | 25 | 85 | °C | 1 |
| Input High Voltage | V _{IH} | Single-ended inputs, except SMBus | $0.75 V_{DD}$ | | V _{DD} + 0.3 | V | 1 |
| Input Mid Voltage | V _{IM} | Single-ended tri-level inputs ('_tri' suffix) | $0.4 V_{DD}$ | | 0.6 V _{DD} | V | 1 |
| Input Low Voltage | V _{IL} | Single-ended inputs, except SMBus | -0.3 | | 0.25 V _{DD} | V | 1 |
| | I _{IN} | Single-ended inputs, V _{IN} = GND, V _{IN} = VDD | -5 | | 5 | uA | 1 |
| Input Current | I _{INP} | Single-ended inputs V _{IN} = 0 V; Inputs with internal pull-up resistors V _{IN} = VDD; Inputs with internal pull-down resistors | -200 | | 200 | uA | 1 |
| | F _{iby p} | Bypass mode | 1 | | 200 | °C °C °C °C V PF PF PF PF V V Nus Ns Ns Ns Ns V V V V V V V | 2 |
| Input Frequency | F _{ipll100} | 100MHz PLL mode | 50 | 100 | 140 | MHz | 2 |
| input i requency | F _{ipll125} | 125MHz PLL mode | 62.5 | 125 | 1.9 V 1 70 °C 1 85 °C 1 V_{DD} + 0.3 V 1 0.6 V_{DD} V 1 0.25 V_{DD} V 1 200 uA 1 200 uA 1 200 MHz 2 140 MHz 2 175 MHz 2 65 MHz 2 7 nH 1 5 pF 1 6 pF 1 33 kHz 1 300 us 1 3300 us 1 5 ns 1 3.6 V 1 3.6 V 1 3.00 ns 1 | 2 | |
| | F _{ipll62} | 50MHz PLL mode | 25 | 50 | | 2 | |
| Pin Inductance | L _{pin} | | | | 7 | nH | 1 |
| | C _{IN} | Logic Inputs, except DIF_IN | 1.5 | | 5 | pF | 1 |
| Capacitance | C _{INDIF_IN} | DIF_IN differential clock inputs | 1.5 | | 2.7 | pF | 1,6 |
| | C _{OUT} | Output pin capacitance | | | 6 | nH pF pF pF ms | 1 |
| Clk Stabilization | T _{STAB} | From V _{DD} Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock | | 0.6 | 1 | ms | 1,2 |
| Input SS Modulation Frequency | f _{MODIN} | Allowable Frequency (Triangular Modulation) | 30 | 31.5 | 33 | kHz | 1 |
| OE# Latency | t _{LATOE#} | DIF start after OE# assertion DIF stop after OE# deassertion | 1 | | 3 | clocks | 1,3 |
| Tdrive_PD# | t _{DRVPD} | DIF output enable after PD# de-assertion | | 175 | 300 | us | 1,3 |
| Tfall | t _F | Fall time of single-ended control inputs | | | 5 | ns | 1,2 |
| Trise | t _R | Rise time of single-ended control inputs | | | 5 | ns | 1,2 |
| SMBus Input Low Voltage | VILSMB | V_{DDSMB} = 3.3V, see note 4 for V_{DDSMB} < 3.3V | | | 0.8 | V | 1,4 |
| SMBus Input High Voltage | VIHSMB | V_{DDSMB} = 3.3V, see note 5 for V_{DDSMB} < 3.3V | 2.1 | | 3.6 | V | 1,5 |
| SMBus Output Low Voltage | V _{OLSMB} | At I _{PULLUP} | | | 0.4 | V | 1 |
| SMBus Sink Current | I _{PULLUP} | At V _{OL} | 4 | | | mA | 1 |
| Nominal Bus Voltage | V _{DDSMB} | | 1.7 | | 3.6 | V | 1 |
| SCLK/SDATA Rise Time | t _{RSMB} | (Max VIL - 0.15) to (Min VIH + 0.15) | | | 1000 | ns | 1 |
| SCLK/SDATA Fall Time | t _{FSMB} | (Min VIH + 0.15) to (Max VIL - 0.15) | | | 300 | ns | 1 |
| MBus Operating Frequency | | Maximum SMBus operating frequency | | | 400 | kHz | 1,7 |

¹Guaranteed by design and characterization, not 100% tested in production.

 $^2\mbox{Control}$ input must be monotonic from 20% to 80% of input swing.

³Time from deassertion until outputs are > 200 mV.

⁴ For V_{DDSMB} < 3.3V, V_{ILSMB} <= 0.25 V_{DDSMB} .

 5 For V_{DDSMB} < 3.3V, V_{IHSMB} >= 0.7V_{DDSMB}.

⁶DIF_IN input.

⁷The differential input clock must be running for the SMBus to be active.

Electrical Characteristics–DIF 0.7V Low Power HCSL Outputs

| TA = T _{COM} or T _{IND} | Supply Voltage p | er VDD of norma | I operation conditions | See Test I | l oads for I oading | Conditions |
|---|--------------------|-----------------|--------------------------|------------|---------------------|--------------|
| I COM OF TIND: | e ouppij vollugo p | | a operation contaitione, | 0001000 | Loudo for Louding | Contaitionio |

| PARAMETER | SYMBOL | CONDITIONS | | TYP | MAX | UNITS | NOTES |
|------------------------|-------------------|---|------|------|------|-------|---------|
| Slew rate | Trf | Scope averaging on 3.0V/ns setting | | 3.2 | 4 | V/ns | 1, 2, 3 |
| Slew late | 111 | Scope averaging on 2.0V/ns setting | 1.3 | 2.3 | 3.3 | V/ns | 1, 2, 3 |
| Slew rate matching | ∆Trf | Slew rate matching, Scope averaging on | | 5.4 | 20 | % | 1, 2, 4 |
| Voltage High | V _{HIGH} | Statistical measurement on single-ended signal using oscilloscope math function. (Scope | | 779 | 850 | mV | 1,7 |
| Voltage Low | V _{LOW} | averaging on) | -150 | 21 | 150 | | 1,7 |
| Max Voltage | Vmax | Measurement on single ended signal using | | 835 | 1150 | mV | 1 |
| Min Voltage | Vmin | absolute value. (Scope averaging off) | -300 | -42 | | mv | 1 |
| Vswing | Vswing | Scope averaging off | 300 | 1515 | | mV | 1,2,7 |
| Crossing Voltage (abs) | Vcross_abs | Scope averaging off | 250 | 409 | 550 | mV | 1,5,7 |
| Crossing Voltage (var) | ∆-Vcross | Scope averaging off | | 14 | 140 | mV | 1, 6 |

¹Guaranteed by design and characterization, not 100% tested in production. $C_L = 2pF$ with $R_S = 33\Omega$ for Zo = 50 Ω (100 Ω differential trace impedance).

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.

Electrical Characteristics–Current Consumption

TA = T_{COM} or T_{IND;} Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|--|--------------------|--------------------------------|-----|-------|-----|-------|-------|
| Operating Supply Current (PLL Mode) | IDDROP | VDDR, @100MHz | | 4.2 | 6 | mA | 1 |
| | I _{DDOP} | VDDA + VDD1.8, @100MHz | | 27 | 33 | mA | 1 |
| Operating Supply Current | IDDROP | VDDR, @100MHz | | 2.2 | 3 | mA | 1 |
| (PLL-Bypass Mode) | I _{DDOP} | VDDA + VDD1.8, @100MHz | | 20 | 25 | mA | 1 |
| Powerdown Current | I _{DDRPD} | VDDR, CKPWRGD_PD# = 0 | | 0.014 | 0.3 | mA | 1,2 |
| | IDDPD | VDDA + VDD1.8, CKPWRGD_PD# = 0 | | 0.95 | 1.2 | mA | 1, 2 |

¹ Guaranteed by design and characterization, not 100% tested in production.

² Input clock stopped, and CKPWRGD_PD# pin low.

Electrical Characteristics–Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T_{COM} or T_{IND;} Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

| TA - TCOM of TIND; Output Voltage per VDD of normal operation conditions, Gee Test Loads for Loading Conditions | | | | | | | | |
|---|-----------------------|--|------|------|------|-------|-------|--|
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES | |
| PLL Bandwidth | BW | -3dB point in High BW Mode | 2 | 2.7 | 4 | MHz | 1,5 | |
| FLE Balldwidti | BVV | -3dB point in Low BW Mode | 1 | 1.4 | 2 | MHz | 1,5 | |
| PLL Jitter Peaking | t _{JPEAK} | Peak Pass band Gain | | 1.2 | 2 | dB | 1 | |
| Duty Cycle | t _{DC} | Measured differentially, PLL Mode | 45 | 50.1 | 55 | % | 1 | |
| Duty Cycle Distortion | t _{DCD} | Measured differentially, Bypass Mode @100MHz | -1 | -0.1 | 1 | % | 1,3 | |
| Skew, Input to Output | t _{pdBYP} | Bypass Mode, V _T = 50% | 2550 | 3370 | 4200 | ps | 1 | |
| Skew, Input to Output | t _{pdPLL} | PLL Mode $V_T = 50\%$ | 0 | 112 | 200 | ps | 1,4 | |
| Skow Output to Output | + | Commercial Operating Range, V _T = 50% | | 33 | 50 | ps | 1,4 | |
| Skew, Output to Output | t _{sk3} | Industrial Operating Range, V _T = 50% | | 33 | 55 | ps | 1,4 | |
| litter. Cycle to cycle | +. | PLL mode | | 13 | 50 | ps | 1,2 | |
| Jitter, Cycle to cycle | t _{jcyc-cyc} | Additive Jitter in Bypass Mode | | 0.1 | 1 | ps | 1,2 | |

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

⁴ All outputs at default slew rate

⁵ The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

Electrical Characteristics–Phase Jitter Parameters – 12kHz to 20MHz

T_{AMB} = over the specified operating range. Supply Voltages per normal operation conditions. See Test Loads for loading conditions.

| Parameter | Symbol | Conditions | Minimum | Typical | Maximum | Specification Limit | Units | Notes |
|--|----------------|--|---------|---------|---------|------------------------|-------------|---------|
| 12k-20M <i>Additive</i> Phase Jitter, Fan-out Buffer Mode | tjph12k-20MFOB | Fan-out Buffer Mode, SSC OFF. 156.25MHz | | 156 | | n/a | fs (rms) | 1, 2, 3 |

Notes:

1. Applies to all differential outputs, guaranteed by design and characterization. See Test Loads for measurement setup details.

2. 12kHz to 20MHz brick wall filter.

3. For RMS values additive jitter is calculated by solving for b where $[b = sqrt(c^2 - a^2)]$, a is rms input jitter and c is rms total jitter.

8

Electrical Characteristics–Additive PCIe Phase Jitter for Fanout Buffer Mode^[7]

T_{AMB} = over the specified operating range. Supply Voltages per normal operation conditions. See Test Loads for loading conditions.

| Parameter | Symbol | Conditions | Minimum | Typical | Maximum | Limit | Units | Notes |
|--|-----------------|-------------------------------|---------|---------|---------|-------|-------------|------------|
| | tjphPCleG1-CC | PCIe Gen 1 (2.5 GT/s) | | 1.7 | 3.0 | 86 | рs (р-р) | 1, 2 |
| | | PCIe Gen 2 Hi Band (5.0 GT/s) | | 0.033 | 0.049 | 3 | ps (RMS) | 1, 2 |
| Additive PCIe Phase Jitter, | tjphPCleG2-CC | PCIe Gen 2 Lo Band (5.0 GT/s) | | 0.122 | 0.199 | 3.1 | ps (RMS) | 1, 2 |
| Fan-out Buffer Mode (Common Clocked Architecture) | tjphPCleG3-CC | PCIe Gen 3 (8.0 GT/s) | | 0.059 | 0.098 | 1 | ps (RMS) | 1, 2 |
| | tjphPCleG4-CC | PCIe Gen 4 (16.0 GT/s) | | 0.059 | 0.098 | 0.5 | ps (RMS) | 1, 2, 3, 4 |
| | tjphPCleG5-CC | PCIe Gen 5 (32.0 GT/s) | | 0.023 | 0.038 | 0.15 | ps (RMS) | 1, 2, 3, 5 |
| | tjphPCleG1-SRIS | PCIe Gen 1 (2.5 GT/s) | | 0.175 | 0.038 | n/a | ps (RMS) | 1, 2, 6 |
| Additive PCIe Phase Jitter. | tjphPCleG2-SRIS | PCIe Gen 2 (5.0 GT/s) | | 0.156 | 0.275 | n/a | ps (RMS) | 1, 2, 6 |
| Fan-out Buffer Mode | tjphPCleG3-SRIS | PCIe Gen 3 (8.0 GT/s) | | 0.041 | 0.247 | n/a | ps (RMS) | 1, 2, 6 |
| (SRIS Architecture) | tjphPCleG4-SRIS | PCIe Gen 4 (16.0 GT/s) | | 0.043 | 0.064 | n/a | ps (RMS) | 1, 2, 6 |
| | tjphPCleG5-SRIS | PCIe Gen 5 (32.0 GT/s) | | 0.036 | 0.066 | n/a | ps (RMS) | 1, 2, 6 |

Notes:

1. The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 5.0, Revision 1.0. See the Test Loads section of the data sheet for the exact measurement setup. The total Ref Clk jitter limits for each data rate are listed for convenience. The worst case results for each data rate are summarized in this table. If oscilloscope data is used, equipment noise is removed from all results.

2. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20 GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately - Jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200 MHz (at 300 MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5 GT/s data rate, the RMS jitter is converted to peak to peak jitter using a multiplication factor of 8.83. In the case where real-time oscilloscope and PNA measurements have both been done and produce different results the RTO result must be used.

3. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2 M Hz taking care to minimize removal of any non-SSC content.


4. Note that 0.7 ps RMS is to be used in channel simulations to account for additional noise in a real system.

5. Note that 0.25 ps RMS is to be used in channel simulations to account for additional noise in a real system.

6. The PCI Express Base Specification 5.0, Revision 1.0 provides the filters necessary to calculate SRIS jitter values, however, it does not provide specification limits, hence the n/a in the Limit column. SRIS values are informative only. In general, a clock operating in an SRIS system must be twice as good as a clock operating in a Common Clock system. For RMS values, twice as good is equivalent to dividing the CC value by $\sqrt{2}$. And additional consideration is the value for which to divide by $\sqrt{2}$. The conservative approach is to divide the ref clock jitter limit, and the case can be made for dividing the channel simulation values by $\sqrt{2}$, if the ref clock is close to the Tx clock input. An example for Gen4 is as follows. A "rule-of-thumb" SRIS limit would be either 0.5ps RMS/ $\sqrt{2}$ = 0.35ps RMS if the clock chip is far from the clock input.

7. Additive jitter for RMS values is calculated by solving for b where $b = \sqrt{(c^2 - a^2)}$, and a is rms input jitter and c is rms output jitter.

Additive Phase Jitter Plot: 125M (12kHz to 20MHz)



10

General SMBus Serial Interface Information

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location = N
- Renesas clock will **acknowledge**
- Controller (host) sends the byte count = X
- Renesas clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- Renesas clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

| | Index Blo | ock V | Write Operation |
|-----------|------------|--------|--------------------------|
| Controll | er (Host) | | Renesas (Slave/Receiver) |
| Т | starT bit | | |
| Slave A | ddress | | |
| WR | WRite | | |
| | | | ACK |
| Beginning | g Byte = N | | |
| | | | ACK |
| Data Byte | Count = X | | |
| | | | ACK |
| Beginnin | g Byte N | × | |
| | | X Byte | ACK |
| 0 | | | |
| 0 | | | 0 |
| 0 | | | 0 |
| | | | 0 |
| Byte N | + X - 1 | | |
| | | | ACK |
| Р | stoP bit | | |

Note: SMBus address is latched on SADR pin.

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location = N
- Renesas clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- Renesas clock will acknowledge
- Renesas clock will send the data byte count = X
- Renesas clock sends Byte N+X-1
- Renesas clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| | Index Block R | lead C | peration |
|------|-----------------|--------|-------------------|
| Co | ntroller (Host) | | Renesas |
| Т | starT bit | - | |
| SI | ave Address | - | |
| WR | WRite | - | |
| | | - | ACK |
| Begi | nning Byte = N | - | |
| | | - | ACK |
| RT | Repeat starT | - | |
| SI | ave Address | | |
| RD | ReaD | | |
| | | | ACK |
| | | | |
| | | | Data Byte Count=X |
| | ACK | | |
| | | - | Beginning Byte N |
| | ACK | - | |
| | | e | 0 |
| | 0 | X Byte | 0 |
| | 0 | × | 0 |
| | 0 | | |
| | | | Byte N + X - 1 |
| Ν | Not acknowledge | | |
| Р | stoP bit | | |

| Byte 0 | Name | Control Function | Туре | 0 | 1 | Default | |
|--------|----------|------------------|------|---------|---------|---------|--|
| Bit 7 | Reserved | | | | | | |
| Bit 6 | DIF OE3 | Output Enable | RW | Low/Low | Enabled | 1 | |
| Bit 5 | DIF OE2 | Output Enable | RW | Low/Low | Enabled | 1 | |
| Bit 4 | Reserved | | | | | | |
| Bit 3 | DIF OE1 | Output Enable | RW | Low/Low | Enabled | 1 | |
| Bit 2 | | Reserved | | | | 1 | |
| Bit 1 | DIF OE0 | Output Enable | RW | Low/Low | Enabled | 1 | |
| Bit 0 | Reserved | | | | | | |

SMBus Table: Output Enable Register ¹

1. A low on these bits will override the OE# pin and force the differential output Low/Low

SMBus Table: PLL Operating Mode and Output Amplitude Control Register

| Byte 1 | Name | Control Function | Туре | 0 | 1 | Default |
|--------|-----------------|-------------------------------|-----------------|-----------------------------------|-----------------------------------|---------|
| Bit 7 | PLLMODERB1 | PLL Mode Readback Bit 1 | R | See PLL Operat | ing Mode Table | Latch |
| Bit 6 | PLLMODERB0 | PLL Mode Readback Bit 0 | R | | ing wode table | Latch |
| Bit 5 | PLLMODE_SWCNTRL | Enable SW control of PLL Mode | RW | Values in B1[7:6] set PLL Mode | Values in B1[4:3] set PLL Mode | 0 |
| Bit 4 | PLLMODE1 | PLL Mode Control Bit 1 | RW ¹ | See PLL Operat | ing Mada Tabla | 0 |
| Bit 3 | PLLMODE0 | PLL Mode Control Bit 0 | RW ¹ | See PLL Operat | ing wode table | 0 |
| Bit 2 | | Reserved | | | | 1 |
| Bit 1 | AMPLITUDE 1 | Controls Output Amplitude | RW | 00 = 0.6V | 01 = 0.7V | 1 |
| Bit 0 | AMPLITUDE 0 | Controls Output Amplitude | RW | 10= 0.8V | 11 = 0.9V | 0 |

1. B1[5] must be set to a 1 for these bits to have any effect on the part.

SMBus Table: DIF Slew Rate Control Register

| Byte 2 | Name | Control Function | Туре | 0 | 1 | Default | |
|--------|------------------|---------------------|------|--------|--------|---------|--|
| Bit 7 | Reserved | | | | | | |
| Bit 6 | SLEWRATESEL DIF3 | Slew Rate Selection | RW | 2 V/ns | 3 V/ns | 1 | |
| Bit 5 | SLEWRATESEL DIF2 | Slew Rate Selection | RW | 2 V/ns | 3 V/ns | 1 | |
| Bit 4 | Reserved | | | | | | |
| Bit 3 | SLEWRATESEL DIF1 | Slew Rate Selection | RW | 2 V/ns | 3 V/ns | 1 | |
| Bit 2 | | Reserved | | | | 1 | |
| Bit 1 | SLEWRATESEL DIF0 | Slew Rate Selection | RW | 2 V/ns | 3 V/ns | 1 | |
| Bit 0 | Reserved | | | | | | |

SMBus Table: Frequency Select Control Register

| Byte 3 | Name | Control Function | Туре | 0 | 1 | Default | |
|--------|----------------|-------------------------------------|-----------------|---------------------------------|--------------------------------|---------|--|
| Bit 7 | | Reserved | | | | 1 | |
| Bit 6 | Reserved | | | | | | |
| Bit 5 | FREQ_SEL_EN | Enable SW selection of frequency | RW | SW frequency change disabled | SW frequency change enabled | 0 | |
| Bit 4 | FSEL1 | Freq. Select Bit 1 | RW ¹ | See Frequency | 0 | | |
| Bit 3 | FSEL0 | Freq. Select Bit 0 | RW ¹ | See Trequency | y Select Table | 0 | |
| Bit 2 | | Reserved | | | | 1 | |
| Bit 1 | Reserved | | | | | 1 | |
| Bit 0 | SLEWRATESEL FB | Adjust Slew Rate of FB | RW | 2 V/ns | 3 V/ns | 1 | |

1. B3[5] must be set to a 1 for these bits to have any effect on the part.

Byte 4 is Reserved and reads back 'hFF

SMBus Table: Revision and Vendor ID Register

| Byte 5 | Name | Control Function | Туре | 0 | 1 | Default |
|--------|------|------------------|------|------------|------------|---------|
| Bit 7 | RID3 | | R | | 0 | |
| Bit 6 | RID2 | Revision ID | R | A rev: | 0 | |
| Bit 5 | RID1 | | R | A lev - | 0 | |
| Bit 4 | RID0 | | R | | | 0 |
| Bit 3 | VID3 | | R | | | 0 |
| Bit 2 | VID2 | VENDOR ID | R | 0001 | 0001 = IDT | |
| Bit 1 | VID1 | VENDOR ID | R | 0001 – 101 | | 0 |
| Bit 0 | VID0 | | R | | | 1 |


SMBus Table: Device Type/Device ID

| Byte 6 | Name | Control Function | Туре | 0 | 1 | Default |
|--------|--------------|------------------|------|------------------------|--------------|---------|
| Bit 7 | Device Type1 | Device Type | R | 00 = FGV, 01 = DBV, | | 0 |
| Bit 6 | Device Type0 | Device Type | R | 10 = DMV, 11= Reserved | | 1 |
| Bit 5 | Device ID5 | | R | | | 0 |
| Bit 4 | Device ID4 | | R | | | 0 |
| Bit 3 | Device ID3 | Device ID | R | 000100 bina | ny or 01 boy | 0 |
| Bit 2 | Device ID2 | | R | 000100 billa | Ty OF 04 Hex | 1 |
| Bit 1 | Device ID1 | | R | | | 0 |
| Bit 0 | Device ID0 | | R | | | 0 |

SMBus Table: Byte Count Register

| Byte 7 | Name | Control Function | Туре | 0 | 1 | Default |
|--------|----------|------------------------|------|------------------------|-----------------------|---------|
| Bit 7 | Reserved | | | | | 0 |
| Bit 6 | Reserved | | | | | 0 |
| Bit 5 | Reserved | | | | | 0 |
| Bit 4 | BC4 | | RW | | | 0 |
| Bit 3 | BC3 | | RW | Writing to this regist | er will configure how | 1 |
| Bit 2 | BC2 | Byte Count Programming | RW | many bytes will be r | ead back, default is | 0 |
| Bit 1 | BC1 | | RW | = 8 b | ytes. | 0 |
| Bit 0 | BC0 | | RW | | | 0 |

Marking Diagrams



Notes:

- 1. "LOT" is the lot sequence number.
- 2. "COO" denotes country of origin.
- 3. YYWW is the last two digits of the year and week that the part was assembled.
- 4. Line 2: truncated part number
- 5. "L" denotes RoHS compliant package.
- 6. "I" denotes industrial temperature range device.

Thermal Characteristics

| PARAMETER | SYMBOL | CONDITIONS | PKG | TYP VALUE | UNITS | NOTES |
|--------------------|-----------------|---------------------------------|--------------------|--------------|-------|-------|
| | θ _{JC} | Junction to Case | 42 2.4 NLG32 | °C/W | 1 | |
| | θ_{Jb} | Junction to Base | | 2.4 | °C/W | 1 |
| Thermal Resistance | θ_{JA0} | Junction to Air, still air | | 39 | °C/W | 1 |
| merma Resistance | θ_{JA1} | Junction to Air, 1 m/s air flow | INLG52 | 33 | °C/W | 1 |
| | θ_{JA3} | Junction to Air, 3 m/s air flow | | 28 | °C/W | 1 |
| | θ_{JA5} | Junction to Air, 5 m/s air flow | | 27 | °C/W | 1 |

¹ePad soldered to board

Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

32-VFQFPN (NLG32P1)

Ordering Information

| Part/Order Number | Shipping Packaging | Package | Temperature |
|-------------------|------------------------------|---------------|---------------|
| 9DBV0431AKLF | Trays | 32-pin VFQFPN | 0 to +70° C |
| 9DBV0431AKLFT | Tape and Reel | 32-pin VFQFPN | 0 to +70° C |
| 9DBV0431AKILF | Trays | 32-pin VFQFPN | -40 to +85° C |
| 9DBV0431AKILFT | 9DBV0431AKILFT Tape and Reel | | -40 to +85° C |

"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

"A" is the device revision designator (will not correlate with the datasheet revision).


Revision History

| Revision Date | Description |
|---------------------|---|
| | 1. Removed "Differential" from DS title and Recommended Application, corrected typo's in Description. |
| | 2. Corrected spelling error in pullup/pulldown text under pinout |
| | 3. Updated all electrical tables and added "Industry Limit" column to "Phase Jitter Parameters". |
| August 13, 2012 | 4. Updated Byte3[0] to be consistent with Byte 2. Updated Byte6[7:6] definition. |
| | 5. Added thermal data to page 12. |
| | 6. Added NLG32 to "Package Outline and Package Dimensions" on page 13. |
| | 7. Move to final |
| | 1. "Input/Supply/Common Parameters" table modified as follows: |
| | a. Updated Single-ended input logic thresholds to include missing mid-level on tri-level inputs. Adjusted logic |
| | thresholds as follows: |
| | i. Changed VIH min. from 0.65*VDD to 0.75*VDD |
| | ii. Changed VIL max from 0.35*VDD to 0.25*VDD |
| | iii. Added missing mid-level input voltage spec (VIM) of 0.4*VDD to 0.6*VDD. |
| | iv. Clarified conditions for these specifications, accordingly. |
| | b. Clarified the operating conditions and voltages of the SMBus to make it clear that the SMBus operates at <3.3V |
| | by addition of footnotes 4 and 5 to "Input/Supply/Common Parameters" table. |
| | 2. Slight modifications of Slew Rates and typical values in the "DIF 0.7V Low Power Differential Outputs" table. |
| | 3. "Current Consumption" table modifed as follows: |
| | a. Overall current consumption values lowered |
| February 28, 2013 | b. VDDA is now grouped with VDD1.8 instead of VDDR |
| | c. Added separate current specs for PLL bypass mode. |
| | d. Clarified that CKPWRDG_PD# is low for power down current. |
| | 4. "Output Duty Cycle, Jitter, Skew and PLL Characterisitics" table modifed as follows: |
| | a. Bypass mode Input-to-Output skew changed from 3000 to 4500ps to 2550 to 4200ps. Typical value reduced |
| | from 3500ps to 3370ps. |
| | b. Separate Output-to-Output skew spec added for Industrial temp. |
| | c. Additive cycle-to-cycle jitter spec reduced to 1ps max. |
| | 5. "Phase Jitter Parameters" modifed as follows: |
| | a. Corrected typo in PLL Mode conditions for tjPHSGMII. Frequency integration range is 1.5MHz to 10MHz. Bypass |
| | mode conditions were correct. |
| | b. Removed old footnote 4 for PCIe Gen3 specs that indicated "Pending ratification by PCI SIG". The PCIe Gen3 |
| | specs are ratified. Footnotes renumbered accordingly. |
| | 1. Updated front page text for consistency and updated block diagram resistor colors to highlight internal resistors. |
| | 2. Updated max frequency of 100MHz PLL mode from 110MHz to 140MHz |
| November 26, 2014 | 3. Updated max frequency of 125MHz PLL mode from 137.5MHz to 175MHz |
| NOVEIIIDEI 20, 2014 | 4. Updated max frequency of 50MHz PLL mode from 55MHz to 65MHz |
| | 5. Updated Key Specifications with addtive phase jitter. |
| | 6. Added additive phase jitter plot to specifications. |
| April 3, 2015 | 1. Updated block diagram with new format showing individual outputs instead of bussed outputs. |
| April 3, 2015 | 2. Updated pin out and pin descriptions to show ePad on package connected to ground. |
| | 1. Updated max frequency of 100MHz PLL mode to 140MHz |
| April 22, 2016 | 2. Updated max frequency of 125MHz PLL mode to 175MHz |
| | 3. Updated max frequency of 50MHz PLL mode to 65MHz |
| | 1. Updated document title. |
| | 2. Updated Recommended Applications. |
| July 29, 2021 | 3. Updated Key Specifications. |
| | 4. Updated Package Outline Drawings section. |
| | 5. Updated Phase Jitter tables. |



32-VFQFPN, Package Outline Drawing 5.0 x 5.0 x 0.90 mm Body, Epad 3.15 x 3.15 mm.

NLG32P1, PSC-4171-01, Rev 02, Page 1




© Integrated Device Technology, Inc.



32-VFQFPN, Package Outline Drawing

5.0 x 5.0 x 0.90 mm Body, Epad 3.15 x 3.15 mm. NLG32P1, PSC-4171-01, Rev 02, Page 2



RECOMMENDED LAND PATTERN DIMENSION

- 1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES. 2. TOP DOWN VIEW. AS VIEWED ON PCB.
- 3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

| Package Revision History | | | | |
|--------------------------|---------|-----------------|--|--|
| Date Created | Rev No. | Description | | |
| April 12, 2018 | Rev 02 | New Format | | |
| Feb 8, 2016 | Rev 01 | Added "k: Value | | |

© Integrated Device Technology, Inc.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Buffer category:

Click to view products by Renesas manufacturer:

Other Similar products are found below :

MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T PI6C4931502-04LIE NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX ZL40226LDG1 ZL40219LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK846BCPZ-REEL7 ADCLK854BCPZ-REEL7 ADCLK905BCPZ-R2