### **General Description**

The 9DMV0441 is a member of IDT's SOC-Friendly 1.8V Very-Low-Power (VLP) PCIe Gen1-2-3 family. It has integrated output terminations providing Zo=100 $\Omega$  for direct connection to  $100\Omega$  transmission lines. Each of the 4 outputs has its own dedicated OE# pin for optimal system control and power management. The part provides asynchronous and glitch-free switching modes.

#### **Recommended Application**

2:4 PCIe Gen1-2-3 Clock Multiplexer

#### **Output Features**

• 4 -Low-Power (LP) HCSL DIF pairs w/Zo=100 $\Omega$ 


### **Key Specifications**

- DIF additive cycle-to-cycle jitter <5ps
- DIF phase jitter is PCIe Gen1-2-3 compliant
- Additive phase jitter @ 125MHz: 420fs rms typical (12kHz to 20MHz)
- DIF output-to-output skew <50ps

#### Features/Benefits


- LP-HCSL outputs w/integrated terminations; saves 16 resistors compared to standard HCSL outputs
- 1.8V operation; 36mW typical power consumption
- Selectable asynchronous or glitch-free switching; allows the mux to be selected at power up even if both inputs are not running, then transition to glitch-free switching mode
- Spread Spectrum Compatible; supports EMI reduction
- OE# pins; support DIF power management
- HCSL differential inputs; can be driven by common clock sources
- 1MHz to 200MHz operating frequency
- Space saving 24-pin 4x4mm VFQFPN; minimal board space

### **Block Diagram**



1

### **Pin Configuration**



#### 24 VFQFPN, 4x4 mm, 0.5mm pitch

^ prefix indicates internal 120KOhm pull up resistor v prefix indicates internal 120KOhm pull down resistor

#### **Power Management Table**

OEx# Pin	DIF IN	DIFx				
OLX# FIII	DII _IN	True O/P Comp				
0	Running	Running	Running			
1	Running	Low	Low			

#### **Power Connections**

Pin N	umber	Description
VDD	GND	Description
3	24	Input A receiver analog
4	7	Input B receiver analog
16	15	DIF outputs


### **Pin Descriptions**

Pin#	Pin Name	Type	Pin Description		
1	DIF_INA	IN	HCSL Differential True input		
2	DIF_INA#	IN	HCSL Differential Complement Input		
3	VDDR1.8	PWR	1.8V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately.		
4	4 VDDR1.8 PWR 1.8V power for differential input clock (receiver). This VDD should be treated as an Analogous power rail and filtered appropriately.				
5	DIF_INB	IN	HCSL Differential True input		
6	DIF_INB#	IN	HCSL Differential Complement Input		
7	GNDR	GND	Analog Ground pin for the differential input (receiver)		
8	vSW_MODE	IN	Switch Mode. This pin selects either asynchronous or glitch-free switching of the mux. Use asynchronous mode if 0 or 1 of the input clocks is running. Use glitch-free mode if both input clocks are running. This pin has an internal pull down resistor of ~120kohms.  0 = asynchronous mode 1 = glitch-free mode		
9	^OE0#	IN	Active low input for enabling DIF pair 0. This pin has an internal pull-up resistor.  1 =disable outputs, 0 = enable outputs		
10	DIF0	OUT	Differential true clock output		
11	DIF0#	OUT	Differential Complementary clock output		
12	^OE1#	IN	Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor.  1 =disable outputs, 0 = enable outputs		
13	DIF1	OUT	Differential true clock output		
14	DIF1#	OUT	Differential Complementary clock output		
15	GND	GND	Ground pin.		


# Pin Descriptions (cont.)

Pin#	Pin Name	Type	Pin Description
16	VDD1.8	PWR	Power supply, nominal 1.8V
17	DIF2	OUT	Differential true clock output
18	DIF2#	OUT	Differential Complementary clock output
19	^OE2#	IN	Active low input for enabling DIF pair 2. This pin has an internal pull-up resistor.
	OLLII		1 =disable outputs, 0 = enable outputs
20	DIF3	OUT	Differential true clock output
21	DIF3#	OUT	Differential Complementary clock output
22	^OE3#	IN	Active low input for enabling DIF pair 3. This pin has an internal pull-up resistor.
22	, OE3#	IIN	1 =disable outputs, 0 = enable outputs
			Input to select differential input clock A or differential input clock B. This input has an internal
23	^SEL_A_B#	IN	pull-up resistor.
			0 = Input B selected, 1 = Input A selected.
24	GNDR	GND	Analog Ground pin for the differential input (receiver)
25	EPAD	GND	Connect to Ground.

#### **Test Loads**



# **Driving LVDS**



**Driving LVDS inputs** 

	,	Value		
	Receiver has Receiver does not			
Component	termination have termination N		Note	
R7a, R7b	10K ohm	140 ohm		
R8a, R8b	5.6K ohm	75 ohm		
Cc	0.1 uF	0.1 uF		
Vcm	1.2 volts	1.2 volts		

# **Electrical Characteristics-Absolute Maximum Ratings**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDxx	Applies to all VDD	-0.5		2.5	٧	1,2
Input Voltage	$V_{IN}$		-0.5		$V_{DD} + 0.5V$	٧	1, 3
Input High Voltage, SMBus	$V_{IHSMB}$	SMBus clock and data pins			3.6V	V	1
Storage Temperature	Ts		-65		150	ç	1
Junction Temperature	Tj				125	ô	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

# **Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions**

TA = T<sub>AMB</sub>, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDxx	Applies to all VDD	1.7	1.8	1.9	V	1
Ambient Operating Temperature	T <sub>AMB</sub>	Industrial range	-40	25	85	°C	1
Input High Voltage	V <sub>IH</sub>	Single-ended inputs, except SMBus	0.75 V <sub>DD</sub>		$V_{DD} + 0.3$	V	1
Input Low Voltage	$V_{IL}$	Single-ended inputs, except SMBus	-0.3		0.25 V <sub>DD</sub>	V	1
	I <sub>IN</sub>	Single-ended inputs, $V_{IN} = GND$ , $V_{IN} = VDD$	-5		5	uA	1
Input Current	I <sub>INP</sub>	Single-ended inputs $V_{IN} = 0 \text{ V}$ ; Inputs with internal pull-up resistors $V_{IN} = \text{VDD}$ ; Inputs with internal pull-down resistors	-200		200	uA	1
Input Frequency	F <sub>ibyp</sub>		1		200	MHz	1
Pin Inductance	$L_{pin}$				7	nH	1
	C <sub>IN</sub>	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C <sub>INDIF_IN</sub>	DIF_IN differential clock inputs	1.5		2.7	pF	1,4
	C <sub>OUT</sub>	Output pin capacitance			6	pF	1
Input SS Modulation Frequency	f <sub>MODIN</sub>	Allowable Frequency (Triangular Modulation)	0	31.5	66	kHz	1
OE# Latency	t <sub>LATOE#</sub>	DIF start after OE# assertion DIF stop after OE# deassertion	1		3	clocks	1,3
Tfall	t <sub>F</sub>	Fall time of single-ended control inputs			5	ns	1,2
Trise	t <sub>R</sub>	Rise time of single-ended control inputs			5	ns	1,2

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>&</sup>lt;sup>3</sup> Not to exceed 2.5V.

<sup>&</sup>lt;sup>2</sup>Control input must be monotonic from 20% to 80% of input swing.

<sup>&</sup>lt;sup>3</sup>Time from deassertion until outputs are >200 mV

<sup>&</sup>lt;sup>4</sup>DIF\_IN input

#### **Electrical Characteristics-Clock Input Parameters**

TA = T<sub>AMB</sub>. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input High Voltage - DIF_IN	V <sub>IHDIF</sub>	Differential inputs (single-ended measurement)	300	750	1150	mV	1
Input Low Voltage - DIF_IN	$V_{ILDIF}$	Differential inputs (single-ended measurement)	V <sub>SS</sub> - 300	0	300	mV	1
Input Common Mode Voltage - DIF_IN	$V_{COM}$	Common Mode Input Voltage	200		725	mV	1
Input Amplitude - DIF_IN	$V_{SWING}$	Peak to Peak value (V <sub>IHDIF</sub> - V <sub>ILDIF</sub> )	300		1450	mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.35		8	V/ns	1,2
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = V_{DD}$ , $V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	$d_{tin}$	Measurement from differential wavefrom	45	50	55	%	1
Input Jitter - Cycle to Cycle	$J_{DIFIn}$	Differential Measurement	0		150	ps	1

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

#### **Electrical Characteristics-DIF Low-Power HCSL Outputs**

TA = T<sub>AMB</sub> Supply Voltages per normal operation conditions. See Test Loads for Loading Conditions

The TAIVID, Cupply Tollage	per merman oper	ration conditions, coo root Loads for Loading Cond	1110110				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	Trf	Scope averaging on	2.0	3.0	4.4	V/ns	1,2,3
Slew rate matching	∆Trf	Slew rate matching, Scope averaging on		3	20	%	1,2,4
Voltage High	V <sub>HIGH</sub>	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	660	783	850	mV	
Voltage Low	$V_{LOW}$	averaging on)	-150	26	150	1110	
Max Voltage	Vmax	Measurement on single ended signal using		790	1150	mV	
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	9		] ''''	
Vswing	Vswing	Scope averaging off	300	1514		mV	1,2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	393	550	mV	1,5
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		12	140	mV	1,6

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

### **Electrical Characteristics-Current Consumption**

 $TA = T_{AMB}$ , Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

	PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
C	Operating Supply Current	I <sub>DDOP</sub>	VDD rails, All outputs active @100MHz		20	28	mA	
	Disable Current	I <sub>DDDIS</sub>	VDD rails, All outputs disabled Low/Low		1.5	2.5	mA	2

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Slew rate measured through +/-75mV window centered around differential zero

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>&</sup>lt;sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>&</sup>lt;sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>&</sup>lt;sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting  $\Delta$ -Vcross to be smaller than Vcross absolute.

<sup>&</sup>lt;sup>2</sup> Input clock stopped after outputs have parked Low/Low.

### Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T<sub>AMB</sub>. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

,							
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Duty Cycle Distortion	t <sub>DCD</sub>	Measured differentially, Bypass Mode @100MHz	-1	-0.12	1	%	1,3
Skew, Input to Output	t <sub>pdBYP</sub>	V <sub>T</sub> = 50%	1850	2409	3150	ps	1
Skew, Output to Output	t <sub>sk3</sub>	V <sub>T</sub> = 50%		12	50	ps	1
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>	Additive Jitter		0.1	5	ps	1,2

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

#### **Electrical Characteristics-Phase Jitter Parameters**

TA = T<sub>AMB.</sub> Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

						INDUSTR		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	Y LIMIT	UNITS	Notes
	t <sub>jphPCleG1</sub>	PCle Gen 1		1.3	5	N/A	ps (p-p)	1,2,3,5
		PCIe Gen 2 Lo Band		0.1	0.3	N/A	ps	1,2,3,4,5
	l +	10kHz < f < 1.5MHz		0.1	0.0	14/71	(rms)	1,2,0,4,0
	t <sub>jphPCleG2</sub>	PCIe Gen 2 High Band		0.1	0.2	N/A	ps	1,2,3,4
		1.5MHz < f < Nyquist (50MHz)		0.1	0.2	14/71	(rms)	1,2,0,4
Additive Phase Jitter,	t:	PCIe Gen 3		0.065	0.1	N/A	ps	1,2,3,4
Bypass Mode	t <sub>jphPCleG3</sub>	(PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)		0.000	0.1	13/73	(rms)	1,2,0,4
	t <sub>jph125M0</sub>	125MHz, 1.5MHz to 10MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz		285	300	N/A	fs (rms)	1,6
	t <sub>jph125M1</sub>	125MHz, 12KHz to 20MHz, -20dB/decade rollover < 12kHz, -40db/decade rolloff > 20MHz		420	450	N/A	fs (rms)	1,6

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock .

<sup>&</sup>lt;sup>2</sup> See http://www.pcisig.com for complete specs

<sup>&</sup>lt;sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

<sup>&</sup>lt;sup>4</sup> For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]

<sup>&</sup>lt;sup>5</sup> Driven by 9FGV0831 or equivalent

<sup>&</sup>lt;sup>6</sup> Driven by Rohde& Schartz SMA100

### **Marking Diagram**



#### Notes:

- 1. "LOT" denotes the lot number.
- 2. "YYWW" is the last two digits of the year and week that the part was assembled.
- 3. Line 2: truncated part number
- 4. "L" denotes RoHS compliant package.
- 5. "I" denotes industrial temperature grade.

### **Thermal Characteristics**

PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
Thermal Resistance	$\theta_{JC}$	Junction to Case		42	°C/W	1
	$\theta_{Jb}$	Junction to Base		2.4	°C/W	1
	$\theta_{JA0}$	Junction to Air, still air	NLG24	39	°C/W	1
	$\theta_{JA1}$	Junction to Air, 1 m/s air flow	INLG24	33	°C/W	1
	$\theta_{JA3}$	Junction to Air, 3 m/s air flow		28	°C/W	1
	$\theta_{JA5}$	Junction to Air, 5 m/s air flow		27	°C/W	1

<sup>&</sup>lt;sup>1</sup>ePad soldered to board

DATUM A

유


의 8 문


ADD LAND PATTERN INITIAL RELEASE DESCRIPTION

11/19/10 10/15/08 DATE


### Package Outline and Package Dimensions (NLG24)

BOTTOM VIEW





$\Box$	П	D	$\times$	Φ	АЗ	$\geq$	⊳	-٥	ω≤	<b>√</b> ′0
0.				0		0.00	0.80	MN.	2	2
0.15 mm MAX	4.0 BSC	4.0 BSC	0.20 MIN.		0.20 REF.	0.02	0.90	NOM.		MUNIO
×				12		0.05	1.0	MAX.	C	
₽				2				E_1	o <sup>z</sup>	



SEATING PLANE ○ 0.05 C 0.20 DIA 2X 0.10 C 2X 0.10 C ₹ ≥. L<sub>A</sub>3 • SIDE VIEW TOP ≤EW  $\triangleright$  $\overline{\bigcirc}$ - B

EVEN TERMINAL/SIDE DETAIL "A" <u>000</u> TERMINAL/SIDE

TERMINAL

Ħ

0

DIMENSIONING AND TOLERANCING CONFORME TO ASME Y14.5M – ALL DIMENSIONS ARE IN MILLIMETERS,  $\boldsymbol{\theta}$  IS IN DEGREES.

1994.

HAS

3. N IS THE TOTAL NUMBER OF IERWINAL AND IS MEASURED AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP. IF THE TERMINAL THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION BENOULD NOT BE MEASURED IN THAT RADIUS AREA. SIDE RESPECTIVELY TERMINALS ON EACH D AND

6. MAX. PACKAGE WARPAGE IS 0.05 mm.

7. MAXIMUM ALLOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS.

(28) PIN #1 ID ON TOP WILL BE LASER MARKED.

(29) BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

THIS DRAWING CONFORMES TO JEDEC REGISTERED OUTLINE MO-220 DEPENDING ON THE METHOD OF LEAD TERMINATION AT THE EDGE OF

AD PULLBACK DESIGN OPTION IS FOR 0.50mm NOMINAL LANDLENGTH ONLY PULLBACK (L1) MAYBE PRESENT

			CHECKED	DRAWN RAC 10/15/08	APPROVALS	XXXX±	í	DECIMAL	TOLERANCES UNLESS SPECIFIED
				10/15/08	DATE		H :	ANGUI AR	FED
DO NO	С	SIZE			ΠE	8		W	
DO NOT SCALE DRAWING SHEET 1	PSC-4192	DRAWING No.	0.5 mm PITCH QFN	4.0 x 4.0 mm BODY	NL/NLG24 PACKAGE OUTLINE	www.IDT.com FAX: (408) 284-8591	PHONE: (408) 284-8:	San Jose, CA 95138	6024 Silver Creek Vall

THE PACKAGE,

# Package Outline and Package Dimensions, cont. (NLG24)

NL24 RECOMMENDED FOOTPRINT 2.45 mm mm 0.50 mm 0.30 mm 2.50 mm 0.60 mm 3.10 mm EPAD

0.5 mm PITCH VFQFPN		CHECKED
4.0 × 4.0 mm BODY	11/19/10	DRAWN &
TITLE NL/NLG24 PACKAGE OUTLINE	DATE	APPROVALS
www.IDT.com FAX: (408) 284-8591		XXXX±
PHONE: (408) 284-8200	#	
San Jose, CA 95138	ANGULAR	DECIMAL
6024 Silver Creek Valley	IFIED	UNLESS SPECIFIED
)		TOLER ANCES

JG	11/19/10	1 ADD LAND PATTERN	9
JG	11/19/10	0   INITIAL RELEASE	8
APPROVE	DATE	:V DESCRIPTION	REV
		REVISIONS	

# **Ordering Information**

Part / Order Number	Shipping Packaging	Package	Temperature
9DMV0441AKILF	Tubes	24-pin VFQFPN	-40 to +85° C
9DMV0441AKILFT	Tape and Reel	24-pin VFQFPN	-40 to +85° C

<sup>&</sup>quot;LF" to the suffix denotes Pb-Free configuration, RoHS compliant.

### **Revision History**

Rev.	Initiator	Issue Date	Description	Page #
			Updated Electrical Tables with Char data	
Α	RDW	9/24/2014	Updated General Description	Various
			3. Move to final	
В	RDW	1/26/2015	Updated package drawing and dimensions	9

<sup>&</sup>quot;A" is the device revision designator (will not correlate with the datasheet revision).

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Drivers & Distribution category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

8501BYLF P9090-0NLGI8 854110AKILF 83210AYLF NB6VQ572MMNG HMC6832ALP5LETR RS232-S5 6ES7390-1AF30-0AA0
CDCVF2505IDRQ1 NB7L572MNR4G SY100EP33VKG HMC7043LP7FETR ISPPAC-CLK5520V-01T100C EC4P-221-MRXD1
6EP1332-1SH71 6ES7222-1BH32-0XB0 AD246JN AD246JY AD9510BCPZ AD9510BCPZ-REEL7 AD9511BCPZ AD9511BCPZ-REEL7
AD9512BCPZ AD9512UCPZ-EP AD9513BCPZ AD9514BCPZ AD9514BCPZ-REEL7 AD9515BCPZ-REEL7 AD9572ACPZLVD
AD9572ACPZPEC AD9513BCPZ-REEL7 ADCLK950BCPZ-REEL7 ADCLK950BCPZ AD9553BCPZ HMC940LC4B HMC6832ALP5LE
CSPUA877ABVG8 9P936AFLFT 49FCT3805ASOG 49FCT3805DQGI 49FCT3805EQGI 49FCT3805SOG 49FCT805CTQG
74FCT3807ASOG 74FCT3807EQGI 74FCT388915TEPYG 853S012AKILF 853S013AMILF 853S058AGILF 8SLVD1208-33NBGI