

PROGRAMMABLE TIMING CONTROL HUB FOR INTEL BASED SYSTEMS

9LRS3197

Recommended Application:

CK505 version 1-1 clock, with fully integrated voltage regulators and series resistors

Output Features:

- 2 - CPU differential low power push-pull pairs
- 1 - SRC differential low power push-pull pair
- 1 - SATA differential low power push-pull pair
- 1 - DOT differential low power push-pull pair
- 1 - REF, able to drive 3 loads, 14.318MHz
- 1 - 27MHz_SS/non_SS single-ended output pair


Features/Benefits:

- Supports spread spectrum modulation, 0 to -0.5% down spread for CPU and SRC clocks
- Uses external 14.318MHz crystal, external crystal load caps are required for frequency tuning

Key Specifications:

- CPU outputs cycle-cycle jitter < 85ps
- SRC outputs cycle-cycle jitter < 125ps
- +/- 100ppm frequency accuracy on all clocks

Pin Configuration



* Internal Pull-Up Resistor

** Internal Pull-Down Resistor

32-pin MLF

Pin Description

Pin#	Pin Name	Type	Pin Description
1	VDDDOT96MHz_3.3	PWR	Power pin for the DOT96MHz output 3.3V.
2	GNDDOT96MHz	PWR	Ground pin for the DOT96MHz output
3	DOT96T_LPR	OUT	True clock DOT96 output with integrated 33ohm series resistor. No 50ohm resistor to GND needed.
4	DOT96C_LPR	OUT	Complement clock DOT96 output with integrated 33ohm series resistor. No 50ohm resistor to GND needed.
5	VDD_27MHz	PWR	Power pin for the 27MHz output 3.3V.
6	27MHz_nonSS	OUT	27MHz non-spread output, 3.3V
7	27MHz_SS	OUT	27MHz spread output, 3.3V
8	GND27MHz	PWR	Ground pin for the 27MHz output
9	GND SATA	PWR	Ground pin for the SATA output 3.3V.
10	SATAT_LPR	OUT	True clock of differential 0.8V push-pull SATA output with integrated 33ohm series resistor. No 50ohm resistor to GND needed.
11	SATAC_LPR	OUT	Complementary clock of differential 0.8V push-pull SATA output with integrated 33ohm series resistor. No 50ohm resistor to GND needed.
12	GND SRC	PWR	Ground pin for the SRC outputs
13	SRCT1_LPR	OUT	True clock of differential 0.8V push-pull SRC output with integrated 33ohm series resistor. No 50ohm resistor to GND needed.
14	SRCC1_LPR	OUT	Complementary clock of differential 0.8V push-pull SRC output with integrated 33ohm series resistor. No 50ohm resistor to GND needed.
15	VDD SRC IO	PWR	1.05V to 3.3V from external power supply
16	*CPU_STOP#	IN	Stops all CPU clocks, except those set to be free running clocks
17	VDD SRC 3.3	PWR	Supply for SRC clocks, 3.3V nominal
18	VDD CPU IO	PWR	1.05V to 3.3V from external power supply
19	CPUC1_LPR	OUT	Complementary clock of differential pair 0.8V push-pull CPU outputs with integrated 33ohm series resistor. No 50 ohm resistor to GND needed.
20	CPUT1_LPR	OUT	True clock of differential pair 0.8V push-pull CPU outputs with integrated 33ohm series resistor. No 50 ohm resistor to GND needed.
21	GND CPU	PWR	Ground pin for the CPU outputs
22	CPUC0_LPR	OUT	Complementary clock of differential pair 0.8V push-pull CPU outputs with integrated 33ohm series resistor. No 50 ohm resistor to GND needed.
23	CPUT0_LPR	OUT	True clock of differential pair 0.8V push-pull CPU outputs with integrated 33ohm series resistor. No 50 ohm resistor to GND needed.
24	VDD CPU 3.3	PWR	Supply for CPU clocks, 3.3V nominal
25	CLKPWRGD/PD#_3.3	IN	Notifies CK505 to sample latched inputs, or iAMT entry/exit, or PWRDWN# mode
26	GND REF	PWR	Ground pin for the REF outputs.
27	X2	OUT	Crystal output, Nominally 14.318MHz
28	X1	IN	Crystal input, Nominally 14.318MHz.
29	VDD REF 3.3	PWR	Power pin for the XTAL and REF clocks, nominal 3.3V
30	REF_3L/FSLC_3.3**	I/O	14.318 MHz reference clock, which can drive 3 loads / 3.3V tolerant input for CPU frequency selection. Refer to input electrical characteristics for V_{iL_FS} and V_{iH_FS} values.
31	SDATA_3.3	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
32	SCLK_3.3	IN	Clock pin of SMBus circuitry, 3.3V tolerant.

General Description

The 9LRS3197 is a CK505 clock synthesizer. The 9LRS3197 provides a single-chip solution for Intel based systems. The 9LRS3197 is driven with a 14.318MHz crystal.

Functional Block Diagram




Table 1: CPU Frequency Select Table

FS _L C B0b7	CPU MHz	SRC MHz	REF MHz	DOT MHz
0 (Default)	133.33	100.00	14.318	96.00
1	100.00			

1. FS_LC is a low-threshold input. Please see V_{IL_FS} and V_{IH_FS} specifications in the Input/Supply/Common Output Parameters Table for correct values. Also refer to the Test Clarification Table.

Table 2: pin 6, 7 Configuration

B1b3	B1b2	B1b1	Pin 6	Pin 7	Spread	Comment
			MHz	MHz	%	
0	0	0	27MHz_nonSS	27MHz_SS	-1.75%	
0	0	1	27MHz_nonSS	27MHz_SS	+0.5%	
0	1	0	27MHz_nonSS	27MHz_SS	-0.5%	Default
0	1	1	27MHz_nonSS	27MHz_SS	-1%	
1	0	0	27MHz_nonSS	27MHz_SS	-1.5%	
1	0	1	27MHz_nonSS	27MHz_SS	-2%	
1	1	0	27MHz_nonSS	27MHz_SS	-0.75%	
1	1	1	27MHz_nonSS	27MHz_SS	-1.25%	

IO_Vout Select Table

b2	b1	b0	IO_Vout
0	0	0	N/A
0	0	0	N/A
0	1	0	0.5V
0	1	1	0.6V
1	0	0	0.7V
1	0	1	0.8V
1	1	0	0.9V
1	1	1	1.0V

* **Bold is default**

General SMBus serial interface information for the 9LRS3197

How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address $D2_{(H)}$
- ICS clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- ICS clock will **acknowledge**
- Controller (host) sends the data byte count = X
- ICS clock will **acknowledge**
- Controller (host) starts sending **Byte N through Byte N + X - 1**
- ICS clock will **acknowledge** each byte **one at a time**
- Controller (host) sends a Stop bit

How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address $D2_{(H)}$
- ICS clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- ICS clock will **acknowledge**
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address $D3_{(H)}$
- ICS clock will **acknowledge**
- ICS clock will send the data byte count = X
- ICS clock sends **Byte N + X - 1**
- ICS clock sends **Byte 0 through byte X (if $X_{(H)}$ was written to byte 0).**
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

Index Block Write Operation		
Controller (Host)		ICS (Slave/Receiver)
T	starT bit	
Slave Address $D2_{(H)}$		
WR	WRite	
		ACK
Beginning Byte = N		
		ACK
Data Byte Count = X		
		ACK
Beginning Byte N	X Byte	
○		ACK
○		○
○		○
○		○
Byte N + X - 1		
		ACK
P	stoP bit	

Index Block Read Operation		
Controller (Host)		ICS (Slave/Receiver)
T	starT bit	
Slave Address $D2_{(H)}$		
WR	WRite	
		ACK
Beginning Byte = N		
		ACK
RT	Repeat starT	
Slave Address $D3_{(H)}$		
RD	ReaD	
		ACK
		Data Byte Count = X
ACK		
		Beginning Byte N
ACK		
○		○
○		○
○		○
		Byte N + X - 1
N	Not acknowledge	
P	stoP bit	

Byte 0 FS Readback and PLL Selection Register

Bit	Name	Description	Type	0	1	Default
7	FSLC	CPU Freq. Sel. Bit	R			Latch
6	Reserved	Reserved	RW	-	-	0
5	Reserved	Reserved	RW	-	-	1
4	iAMT_EN	Set via SMBus	RW (Sticky "1")	Legacy Mode	iAMT Enabled	0
3	Reserved	Reserved	RW			0
2	Reserved	Reserved	RW	Reserved	Reserved	0
1	SATA_SEL	Select source for SATA clock	RW	SATA (SRC2 100MHz_SS) = SRC_Main	SATA (100MHz non_SS) = SATA PLL	0
0	PD_Restore	1 = on Power Down de-assert return to last known state 0 = clear all SMBus configurations as if cold power-on and go to latches open state This bit is ignored and treated at '1' if device is in iAMT mode.	RW	Configuration Not Saved	Configuration Saved	1

Byte 1 DOT96 Select and PLL3 Quick Config Register,

Bit	Name	Description	Type	0	1	Default
7	Reserved	Reserved	RW	-	-	1
6	CK505 PLL1_SSC_SEL	Select 0.5% down or center SSC	RW	Down spread	Center spread	0
5	Reserved	Reserved	RW	-	-	1
4	PLL3_CF3	PLL3 Quick Config Bit 3	RW	See Table 2: pin 6/7 Configuration		0
3	PLL3_CF2	PLL3 Quick Config Bit 2	RW			0
2	PLL3_CF1	PLL3 Quick Config Bit 1	RW			1
1	PLL3_CF0	PLL3 Quick Config Bit 0	RW			0
0	Reserved	Reserved	RW	-	-	1

Byte 2 Output Enable Register

Bit	Name	Description	Type	0	1	Default
7	REF_3L_OE	Output enable for REF0, if disabled output is tri-stated	RW	Output Disabled	Output Enabled	1
6	Reserved	Reserved	RW	-	-	1
5	Reserved	Reserved	RW	-	-	1
4	Reserved	Reserved	RW	-	-	1
3	Reserved	Reserved	RW	-	-	1
2	Reserved	Reserved	RW	-	-	1
1	Reserved	Reserved	RW	-	-	1
0	Reserved	Reserved	RW	-	-	1

Byte 3 Output Enable Register

Bit	Name	Description	Type	0	1	Default
7	Reserved	Reserved	RW	-	-	1
6	Reserved	Reserved	RW	-	-	1
5	Reserved	Reserved	RW	-	-	1
4	Reserved	Reserved	RW	-	-	1
3	Reserved	Reserved	RW	-	-	1
2	Reserved	Reserved	RW	-	-	1
1	Reserved	Reserved	RW	-	-	1
0	Reserved	Reserved	RW	-	-	1

Byte 4 Output Enable and Spread Spectrum Disable Register

Bit	Name	Description	Type	0	1	Default
7	Reserved	Reserved	RW	-	-	1
6	SATA_OE	Output enable for SATA	RW	Output Disabled	Output Enabled	1
5	SRC1_OE	Output enable for SRC1	RW	Output Disabled	Output Enabled	1
4	DOT96_OE	Output enable for DOT96	RW	Output Disabled	Output Enabled	1
3	CPU1_OE	Output enable for CPU1	RW	Output Disabled	Output Enabled	1
2	CPU0_OE	Output enable for CPU0	RW	Output Disabled	Output Enabled	1
1	SSC_EN1 (MSB)	SSC_EN1 (MSB)	RW	00=All Spread OFF 01=Reserved 10=Reserved 11=All Spread ON		1
0	SSC_EN0 (LSB)	SSC_EN0 (LSB)	RW			1

Byte 5 Reserved Register

Bit	Name	Description	Type	0	1	Default
7	Reserved	Reserved	RW	-	-	1
6	Reserved	Reserved	RW	-	-	1
5	Reserved	Reserved	RW	-	-	1
4	Reserved	Reserved	RW	-	-	1
3	Reserved	Reserved	RW	-	-	1
2	Reserved	Reserved	RW	-	-	1
1	Reserved	Reserved	RW	-	-	1
0	Reserved	Reserved	RW	-	-	1

Byte 6 Slew Rate Control Register

Bit	Name	Description	Type	0	1	Default
7	Reserved	Reserved	RW	-	-	0
6	Reserved	Reserved	RW	-	-	0
5	REF Slew	Slew Rate Control	RW	2 V/ns	1 V/ns	0
4	Reserved	Reserved	RW	-	-	0
3	27MHz Slew	Slew Rate Control	RW	2 V/ns	1 V/ns	0
2	Reserved	Reserved	RW	-	-	0
1	Reserved	Reserved	RW	-	-	0
0	Reserved	Reserved	RW	-	-	0

Byte 7 Vendor ID/ Revision ID

Bit	Name	Description	Type	0	1	Default
7	Rev Code Bit 3	Revision ID	R	Vendor specific		0
6	Rev Code Bit 2		R			0
5	Rev Code Bit 1		R			0
4	Rev Code Bit 0		R			0
3	Vendor ID bit 3	Vendor ID ICS is 0001, binary	R			0
2	Vendor ID bit 2		R			0
1	Vendor ID bit 1		R			0
0	Vendor ID bit 0		R			1

Byte 8 Device ID and Output Enable Register

Bit	Name	Description	Type	0	1	Default
7	Device_ID3	Table of Device identifier codes, used for differentiating between CK505 package options, etc.	R	See Device ID Table		1
6	Device_ID2		R			0
5	Device_ID1		R			0
4	Device_ID0		R			0
3	Reserved	Reserved	RW	-	-	0
2	Reserved	Reserved	RW	-	-	0
1	27MHz_nonSS_OE	Output enable for 27MHz_nonSS	RW	Disabled	Enabled	1
0	27MHz_SS_OE	Output enable for 27MHz_SS	RW	Disabled	Enabled	1

Byte 9 Output Control Register

Bit	Name	Description	Type	0	1	Default
7	Reserved	Reserved	RW	-	-	0
6	Reserved	Reserved	R	-	-	0
5	Reserved	Reserved	RW	-	-	1
4	Reserved	Reserved	RW	-	-	0
3	Reserved	Reserved	RW	-	-	0
2	IO_VOUT2	IO Output Voltage Select (Most Significant Bit)	RW	See Table 3: V_IO Selection (Default is 0.8V)		1
1	IO_VOUT1	IO Output Voltage Select	RW			0
0	IO_VOUT0	IO Output Voltage Select (Least Significant Bit)	RW			1

Byte 10 Output Control Register

Bit	Name	Description	Type	0	1	Default
7	Reserved	Reserved	RW	-	-	0
6	Reserved	Reserved	RW	-	-	0
5	Reserved	Reserved	RW	-	-	0
4	Reserved	Reserved	RW	-	-	0
3	Reserved	Reserved	RW	-	-	0
2	Reserved	Reserved	RW	-	-	0
1	CPU 1 Stop Enable	Enables control of CPU1 with CPU_STOP#	RW	Free Running	Stoppable	1
0	CPU 0 Stop Enable	Enables control of CPU 0 with CPU_STOP#	RW	Free Running	Stoppable	1

Byte 11 Reserved Register

Bit	Name	Description	Type	0	1	Default
7	Reserved	Reserved	RW			0
6	Reserved	Reserved	RW			0
5	Reserved	Reserved	RW			0
4	Reserved	Reserved	RW			0
3	Reserved	Reserved	RW	-	-	0
2	CPU1_AMT_EN	M1 mode clk enable	RW	Disable	Enable	1
1	PCI-E_GEN2	Determines if PCI-E Gen2 compliant	R	non-Gen2	PCI-E Gen2 Compliant	1
0	Reserved	Reserved	RW	-	-	1

Byte 12 Byte Count Register

Bit	Name	Description	Type	0	1	Default
7	Reserved		RW			0
6	Reserved		RW			0
5	BC5	Read Back byte count register, max bytes = 32	RW			0
4	BC4		RW			0
3	BC3		RW			1
2	BC2		RW			1
1	BC1		RW			0
0	BC0		RW			1

Absolute Maximum Ratings - DC Parameters

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	Notes
Maximum Supply Voltage	VDDxxx	Supply Voltage		4.6	V	7
Maximum Supply Voltage	VDDxxx_IO	Low-Voltage Differential I/O Supply		3.8	V	7
Maximum Input Voltage	V _{IH}	3.3V Inputs		4.6	V	4,5,7
Minimum Input Voltage	V _{IL}	Any Input	GND - 0.5		V	4,7
Storage Temperature	T _s	-	-65	150	°C	4,7
Input ESD protection	ESD prot	Human Body Model	2000		V	6,7

¹Guaranteed by design and characterization, not 100% tested in production.

²Operation under these conditions is neither implied, nor guaranteed.

³Maximum input voltage is not to exceed VDD

Electrical Characteristics - Input/Supply/Common Output DC Parameters

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	Notes
Ambient Operating Temp	T _{ambient}	-	0	70	°C	
Supply Voltage	VDDxxx	Supply Voltage	3.135	3.465	V	
Supply Voltage	VDDxxx_IO	Low-Voltage Differential I/O Supply	0.9975	3.465	V	
Input High Voltage	V _{IHSE}	Single-ended 3.3V inputs	2	V _{DD} + 0.3	V	3
Input Low Voltage	V _{ILSE}	Single-ended 3.3V inputs	V _{SS} - 0.3	0.8	V	3
Low Threshold Input- FSC = '1' Voltage	V _{IH_FSC}	3.3 V +/-5%	0.7	3.5	V	
Low Threshold Input-Low Voltage	V _{IL_FSC}	3.3 V +/-5%	V _{SS} - 0.3	0.35	V	
Input Leakage Current	I _{IN}	V _{IN} = V _{DD} , V _{IN} = GND	-5	5	uA	2
Input Leakage Current	I _{INRES}	Inputs with pull up or pull down resistors V _{IN} = V _{DD} , V _{IN} = GND	-200	200	uA	
Output High Voltage	V _{OHSE}	Single-ended outputs, I _{OH} = -1 mA	2.4		V	1
Output Low Voltage	V _{OLSE}	Single-ended outputs, I _{OL} = 1 mA		0.4	V	1
Operating Supply Current	I _{DDOP3.3}	Full Active, C _L = Full load; I _{DD} 3.3V		125	mA	
	I _{DDOPIO}	Full Active, C _L = Full load; I _{DD} IO		28	mA	
Input Frequency	F _I	V _{DD} = 3.3 V		15	MHz	
Pin Inductance	L _{pin}			7	nH	
Input Capacitance	C _{IN}	Logic Inputs	1.5	5	pF	
	C _{OUT}	Output pin capacitance		6	pF	
	C _{INX}	X1 & X2 pins		6	pF	
Clk Stabilization	T _{STAB}	From VDD Power-Up or de-assertion of PD to 1st clock		1.8	ms	
T _{fall_SE}	T _{FALL}	Fall/rise time of all 3.3V control inputs from 20-80%		10	ns	
T _{rise_SE}	T _{RISE}			10	ns	
SMBus Voltage	V _{DD}		2.7	5.5	V	
Low-level Output Voltage	V _{OLSMB}	@ I _{PULLUP}		0.4	V	
Current sinking at V _{OLSMB} = 0.4 V	I _{PULLUP}	SMB Data Pin	4		mA	
SCLK/SDATA Clock/Data Rise Time	T _{RI2C}	(Max V _{IL} - 0.15) to (Min V _{IH} + 0.15)		1000	ns	
SCLK/SDATA Clock/Data Fall Time	T _{FI2C}	(Min V _{IH} + 0.15) to (Max V _{IL} - 0.15)		300	ns	
Maximum SMBus Operating Frequency	F _{SMBUS}			100	kHz	
Spread Spectrum Modulation Frequency	f _{SSMOD}	Triangular Modulation	30	33	kHz	

Electrical Characteristics - Input/Supply/Common Output DC ParametersDC Parameters: (unless otherwise noted, guaranteed by design and characterization, not 100% tested in production).

¹Signal is required to be monotonic in this region.

²input leakage current does not include inputs with pull-up or pull-down resistors

³3.3V referenced inputs are: SCLK, SDATA, and CKPWRGD if selected.

⁴Intentionally blank

⁵Maximum V_{IH} is not to exceed VDD

⁶Human Body Model

⁷Operation under these conditions is neither implied, nor guaranteed.

⁸Frequency Select pins which have tri-level input

AC Electrical Characteristics - Low Power Differential Outputs

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	NOTES
Rising Edge Slew Rate	tSLR	Averaging on	2.5	5	V/ns	2, 3
Falling Edge Slew Rate	tFLR	Averaging on	2.5	5	V/ns	2, 3
Slew Rate Variation	tSLVAR	Averaging on		20	%	1, 6
Differential Voltage Swing	VSWING	Averaging off	300		mV	2
Crossing Point Voltage	VXABS	Averaging off	300	550	mV	1,4,5
Crossing Point Variation	VXABSVAR	Averaging off		140	mV	1,4,9
Maximum Output Voltage	VHIGH	Averaging off		1150	mV	1,7
Minimum Output Voltage	VLOW	Averaging off	-300		mV	1,8
Duty Cycle	DCYC	Averaging on	45	55	%	2
CPU Skew	CPUSKEW	Averaging on		100	ps	
SRC_SATA Skew	SRCSKEW	Differential Measurement		300	ps	1

NOTES on DIF Output AC Specs: (unless otherwise noted, guaranteed by design and characterization, not 100% tested in production).

¹ Measurement taken for single ended waveform on a component test board (not in system)

² Measurement taken from differential waveform on a component test board. (not in system)

³ Slew rate emasured through V_swing voltage range centered about differential zero

⁴ Vcross is defined at the voltage where Clock = Clock#, measured on a component test board (not in system)

⁵ Only applies to the differential rising edge (Clock rising, Clock# falling)

⁶ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage

⁷ The max voltage including overshoot.

⁸ The min voltage including undershoot.

⁹ The total variation of all Vcross measurements in any particular system. Note this is a subset of V_cross min/mas (V_Cross absolute) allowed. The intent is to limit Vcross induced modulation by setting C_cross_delta to be smaller than V_Cross absolute

Clock Jitter Specifications - Low Power Differential Outputs

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	NOTES
CPU Jitter - Cycle to Cycle	CPW _{C2C}	Differential Measurement		85	ps	1,2
SRC Jitter - Cycle to Cycle	SRCJ _{C2C}	Differential Measurement		125	ps	1,2,3
SATA Jitter - Cycle to Cycle	SATAJ _{C2C}	Differential Measurement		125	ps	1,2
DOT Jitter - Cycle to Cycle	DOTJ _{C2C}	Differential Measurement		250	ps	1,2
SRC Phase Jitter	t _{jphasePLL}	PCIe Gen 1		86	ps (p-p)	1,2
	t _{jphaseLo}	PCIe Gen 2 10kHz < f < 1.5MHz		3	ps (RMS)	1,4
	t _{jphaseHigh}	PCIe Gen 2 1.5MHz < f < Nyquist (50MHz)		3.1	ps (RMS)	1,4

*TA = 0 - 70°C; Supply Voltage VDD = 3.3V +/- 5%, Rs = 0ohms, CL = 2pF

¹ Unless otherwise noted, guaranteed by design and characterization, not 100% tested in production.

² Jitter specs are specified as measured on a clock characterization board. System designers need to take special care not to use these numbers, as the in-system performance will be somewhat degraded. The receiver EMITS (chispet or CPU) will have the receiver requirements.

³ Phase jitter requirement: The designated Gen2 outputs will meet the reference clock jitter requirements from the PCI Express Gen2 Base Spec. The test is performed on a component test board under quiet conditions with all outputs on.

⁴ See <http://www.pcisig.com> for complete specs

Electrical Characteristics - REF-14.318MHz

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	Notes
Long Accuracy	ppm	see Tperiod min-max values	-100	100	ppm	2, 4
Clock period	Tperiod	14.318MHz output nominal	69.82033	69.86224	ns	2, 3
Absolute min/max period	Tabs	14.318MHz output nominal	69.83400	70.84800	ns	2
CLK High Time	THIGH		29.97543	38.46654	V	
CLK Low time	TLOW		29.57543	38.26654	V	
Output High Voltage	VOH	IOH = -1 mA	2.4		V	
Output Low Voltage	VOL	IOL = 1 mA		0.4	V	
Output High Current	IOH	VOH @MIN = 1.0 V, VOH@MAX = 3.135 V	-33	-33	mA	
Output Low Current	IOL	VOL @MIN = 1.95 V, VOL @MAX = 0.4 V	30	38	mA	
Rising Edge Slew Rate	tSLR	Measured between 0.8V and 2.0V	1	4	V/ns	1
Falling Edge Slew Rate	tFLR	Measured between 2.0V and 0.8V	1	4	V/ns	1
Duty Cycle	dt1	VT = 1.5 V	45	55	%	2
Jitter, Cycle to cycle	tjcc-cyc	VT = 1.5 V		1000	ps	2

NOTES on SE outputs: (unless otherwise noted, guaranteed by design and characterization, not 100% tested in production).

¹Edge rate is measured between 0.8V to 2.0V.

²Duty cycle, Period and Jitter are measured with respect to 1.5V

³The average period over any 1us period of time

⁴Using frequency counter with the measurement interval equal or greater that 0.15s, target frequencies are 14.318180 MHz, 33.333333MHz and 48.000000MHz

Electrical Characteristics - 27MHz Spread / 27MHz NonSpread

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	Notes
Long Accuracy	ppm	see Tperiod min-max values	-50	50	ppm	1,2
			-15	15		1,2,3
Clock period	Tperiod	27.000MHz output nominal	37.0365	37.0376		
Output High Voltage	VOH	IOH = -1 mA	2.4		V	1
Output Low Voltage	VOL	IOL = 1 mA		0.55	V	1
Output High Current	IOH	VOH @MIN = 1.0 V	-29		mA	1
		VOH@MAX = 3.135 V		-23	mA	1
Output Low Current	IOL	VOL @ MIN = 1.95 V	29		mA	1
		VOL @ MAX = 0.4 V		27	mA	1
Rising Edge Rate	t _{slewr/r}	Measured between 0.8V and 2.0V	1	4	V/ns	1
Falling Edge Rate	t _{slewr/f}	Measured between 2.0V and 0.8V	1	4	V/ns	1
Duty Cycle	dt _T	VT = 1.5 V	45	55	%	1
Jitter	t _{tj}	Long Term (10us)		800	ps	1,4
	t _{tpk-pk}		-250	250	ps	1
	t _{tjcc-cyc}	VT = 1.5 V		500	ps	1


*TA = 0 - 70°C; Supply Voltage VDD = 3.3 V +/-5%

¹Guaranteed by design and characterization, not 100% tested in production.

²All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFOUT is at 14.31818MHz

³At nominal voltage and temperature

⁴27MHz-Non-spread only



**THERMALLY ENHANCED, VERY THIN, FINE PITCH
 QUAD FLAT / NO LEAD PLASTIC PACKAGE**

DIMENSIONS

SYMBOL	MIN.	MAX.
A	0.8	1.0
A1	0	0.05
A3	0.20 Reference	
b	0.18	0.3
e	0.50 BASIC	

DIMENSIONS

SYMBOL	ICS 32L TOLERANCE
N	32
N _D	8
N _E	8
D x E BASIC	5.00 x 5.00
D2 MIN. / MAX.	3.0/ 3.3
E2 MIN. / MAX.	3.0/ 3.3
L MIN. / MAX.	0.30 / 0.50

Marking Diagram



Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature
9LRS3197AKLF	Trays	32-pin MLF	0 to +70° C
9LRS3197AKLFT	Tape and Reel	32-pin MLF	0 to +70° C

"A" is the device revision designator (will not correlate to the datasheet revision)
 "LF" denotes Pb-free, RoHS compliant package

Revision History

Rev.	Issue Date	Description	Page #
A	01/17/11	Release to final	
B	07/29/11	Updated "Electrical Characteristics - Input/Supply/Common Output DC Parameters" table	
C	08/22/11	Updated Electrical parameters and ordering info table	9-12

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015
408-284-8200
Fax: 408-284-2775

For Tech Support

408-284-6578
pcclockhelp@idt.com

Corporate Headquarters

Integrated Device Technology, Inc.
6024 Silver Creek Valley Road
San Jose, CA 95138
United States
800 345 7015
+408 284 8200 (outside U.S.)

Asia Pacific and Japan

IDT Singapore Pte. Ltd.
1 Kallang Sector #07-01/06
KolamAyer Industrial Park
Singapore 349276
Phone: 65-6-744-3356
Fax: 65-6-744-1764

Europe

IDT Europe Limited
321 Kingston Road
Leatherhead, Surrey
KT22 7TU
England
Phone: 44-1372-363339
Fax: 44-1372-378851



© 2011 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, ICS, and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners.
Printed in USA

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Clock Generators & Support Products](#) category:

Click to view products by [Renesas](#) manufacturer:

Other Similar products are found below :

[CV183-2TPAG](#) [950810CGLF](#) [9DBV0741AKILF](#) [9VRS4420DKLF](#) [CY25404ZXI226](#) [CY25422SXI-004](#) [MPC9893AE](#) [NB3H5150-01MNTXG](#) [PL602-20-K52TC](#) [ICS557GI-03LF](#) [PI6LC48P0101LIE](#) [82P33814ANLG](#) [840021AGLF](#) [ZL30244LFG7](#) [PI6LC48C21LE](#) [ZL30245LFG7](#) [PI6LC48P0405LIE](#) [PI6LC48P03LE](#) [MAX24505EXG+](#) [ZL30163GDG2](#) [5L1503L-000NVGI8](#) [ZL30156GGG2](#) [ZL30673LFG7](#) [MAX24188ETK2](#) [ZL30152GGG2](#) [5L1503-000NVGI8](#) [PI6C557-01BZHIEX](#) [PI6LC48C21LIE](#) [CY2542QC002](#) [5P35023-106NLGI](#) [5X1503L-000NLGI8](#) [ZL30121GGG2V2](#) [ZL30282LDG1](#) [ZL30102QDG1](#) [ZL30159GGG2](#) [DS1070K](#) [ZL30145GGG2](#) [ZL30312GKG2](#) [MAX24405EXG2](#) [ZL30237GGG2](#) [SY100EL34LZG](#) [9FGV1002BQ506LTGI](#) [AD9518-4ABCPZ](#) [MX852BB0030](#) [PI6LC4840ZHE](#) [AD9516-0BCPZ-REEL7](#) [AD9574BCPZ-REEL7](#) [PL602-21TC-R](#) [ZL30105QDG1](#) [ZL30100QDG1](#)