

ULTRA MOBILE PC CLOCK FOR AUTOMOTIVE USE ICS9UMS9633BW

Recommended Application:

Poulsbo Based Ultra-Mobile PC (UMPC) for Automotive Use

Output Features:

- 3 CPU low power differential push-pull pairs
- 3 SRC low power differential push-pull pairs
- 1 LCD100 SSCD low power differential push-pull pair
- 1 DOT96 low power differential push-pull pair
- 1 REF, 14.31818MHz, 3.3V SE output

Features/Benefits:

- AEC Q100 compliant
- Supports ULV CPUs with 67 to 167 MHz CPU outputs
- Dedicated TEST/SEL and TEST/MODE pins saves isolation resistors on pins
- CPU STOP# input for power manangment
- · Fully integrated Vreg
- Integrated series resistors on differential outputs
- 1.5V VDD IO operation, 3.3V VDD core and REF supply pin for REF
- -40 to +85C operating range

SSOP Pin Configuration

REF GNDREF VDDCORE_3.3 FSC_L TEST_MODE TEST_SEL SCLK SDATA VDDCORE_3.3 VDDIO_1.5 DOT96C_LPR DOT96T_LPR GNDDOT GNDLCD LCD100C_LPR	2 3 4 5 6 7 8 9 10 11 12 13 14 15	UMS9633	18 VDDREF_3.3 17 X1 16 X2 15 CLKPWRGD#/PD_3.3 14 CPU_STOP# 13 CPUT0_LPR 14 CPUC0_LPR 17 VDDIO_1.5 18 GNDCPU 18 CPUC1_LPR
VDDCORE 33	a	\sim	IN GNDCPLI
		\mathcal{L}	
		\mathcal{O}	
			
GNDLCD	14	2 :	GNDCPU
LCD100T_LPR	16	<u>ග</u> :	3 CPUC2_LPR
VDDIO_1.5	17		S2 FSB_L
VDDCORE_3.3	18		31 *CR#2
*CR#0	19	(30 SRCT2_LPR
GNDSRC	20	2	9 SRCC2_LPR
SRCC0_LPR	21	2	8 GNDSRC
SRCT0_LPR	22	2	7 SRCT1_LPR
*CR#1	23		SRCC1_LPR
VDDCORE_3.3			

48 SSOP Package

^{*} indicates inputs with internal pull up of ~10Kohm to 3.3V


SSOP Pin Description

PIN#	PIN NAME	TYPE	DESCRIPTION
1	REF	OUT	14.318 MHz reference clock.
2	GNDREF	PWR	Ground pin for the REF outputs.
3	VDDCORE_3.3	PWR	3.3V power for the PLL core
4	FSC_L	IN	Low threshold input for CPU frequency selection. Refer to input electrical
4	I 30_L	IIN	characteristics for Vil_FS and Vih_FS values.
5	TEST_MODE	IN	TEST_MODE is a real time input to select between Hi-Z and REF/N divider mode
3	TEST_INIODE	1111	while in test mode. Refer to Test Clarification Table.
			TEST_SEL: latched input to select TEST MODE
6	TEST_SEL	IN	1 = All outputs are tri-stated for test
			0 = All outputs behave normally.
7	SCLK	IN	Clock pin of SMBus circuitry, 5V tolerant.
8	SDATA	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
9	VDDCORE_3.3	PWR	3.3V power for the PLL core
10	VDDIO_1.5	PWR	Power supply for low power differential outputs, nominal 1.5V.
11	DOT96C_LPR	OUT	Complementary clock of low power differential pair for 96.00MHz DOT clock. No
	DO 190C_EI TI	001	50ohm resistor to GND needed. No Rs needed.
12	DOT96T_LPR	OUT	True clock of low power differential pair for 96.00MHz DOT clock. No 50ohm resistor
12	DO 1901_EI 11	001	to GND needed. No Rs needed.
13	GNDDOT	PWR	Ground pin for DOT clock output
14	GNDLCD	PWR	Ground pin for LCD clock output
15	LCD100C_LPR	OUT	Complementary clock of low power differential pair for LCD100 SS clock. No 50ohm
13	LODIOOC_ELT	001	resistor to GND needed. No Rs needed.
16	LCD100T_LPR	OUT	True clock of low power differential pair for LCD100 SS clock. No 50ohm resistor to
10	LODIOOI_LI II	001	GND needed. No Rs needed.
17	VDDIO_1.5	PWR	Power supply for low power differential outputs, nominal 1.5V.
18	VDDCORE_3.3	PWR	3.3V power for the PLL core
19	*CR#0	IN	Clock request for SRC0, 0 = enable, 1 = disable
20	GNDSRC	PWR	Ground pin for the SRC outputs
21	SRCC0_LPR	OUT	Complementary clock of differential 0.8V push-pull SRC output with integrated 33ohm
	611000_Ei 11	001	series resistor. No 50ohm resistor to GND needed.
22	SRCT0_LPR	OUT	True clock of differential 0.8V push-pull SRC output with integrated 33ohm series
		501	resistor. No 50ohm resistor to GND needed.
23	*CR#1	IN	Clock request for SRC1, 0 = enable, 1 = disable
24	VDDCORE_3.3	PWR	3.3V power for the PLL core

SSOP Pin Description (continued)

25 VDDIO_1.5 26 SRCC1_LPR OUT OUT Complementary clock of differential 0.8V push-pull SRC output viseries resistor. No 50ohm resistor to GND needed. 27 SRCT1_LPR OUT True clock of differential 0.8V push-pull SRC output with integrative resistor. No 50ohm resistor to GND needed. 28 GNDSRC PWR Ground pin for the SRC outputs OUT Complementary clock of differential 0.8V push-pull SRC output with integrative resistor. No 50ohm resistor to GND needed. OUT Complementary clock of differential 0.8V push-pull SRC output viseries resistor. No 50ohm resistor to GND needed. True clock of differential 0.8V push-pull SRC output viseries resistor. No 50ohm resistor to GND needed. True clock of differential 0.8V push-pull SRC output with integrative resistor. No 50ohm resistor to GND needed. IN Clock request for SRC2, 0 = enable, 1 = disable Low threshold input for CPU frequency selection. Refer to input characteristics for Vil_FS and Vih_FS values.	with integrated 33ohm
series resistor. No 50ohm resistor to GND needed. 27 SRCT1_LPR OUT True clock of differential 0.8V push-pull SRC output with integra resistor. No 50ohm resistor to GND needed. 28 GNDSRC PWR Ground pin for the SRC outputs Complementary clock of differential 0.8V push-pull SRC output series resistor. No 50ohm resistor to GND needed. 30 SRCT2_LPR OUT True clock of differential 0.8V push-pull SRC output series resistor. No 50ohm resistor to GND needed. True clock of differential 0.8V push-pull SRC output with integra resistor. No 50ohm resistor to GND needed. IN Clock request for SRC2, 0 = enable, 1 = disable Low threshold input for CPU frequency selection. Refer to input characteristics for Vil_FS and Vih_FS values.	with integrated 33ohm
SRCT1_LPR OUT True clock of differential 0.8V push-pull SRC output with integral resistor. No 50ohm resistor to GND needed. PWR Ground pin for the SRC outputs SRCC2_LPR OUT OUT Complementary clock of differential 0.8V push-pull SRC output series resistor. No 50ohm resistor to GND needed. True clock of differential 0.8V push-pull SRC output series resistor. No 50ohm resistor to GND needed. True clock of differential 0.8V push-pull SRC output with integral resistor. No 50ohm resistor to GND needed. True clock of differential 0.8V push-pull SRC output with integral resistor. No 50ohm resistor to GND needed. IN Clock request for SRC2, 0 = enable, 1 = disable Low threshold input for CPU frequency selection. Refer to input characteristics for Vil_FS and Vih_FS values.	with integrated 33ohm ated 33ohm series
resistor. No 50ohm resistor to GND needed. 28 GNDSRC 29 SRCC2_LPR OUT OUT Complementary clock of differential 0.8V push-pull SRC output series resistor. No 50ohm resistor to GND needed. True clock of differential 0.8V push-pull SRC output with integral resistor. No 50ohm resistor to GND needed. True clock of differential 0.8V push-pull SRC output with integral resistor. No 50ohm resistor to GND needed. IN Clock request for SRC2, 0 = enable, 1 = disable Low threshold input for CPU frequency selection. Refer to input characteristics for Vil_FS and Vih_FS values.	with integrated 33ohm ated 33ohm series
resistor. No 50ohm resistor to GND needed. 28 GNDSRC 29 SRCC2_LPR OUT Complementary clock of differential 0.8V push-pull SRC output series resistor. No 50ohm resistor to GND needed. True clock of differential 0.8V push-pull SRC output with integrate resistor. No 50ohm resistor to GND needed. True clock of differential 0.8V push-pull SRC output with integrate resistor. No 50ohm resistor to GND needed. IN Clock request for SRC2, 0 = enable, 1 = disable Low threshold input for CPU frequency selection. Refer to input characteristics for Vil_FS and Vih_FS values.	ated 33ohm series
29 SRCC2_LPR OUT Complementary clock of differential 0.8V push-pull SRC output of series resistor. No 50ohm resistor to GND needed. 30 SRCT2_LPR OUT True clock of differential 0.8V push-pull SRC output with integrative resistor. No 50ohm resistor to GND needed. 31 *CR#2 IN Clock request for SRC2, 0 = enable, 1 = disable Low threshold input for CPU frequency selection. Refer to input characteristics for Vil_FS and Vih_FS values.	ated 33ohm series
series resistor. No 50ohm resistor to GND needed. 30 SRCT2_LPR OUT True clock of differential 0.8V push-pull SRC output with integrate resistor. No 50ohm resistor to GND needed. 31 *CR#2 IN Clock request for SRC2, 0 = enable, 1 = disable Low threshold input for CPU frequency selection. Refer to input characteristics for Vil_FS and Vih_FS values.	ated 33ohm series
SRCT2_LPR OUT Series resistor. No 500hm resistor to GND needed. True clock of differential 0.8V push-pull SRC output with integra resistor. No 500hm resistor to GND needed. IN Clock request for SRC2, 0 = enable, 1 = disable Low threshold input for CPU frequency selection. Refer to input characteristics for Vil_FS and Vih_FS values.	
resistor. No 50ohm resistor to GND needed. 31 *CR#2 IN Clock request for SRC2, 0 = enable, 1 = disable Low threshold input for CPU frequency selection. Refer to input characteristics for Vil_FS and Vih_FS values.	
resistor. No 50ohm resistor to GND needed. 31 *CR#2 IN Clock request for SRC2, 0 = enable, 1 = disable Low threshold input for CPU frequency selection. Refer to input characteristics for Vil_FS and Vih_FS values.	
32 FSB_L IN Low threshold input for CPU frequency selection. Refer to input characteristics for Vil_FS and Vih_FS values.	ala akida al
characteristics for Vil_FS and Vih_FS values.	al a state at
characteristics for Vil_FS and Vih_FS values.	eiectricai
Complementary clock of differential pair 0.8V push-pull CPI out	puts with integrated
33 CPUC2_LPR OUT 33ohm series resistor. No 50 ohm resistor to GND needed.	
True clock of differential pair 0.9V puch pull CPLI outputs with in	ntegrated 33ohm
34 CPUT2_LPR OUT Series resistor. No 50 ohm resistor to GND needed.	J
35 GNDCPU PWR Ground pin for the CPU outputs	
36 VDDIO_1.5 PWR Power supply for low power differential outputs, nominal 1.5V.	
37 VDDCORE_3.3 PWR 3.3V power for the PLL core	
Complementary clock of differential pair 0.9V puch pull CPLI out	puts with integrated
38 CPUC1_LPR OUT Complementary clock of differential pair 0.87 push-pull CPO out	
True clock of differential pair 0.8V push-pull CPLI outputs with in	ntegrated 33ohm
39 CPUT1_LPR OUT Series resistor. No 50 ohm resistor to GND needed.	J
40 GNDCPU PWR Ground pin for the CPU outputs	
41 VDDIO_1.5 PWR Power supply for low power differential outputs, nominal 1.5V.	
Complementary clock of differential pair 0.8V push-pull CPLI out	puts with integrated
42 CPUC0_LPR OUT 33ohm series resistor. No 50 ohm resistor to GND needed.	
True clock of differential pair 0.8V push-pull CPU outputs with in	ntegrated 33ohm
43 CPUT0_LPR OUT Inde clock of differential pair 0.89 pushipuli CP 0 outputs with it series resistor. No 50 ohm resistor to GND needed.	3
44 CPU_STOP# IN Stops CPU0 clock when enabled.	
This 3.3V LVTTL input is a level sensitive strobe used to determ	-
45 CLKPWRGD#/PD_3.3 IN are valid and are ready to be sampled. This is an active low input	_
active high input pin used to place the device into a power down	state.
46 X2 OUT Crystal output, Nominally 14.318MHz	
47 X1 IN Crystal input, Nominally 14.318MHz.	
48 VDDREF_3.3 PWR Power pin for the XTAL and REF clocks, nominal 3.3V	

Funtional Block Diagram



Power Groups

Pin Nu	mber		occription		
VDD	GND	ט	escription		
41, 46	40, 45	CPUCLK	Low power outputs		
42	40, 45	CFOCER	VDDCORE_3.3V		
30	25, 33 SRCCLK		Low power outputs		
29	25, 33	SHOOLK	VDDCORE_3.3V		
22	19	LCDCLK	Low power outputs		
23	19	LODGER	VDDCORE_3.3V		
15	18	DOT 96Mhz	Low power outputs		
14	10	DOT 96WITZ	VDDCORE_3.3V		
5	7	Xtal, REF			

Absolute Maximum Ratings

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	Notes
3.3V Supply Voltage	VDDxxx_3.3	Supply Voltage		3.9	V	1,2
1.5V Supply Voltage	VDDxxx_1.5	Supply Voltage		3.9	V	1,2
3.3_Input High Voltage	V _{IH3.3}	3.3V Inputs		VDD_3.3+ 0.3V	V	1,2,3
Minimum Input Voltage	V _{IL}	Any Input	GND - 0.5		V	1
Storage Temperature	Ts	-	-65	150	ů	1,2
Input ESD protection	ESD prot	Human Body Model	2000		V	1,2
input LOD protection	LOD PIO	Man Machine Model	200		V	1,2

Notes:

Electrical Characteristics - Input/Supply/Common Output Parameters

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	Notes
Ambient Operating Temp	T _{ambientlTEMP}	No Airflow	-40	85	°C	1
3.3V Supply Voltage	VDDxxx_3.3	3.3V +/- 5%	3.135	3.465	V	1
1.5V Supply Voltage	VDDxxx_1.5	1.5V - 5% to 3.3V + 5%	1.425	3.465	V	1
3.3V Input High Voltage	V _{IHSE3.3}	Single-ended inputs	2	$V_{DD} + 0.3$	V	1
3.3V Input Low Voltage	V _{ILSE3.3}	Single-ended inputs	V _{SS} - 0.3	0.8	٧	1
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}, V_{IN} = GND$	-5	5	uA	1
Input Leakage Current	I _{INRES}	Inputs with pull or pull down resistors. (CR# pins) $V_{IN} = V_{DD_{,}} V_{IN} = GND$	-200	200	uA	1
Output High Voltage	V _{OHSE}	Single-ended outputs, I _{OH} = -1mA	2.4		V	1
Output Low Voltage	V _{OLSE}	Single-ended outputs, I _{OL} = 1 mA		0.4	V	1
Low Threshold Input- High Voltage		3.3 V +/-5%	0.7	1.5	V	1
Low Threshold Input- Low Voltage	V_{IL_FS}	3.3 V +/-5%	V _{SS} - 0.3	0.35	٧	1
	I _{DD_DEFAULT}	3.3V supply, LCDPLL off		65	mA	1
Operating Supply Current	I _{DD_LCDEN}	3.3V supply, LCDPLL enabled		70	mA	1
5	I _{DD_IO}	1.5V supply, Differential IO current, all outputs enabled		55	mA	1
	I _{DD_PD3.3}	3.3V supply, Power Down Mode		2	mA	1
Power Down Current	I _{DD_PDIO}	1.5V IO supply, Power Down Mode		0.5	mA	1
Input Frequency	F _i	$V_{DD} = 3.3 \text{ V}$		15	MHz	2
Pin Inductance	L _{pin}			7	nΗ	1
	C _{IN}	Logic Inputs	1.5	5	pF	1
Input Capacitance	C _{OUT}	Output pin capacitance		6	pF	1
	C _{INX}	X1 & X2 pins		5	pF	1
Spread Spectrum Modulation Frequency	f _{SSMOD}	Triangular Modulation	30	33	kHz	1

¹Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied, nor guaranteed.

³ Maximum input voltage is not to exceed maximum VDD

AC Electrical Characteristics - Input/Common Parameters

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	Notes
Clk Stabilization	T _{STAB}	From VDD Power-Up or de- assertion of PD# to 1st clock		1.8	ms	1
Tdrive_SRC	T _{DRSRC}	SRC output enable after CR# assertion		15	ns	1
Tdrive_PD#	T _{DRPD}	Differential output enable after PD# de-assertion		300	us	1
Tdrive_CPU	T _{DRSRC}	CPU output enable after CPU_STOP# de-assertion		10	ns	1
Tfall_PD#	T _{FALL}	Fall/rise time of PD# and		5	ns	1
Trise_PD#	T _{RISE}	CPU_STOP# inputs		5	ns	1

AC Electrical Characteristics - Low Power Differential Outputs

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	NOTES
Rising Edge Slew Rate	t _{SLR}	Differential Measurement	0.5	6	V/ns	1,2
Falling Edge Slew Rate	t _{FLR}	Differential Measurement	0.5	6	V/ns	1,2
Rise/Fall Time Variation	t _{SLVAR}	Single-ended Measurement		125	ps	1
Maximum Output Voltage	V_{HIGH}	Includes overshoot		1150	mV	1
Minimum Output Voltage	V_{LOW}	Includes undershoot	-300		mV	1
Differential Voltage Swing	V _{SWING}	Differential Measurement	300		mV	1
Crossing Point Voltage	V _{XABS}	Single-ended Measurement	300	550	mV	1,3,4
Crossing Point Variation	V _{XABSVAR}	Single-ended Measurement		140	mV	1,3,5
Duty Cycle	D _{CYC}	Differential Measurement	45	55	%	1
CPU Jitter - Cycle to Cycle	CPUJ _{C2C}	Differential Measurement		85	ps	1
SRC Jitter - Cycle to Cycle	SRCJ _{C2C}	Differential Measurement		125	ps	1
DOT Jitter - Cycle to Cycle	DOTJ _{C2C}	Differential Measurement		250	ps	1
CPU[2:0] Skew	CPU _{SKEW10}	Differential Measurement		100	ps	1
SRC[2:0] Skew	SRC _{SKEW}	Differential Measurement		250	ps	1

Electrical Characteristics - REF-14.318MHz

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	Notes
Long Accuracy	ppm	see Tperiod min-max values	-300	300	ppm	1,2
Clock period	T _{period}	14.318MHz output nominal	69.8203	69.8622	ns	2
Absolute min/max period	T _{abs}	14.318MHz output nominal	69.8203	70.86224	ns	2
Output High Voltage	V _{OH}	I _{OH} = -1 mA	2.4		٧	1
Output Low Voltage	V _{OL}	I _{OL} = 1 mA		0.4	٧	1
Output High Current	I _{OH}	V _{OH} @MIN = 1.0 V, V _{OH} @MAX = 3.135 V	-33	-33	mA	1
Output Low Current	l _{OL}	V _{OL} @ MIN = 1.95 V, V _{OL} @ MAX = 0.4 V	30	38	mA	1
Rising Edge Slew Rate	t _{SLR}	Measured from 0.8 to 2.0 V	1	4	V/ns	1
Falling Edge Slew Rate	t _{FLR}	Measured from 2.0 to 0.8 V	1	4	V/ns	1
Duty Cycle	d _{t1}	V _T = 1.5 V	45	55	%	1
Jitter	t _{jcyc-cyc}	V _T = 1.5 V		1000	ps	1

Electrical Characteristics - SMBus Interface

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	Notes
SMBus Voltage	V_{DD}		2.7	3.3	٧	1
Low-level Output Voltage	V _{OLSMB}	@ I _{PULLUP}		0.4	٧	1
Current sinking at	1	SMB Data Pin	4		mΛ	4
$V_{OLSMB} = 0.4 V$	PULLUP	SIVIB Data Pin	4		mA	'
SCLK/SDATA	т	(Max VIL - 0.15) to		1000	ns	1
Clock/Data Rise Time	RI2C	(Min VIH + 0.15)		1000	115	•
SCLK/SDATA	т	(Min VIH + 0.15) to		300	ns	-1
Clock/Data Fall Time	FI2C	(Max VIL - 0.15)		300	115	'
Maximum SMBus Operating	Е	Block Mode		100	kHz	-1
Frequency	F _{SMBUS}	DIOCK Mode		100	NIΠΖ	1

Notes on Electrical Characteristics:

Clock Periods Differential Outputs with Spread Spectrum Enabled

Measureme	ent Window	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
Syn	nbol	Lg-	-SSC	-ppm error	0ppm	+ ppm error	+SSC	Lg+		
Defir	nition	Absolute Period	Short-term Average	Long-Term Average	Period	Long-Term Average	Short-term Average	Absolute Period		
		Minimum	Minimum	Minimum	Nominal	Maximum	Maximum	Maximum	Units	Notes
	SRC 100	9.87400	9.99900	9.99900	10.00000	10.00100	10.05130	10.17630	ns	1,2
Signal Name	CPU 100	9.91400	9.99900	9.99900	10.00000	10.00100	10.05130	10.13630	ns	1,2
ig a	CPU 133	7.41425	7.49925	7.49925	7.50000	7.50075	7.53845	7.62345	ns	1,2
s Z										

Clock Periods Differential Outputs with Spread Spectrum Disabled

	ent Window	1 Clock Lg-	1us -SSC	0.1s	0.1s 0ppm	0.1s + ppm error	1us +SSC	1 Clock Lg+		
Defir	nition	Absolute Period	Short-term Average	Long-Term Average	Period	Long-Term Average	Short-term Average	Absolute Period		
		Minimum	Minimum	Minimum	Nominal	Maximum	Maximum	Maximum	Units	Notes
ē	SRC 100	9.87400		9.99900	10.00000	10.00100		10.17630	ns	1,2
lam	CPU 100	9.91400		9.99900	10.00000	10.00100		10.13630	ns	1,2
<u>a</u>	CPU 133	7.41425		7.49925	7.50000	7.50075		7.62345	ns	1,2
Signal Name	CPU 166	5.91440		5.99940	6.00000	6.00060		6.11576	ns	1,2
S	DOT 96	10.16560		10.41560	10.41670	10.41770		10.66770	ns	1,2

 $^{^{1}\}mbox{Guaranteed}$ by design and characterization, not 100% tested in production.

¹Guaranteed by design and characterization, not 100% tested in production.

² Slew rate measured through Vswing centered around differential zero

³ Vxabs is defined as the voltage where CLK = CLK#

⁴ Only applies to the differential rising edge (CLK rising and CLK# falling)

⁵ Defined as the total variation of all crossing voltages of CLK rising and CLK# falling. Matching applies to rising edge rate of CLK and falling edge of CLK#. It is measured using a +/-75mV window centered on the average cross point where CLK meets CLK#.

⁶ All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF is at 14.31818MHz

⁷ Operation under these conditions is neither implied, nor guaranteed.

² All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFOUT is at 14.31818MHz

Table 1: CPU Frequency Select Table

FS _L C ¹	FS _L B¹	CPU MHz	SRC MHz	DOT MHz	LCD MHz	REF MHz
0	0	133.33				14.318
0	1	166.67	100.00	06.00	100.00	
1	0	100.00	100.00	96.00 100.00	14.318	
1	1	66.67				

FS_LC is a low-threshold input.Please see V_{IL_FS} and V_{IH_FS} specifications in the Input/Supply/Common Output Parameters Table for correct values.
 Also refer to the Test Clarification Table.

Table 2: LCD Spread Select Table (Pin 20/21)

B1b5	B1b4	B1b3	Spread %	Comment
0	0	0	-0.5%	LCD100
0	0	1	-1%	LCD100
0	1	0	-2%	LCD100
0	1	1	-2.5%	LCD100
1	0	0	+/- 0.25%	LCD100
1	0	1	+/-0.5%	LCD100
1	1	0	+/-1%	LCD100
1	1	1	+/-1.25%	LCD100

Table 3: CPU N-step Programming

CPU (MHz)	Р	Default N (hex)	Fcpu
133.33	3	64	= 4MHz x N/P
166.67	3	7D	= 4MHz x N/P
100.00	4	64	= 4MHz x N/P
200.00	2	64	= 4MHz x N/P

CPU Power Management Table

PD	CPU_STOP#	SMBus Register OE	CPU	CPU#
0	1	Enable	Running	Running
1	Χ	Enable	Low/20K	Low
0	0	Enable	High	Low
0	X	Disable	Low/20K	Low

SRC, LCD, DOT Power Management Table

PD	CR_x#	SMBus Register OE	SRC	SRC#	DOT/LCD	DOT#/LCD#
0	0	Enable	Running	Running	Running	Running
1	X	X	Low/20K	Low	Low/20K	Low
0	1	Enable	Low/20K	Low	Running	Running
0	Χ	Disable	Low/20K	Low	Low/20K	Low

REF Power Management Table

PD	SMBus Register OE	REF
0	Enable	Running
1	Χ	Low
0	Disable	Low

General SMBus serial interface information for the ICS9UMS9633BW

How to Write:

- · Controller (host) sends a start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) sends the data byte count = X
- ICS clock will acknowledge
- Controller (host) starts sending Byte N through Byte N + X -1
- ICS clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

In	dex Block W	/rit	e Operation		
Controller (Host)			ICS (Slave/Receiver)		
Τ	starT bit				
Slav	e Address D2 _(H)				
WR	WRite				
			ACK		
Beg	inning Byte = N				
			ACK		
Data	Byte Count = X				
			ACK		
Begir	nning Byte N				
			ACK		
	0	ţe			
	0	X Byte	0		
	0	×	0		
			0		
Byte N + X - 1					
			ACK		
Р	stoP bit				

. . D. . W.'. O .'

How to Read:

- · Controller (host) will send start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address D3 (H)
- ICS clock will *acknowledge*
- ICS clock will send the data byte count = X
- ICS clock sends Byte N + X -1
- ICS clock sends Byte 0 through byte X (if X_(H) was written to byte 8).
- · Controller (host) will need to acknowledge each byte
- Controllor (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

In	dex Block Rea	ad (Operation	
Cor	troller (Host)	IC	S (Slave/Receiver)	
Т	starT bit			
Slave	e Address D2 _(H)			
WR	WRite			
			ACK	
Begi	nning Byte = N			
	_		ACK	
RT	Repeat starT			
Slave	e Address D3 _(H)			
RD	ReaD			
		ACK		
			ata Byte Count = X	
	ACK			
			Beginning Byte N	
	ACK			
		ţ.	0	
	0	X Byte	0	
	0	$ \times $	0	
0				
			Byte N + X - 1	
N	Not acknowledge			
Р	stoP bit			

Byte 0 PLL & Divider Enable Register

Bit(s)	Pin #	Name	Description	Туре	0	1	Default
7	-	PLL1 Enable	This bit controls whether the PLL driving the CPU and SRC clocks is enabled or not.	RW	0 = Disabled	1 = Enabled	1
6	-	PLL2 Enable	This bit controls whether the PLL driving the DOT and clock is enabled or not.	RW	0 = Disabled	1 = Enabled	1
5	-	PLL3 Enable	This bit controls whether the PLL driving the LCD clock is enabled or not.	RW	0 = Disabled	1 = Enabled	1
4	-		Reserved				0
3	-	CPU Divider Enable	This bit controls whether the CPU output divider is enabled or not. NOTE: This bit should be automatically set to '0' if bit 7 is set to '0'.	RW	0 = Disabled	1 = Enabled	1
2	-	SRC Output Divider Enable	This bit controls whether the SRC output divider is enabled or not. NOTE: This bit should be automatically set to '0' if bit 7 is set to '0'.	RW	0 = Disabled	1 = Enabled	1
1	-	LCD Output Divider Enable	This bit controls whether the LCD output divider is enabled or not. NOTE: This bit should be automatically set to '0' if bit 5 is set to '0'.	RW	0 = Disabled	1 = Enabled	1
0	-	DOT Output Divider Enable	This bit controls whether the DOT output divider is enabled or not. NOTE: This bit should be automatically set to '0' if bit 6 is set to '0'.	RW	0 = Disabled	1 = Enabled	1

Byte 1 PLL SS Enable/Control Register

Dyte		LE 33 Enable/Control Register						
Bit(s)	Pin #	Name	Description	Type	0	1	Default	
7		PLL1 SS Enable	This bit controls whether PLL1 has spread enabled or not. Spread spectrum for PLL1 is set at -0.5% down-spread. Note that PLL1 drives the CPU and SRC clocks.	RW	0 = Disabled	1 = Enabled	1	
6		PLL3 SS Enable	This bit controls whether PLL3 has spread enabled or not. Note that PLL3 drives the SSC clock, and that the spread spectrum amount is set in bits 3-5.	RW	0 = Disabled	1 = Enabled	1	
5			These 3 bits select the frequency of PLL3 and the		Coo Toblo O	LCD Spread	0	
4		PLL3 FS Select	SSC clock when Byte 1 Bit 6 (PLL3 Spread	RW		t Table	0	
3			Spectrum Enable) is set.		Selec	I I ADIO	0	
2			Reserved					
1			Reserved					
0			Reserved				0	

Byte 2 Output Enable Register

Bit(s)	Pin #	Name	Description	Type	0	1	Default
7		CPU0 Enable	This bit controls whether the CPU[0] output buffer is enabled or not.	RW	0 = Disabled	1 = Enabled	1
6		CPU1 Enable	This bit controls whether the CPU[1] output buffer is enabled or not.	RW	0 = Disabled	1 = Enabled	1
5		CPU2 Enable	This bit controls whether the CPU[2] output buffer is enabled or not.	RW	0 = Disabled	1 = Enabled	1
4		SRC0 Enable	This bit controls whether the SRC[0] output buffer is enabled or not.	RW	0 = Disabled	1 = Enabled	1
3		SRC1 Enable	This bit controls whether the SRC[1] output buffer is enabled or not.	RW	0 = Disabled	1 = Enabled	1
2		SRC2 Enable	This bit controls whether the SRC[2] output buffer is enabled or not.	RW	0 = Disabled	1 = Enabled	1
1		DOT Enable	This bit controls whether the DOT output buffer is enabled or not.	RW	0 = Disabled	1 = Enabled	1
0		LCD100 Enable	This bit controls whether the LCD output buffer is enabled or not.	RW	0 = Disabled	1 = Enabled	1

Byte 3 Output Control Register

Byte	3	Output Control Reg	ister					
Bit(s)	Pin #	Name	Description	Type	0	1	Default	
7			Reserved					
6			Reserved				0	
5		REF Enable	This bit controls whether the REF output buffer is enabled or not.	RW	0 = Disabled	1 = Enabled	1	
4		REF Slew	These bits control the edge rate of the REF clock.	RW		Edge Rate n Edge Rate	10	
3		TILI SIEW	These bits control the edge rate of the FIET clock.	1100	10 = Fast Edge Rate 11 = Reserved		10	
2		CPU0 Stop Enable	This bit controls whether the CPU[0] output buffer is free-running or stoppable. If it is set to stoppable the CPU[0] output buffer will be disabled with the assertion of CPU_STP#.	RW	Free Running	Stoppable	0	
1		CPU1 Stop Enable	This bit controls whether the CPU[1] output buffer is free-running or stoppable. If it is set to stoppable the CPU[1] output buffer will be disabled with the assertion of CPU_STP#.	RW	Free Running	Stoppable	0	
0		CPU2 Stop Enable	This bit controls whether the CPU[2] output buffer is free-running or stoppable. If it is set to stoppable the CPU[2] output buffer will be disabled with the assertion of CPU_STP#.	RW	Free Running	Stoppable	0	

Byte 4 CPU PLL N Register

Bit(s)	Pin #	Name	Control Function	Type	0	1	Default		
Bit 7			Reserved				1		
Bit 6			Reserved				1		
Bit 5			Reserved						
Bit 4			Reserved						
Bit 3			Reserved				1		
Bit 2			Reserved				1		
Bit 1			Reserved						
Bit 0		CPU N Div8	N Divider Prog bit 8	RW		_	0		

Byte 5 CPU PLL/N Register

Dyte	อ	CPU PLL/N negister					
Bit(s)	Pin #	Name	Control Function	Type	0	1	Default
Bit 7		CPU N Div7		RW		Х	
Bit 6		CPU N Div6		RW	Default deper	Х	
Bit 5		CPU N Div5		RW	input fre	Х	
Bit 4		CPU N Div4	See Table 3: CPU N-step Programming	RW	Default for CPU	Х	
Bit 3		CPU N Div3	See Table 3. OF 0 N-Step Flogramming	RW	Default for all of	Х	
Bit 2		CPU N Div2		RW	is 6	Х	
Bit 1		CPU N Div1		RW	15 0	Х	
Bit 0		CPU N Div0		RW		Χ	

Byte 6 Reserved

Bit(s)	Pin #	Name	Control Function	Туре	0	1	Default		
Bit 7			Reserved				1		
Bit 6			Reserved				1		
Bit 5			Reserved						
Bit 4			Reserved						
Bit 3			Reserved				0		
Bit 2			Reserved				0		
Bit 1			Reserved				1		
Bit 0			Reserved				1		

Byte 7 Reserved

Bit(s)	Pin #	Name	Control Function	Type	0	1	Default		
Bit 7			Reserved						
Bit 6			Reserved				0		
Bit 5			Reserved						
Bit 4			Reserved						
Bit 3			Reserved						
Bit 2			Reserved				0		
Bit 1			Reserved						
Bit 0			Reserved				0		

Byte 8 Rese	erved	
-------------	-------	--

Bit(s)	Pin #	Name	Control Function	Type	0	1	Default
Bit 7			Reserved				0
Bit 6			Reserved				0
Bit 5			Reserved				0
Bit 4			Reserved				0
Bit 3			Reserved				0
Bit 2			Reserved				0
Bit 1			Reserved				0
Bit 0			Reserved				0

Byte 9 LCD100 PLL N Register

Bit(s)	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7		LCD100 N Div7		R			1
Bit 6		LCD100 N Div6		R			0
Bit 5		LCD100 N Div5		R			0
Bit 4		LCD100 N Div4	$LCD100 = (4MHz \times N)/4$	R	Write Byte 9 to	64h BEFORE	1
Bit 3		LCD100 N Div3	Default frequency is $(4 \times 64h)/4 = 100MHz$	R	enabling N	orogramming	0
Bit 2		LCD100 N Div2		R			1
Bit 1		LCD100 N Div1		R			1
Bit 0		LCD100 N Div0		R			0

Byte 10 Status Readback Register

			9.00.					
Bit(s)	Pin #	Name	Description	Type	0	1	Default	
7	37	FSB	Frequency Select B	R	See Table 1: 0	Latch		
6	9	FSC	Frequency Select C	R	Selec	Latch		
5	24	CR0# Readbk	Real time CR0# State Indicator	R	CR0# is Low	CR0# is High	Х	
4	28	CR1# Readbk	Real time CR1# State Indicator	R	CR1# is Low	CR1# is High	Х	
3	36	CR2# Readbk	Real time CR2# State Indicator	R	CR2# is Low	CR2# is High	Х	
2			Reserved					
1			Reserved					
0			Reserved				0	

Byte 11 Revision ID/Vendor ID Register

Bit(s)	Pin #	Name	Description	Type	0	1	Default
7		Rev Code Bit 3		R			Χ
6		Rev Code Bit 2	Revision ID	R		Χ	
5		Rev Code Bit 1	(0 for A rev)	R		Χ	
4		Rev Code Bit 0	R Vendor specific				Χ
3		Vendor ID bit 3		R	Vendoi	specific	0
2		Vendor ID bit 2	Vendor ID	R			0
1		Vendor ID bit 1	R		0		
0		Vendor ID bit 0					

Byte 12 Device ID Register

Bit(s)	Pin #	Name	Description	Type	0	1	Default	
7		DEV_ID3	Device ID MSB	R			0	
6		DEV_ID2	Device ID 2	R			0	
5		DEV_ID1	Device ID 1	R			1	
4		DEV_ID0	Device ID LSB	R			1	
3			Reserved	•		•	0	
2			Reserved				0	
1			Reserved					
0		Reserved						

Byte 13 Reserved Register

Bit(s)	Pin #	Name	Control Function	Type	0	1	Default		
Bit 7			Reserved						
Bit 6			Reserved				0		
Bit 5			Reserved						
Bit 4			Reserved						
Bit 3			Reserved				0		
Bit 2			Reserved						
Bit 1			Reserved						
Bit 0			Reserved				0		

Byte 14 Reserved Register

Bit(s)	Pin #	Name	Control Function	Type	0	1	Default		
Bit 7			Reserved				0		
Bit 6			Reserved				0		
Bit 5			Reserved						
Bit 4			Reserved						
Bit 3			Reserved				0		
Bit 2			Reserved						
Bit 1			Reserved						
Bit 0			Reserved						

Byte 15 Byte Count Register

Bit(s)	Pin #	Name	Control Function	Type	0	1	Default
Bit 7			Reserved				
Bit 6			Reserved				0
Bit 5		BC5	Byte Count 5	RW			0
Bit 4		BC4	Byte Count 4	RW	Specifies Num	ber of bytes to	0
Bit 3		BC3	Byte Count 3	RW	be read back d	uring an SMBus	1
Bit 2		BC2	Byte Count 2	RW	rea	ad.	1
Bit 1		BC1	Byte Count 1	RW	Default	is 0xF.	1
Bit 0		BC0	Byte Count LSB	RW			1

Bytes 16:40 are reserved


Byte 41 N Program Enable Register

Bit(s)	Pin #	Name	Control Function	Type	0	1	Default
Bit 7			Reserved				0
Bit 6			Reserved				0
Bit 5			Reserved				0
Bit 4		Reserved				0	
Bit 3		Reserved				0	
Bit 2		Reserved				0	
Bit 1		CPU N Enable	Enables CPU N programming	RW	Disabled	Enabled	0
Bit 0		LCD N Enable	Enables LCD N programming	RW	Disabled	Enabled	0

Test Clarification Table

Comments	Н		
	TEST_SEL HW PIN	TEST_MODE HW PIN	OUTPUT
	<0.35V	X	NORMAL
Power-up w/ TEST_SEL = 1 to enter test mode Cycle power to disable test mode	>0.7V	<0.35V	HI-Z
TEST_MODE>low Vth input TEST_MODE is a real time input	>0.7V	>0.7V	REF/N

SEE VARIATIONS



300 mil SSOP						
	In Millimeters		In Inches			
SYMBOL	COMMON DIMENSIONS		COMMON DIMENSIONS			
	MIN	MAX	MIN	MAX		
Α	2.41	2.80	.095	.110		
A1	0.20	0.40	.008	.016		
b	0.20	0.34	.008	.0135		
С	0.13	0.25	.005	.010		
D	SEE VAF	RIATIONS	SEE VARIATIONS			
E	10.03	10.68	.395	.420		
E1	7.40	7.60	.291	.299		
е	0.635	BASIC	0.025 BASIC			
h	0.38	0.64	.015	.025		
L	0.50	1.02	.020	.040		

VARIATIONS

Ν

N	Dn	nm.	D (inch)		
N	MIN	MAX	MIN	MAX	
48	15.75	16.00	.620	.630	

SEE VARIATIONS


Reference Doc.: JEDEC Publication 95, MO-118

10-0034

Ordering Information

9UMS9633BFW3LFT

Example:




User Recommended Reflow Profile

Pb-Free Plastic Surface Mount Package

Profile Feature	Pb-Free Assembly (260 °C)	
Preheat & Soak		
Temperature min (T _{smin})	150 °C	
Temperature max (T _{smax})	200 °C	
Time $(T_{smin} \text{ to } T_{smax})$ (t_s)	60-120 seconds	
Average ramp-up rate	3 °C/second max.	
(T _{smax} to T _p)	5 C/second max.	
Liquidous temperature (T _L)	217 °C	
Time at liquidous (t _L)	60-150 seconds	
Peak package body (T _P)*	260°C	
Time (t _P) ** within 5 °C of the specified	20** cocondo	
classification temperature (T _c)	30** seconds	
Average ramp-down rate (T _P to T _{smax})	6 °C/second max.	
Time 25 °C to peak temperature	8 minutes max.	

 $^{^{\}star}$ Tolerance for peak profile temperature (T $_{\rm P}$) is defined as a supplier minimum and a user maximum.

 $^{^{**}}$ Tolerance for time at peak profile temperature (t $_{_{
m P}}$) is defined as a supplier minimum and a user maximum.



Recommended Reflow Profile

Revision History

Rev.	Issue Date	Description	Page #
0.1	12/11/07	Initial Release	-
		1. Byte 4 default value changed to FF hex	
0.2	02/27/08	2. Byte 6 default value changed to F3 hex.	
0.3	04/23/08	Updated Ordering Information.	16
		1. Corrected Reference in Byte 5 to CPU NDIV8. Should refer to Byte 4, bit 0.	
		2. Corrected Reference in LCD100 NDIV to only refer to Byte 9	
		3. Corrected headings in clock period table.	
		4. Added N-step programming info.	
0.4	05/21/08	5. Corrected Byte 4 default value	Various
0.5	08/12/08	Added reflow profile.	17
0.6	11/12/08	Removed reference to 1.5V inputs	Various
Α	09/02/09	Released to final.	

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Generators & Support Products category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

CV183-2TPAG 950810CGLF 9DBV0741AKILF 9VRS4420DKLF CY25404ZXI226 CY25422SXI-004 MPC9893AE NB3H515001MNTXG PL602-20-K52TC ICS557GI-03LF PI6LC48P0101LIE 82P33814ANLG 840021AGLF ZL30244LFG7 PI6LC48C21LE
ZL30245LFG7 PI6LC48P0405LIE PI6LC48P03LE MAX24505EXG+ ZL30163GDG2 5L1503L-000NVGI8 ZL30673LFG7
MAX24188ETK2 ZL30152GGG2 5L1503-000NVGI8 PI6C557-01BZHIEX PI6LC48C21LIE CY2542QC002 5P35023-106NLGI
5X1503L-000NLGI8 ZL30121GGG2V2 ZL30282LDG1 ZL30102QDG1 ZL30159GGG2 DS1070K ZL30145GGG2 ZL30312GKG2
MAX24405EXG2 ZL30237GGG2 SY100EL34LZG AD9518-4ABCPZ MX852BB0030 PI6LC4840ZHE AD9516-0BCPZ-REEL7
AD9574BCPZ-REEL7 PL602-21TC-R ZL30105QDG1 ZL30100QDG1 ZL30142GGG2 ZL30250LDG1