## Description

The 9ZXL0651 is a low-power 6-output differential buffer that meets all the performance requirements of the Intel DB1200Z specification. It consumes $50 \%$ less power than standard HCSL devices and has internal terminations to allow direct connection to $85 \Omega$ transmission lines. It is suitable for PCI-Express Gen $1 / 2 / 3$ or QPI/UPI applications, and uses a fixed external feedback to maintain low drift for demanding QPI/UPI applications.

## Applications

Buffer for Romley, Grantley and Purley Servers, SSDs and PCle

## Output Features

- 6 - LP-HCSL Output Pairs w/integrated terminations (Zo $=85 \Omega$ )


## Features

- 25 MHz PFT clock delay management
- Low-Power-HCSL outputs with $\mathrm{Zo}=85 \Omega$; save power and board space - no termination resistors required. Ideal for blade servers.
- Space-saving 40-pin VFQFPN package
- Fixed feedback path for Ops input-to-output delay
- 6 OE\# pins; hardware control of each output
- PLL or bypass mode; PLL can dejitter incoming clock
- Selectable PLL bandwidth; minimizes jitter peaking in downstream PLLs
- Spread spectrum compatible; tracks spreading input clock for low EMI


## Key Specifications

- Cycle-to-cycle jitter < 50ps
- Output-to-output skew < 65ps
- Input-to-output delay variation < 50ps
- PCle Gen3 phase jitter < 1.0ps RMS
- QPI/UPI 9.6GT/s 12UI phase jitter < 0.2ps RMS


## Block Diagram



## Pin Configuration



## 40-VFQFPN

${ }^{\wedge}$ prefix indicates internal Pull-Up Resistor v prefix indicates Internal Pull-Dow $n$ Resistor ${ }^{\wedge} \mathrm{v}$ prefix indicates Internal Pull-Up/Dow n Resistor (biased to

VDD/2)
$5 \mathrm{~mm} \times 5 \mathrm{~mm} 0.4 \mathrm{~mm}$ pin pitch

## Power Management Table

| CKPWRGD_PD\# | DIF_IN/ | SMBus <br> DIF_IN\# | DIF(5:0)/ <br> EN bit | PLL STATE <br> IF NOT IN <br> DYPASS <br> DIF(5:0)\# |
| :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | Low/Low | OFF |
| 1 | Running | 0 | Low/Low | ON |
|  |  | 1 | Running | ON |

## PLL Operating Mode

| HiBW_BypM_LoBW\# | MODE |
| :---: | :---: |
| Low | PLL Lo BW |
| Mid | Bypass |
| High | PLL Hi BW |

NOTE: PLL is OFF in Bypass Mode

## Power Connections

| Pin Number |  |  |
| :---: | :---: | :---: |
| VDD | GND |  |
| 1 | 41 | Analog PLL |
| 5 | 4 | Analog Input |
| $12,16,20,24,27$ <br> $, 31,32,36,40$ | 41 | DIF clocks |

PLL Operating Mode Readback Table

| HiBW_BypM_LoBW\# | Byte0, bit 7 | Byte 0, bit 6 |
| :---: | :---: | :---: |
| Low (Low BW) | 0 | 0 |
| Mid (Bypass) | 0 | 1 |
| High (High BW) | 1 | 1 |

## Tri-level Input Thresholds

| Level | Voltage |
| :---: | :---: |
| Low | $<0.8 \mathrm{~V}$ |
| Mid | $1.2<$ Vin $<1.8 \mathrm{~V}$ |
| High | Vin $>2.2 \mathrm{~V}$ |

## 9ZXL0651 SMBus Address

| 1101100 | + Read/Write bit |
| :--- | :--- |

## Pin Descriptions

| PIN \# | PIN NAME | $\begin{gathered} \hline \text { PIN } \\ \text { TYPE } \end{gathered}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | VDDA | PWR | 3.3V power for the PLL core. |
| 2 | ^vHIBW_BYPM_LOBW\# | $\begin{gathered} \text { LATCHE } \\ \text { D IN } \\ \hline \end{gathered}$ | Trilevel input to select High BW, Bypass or Low BW mode. See PLL Operating Mode Table for Details. |
| 3 | CKPWRGD_PD\# | Trays | 3.3V Input notifies device to sample latched inputs and start up on first high assertion, or exit Power Down Mode on subsequent assertions. Low enters Power Down Mode. |
| 4 | GND | GND | Ground pin. |
| 5 | VDDR | PWR | 3.3V power for differential input clock (receiver). This VDD should be treated as an analog power rail and filtered appropriately. |
| 6 | DIF_IN | IN | 0.7 V Differential True input |
| 7 | DIF IN\# | IN | 0.7 V Differential Complementary Input |
| 8 | SMBDAT | I/O | Data pin of SMBUS circuitry, 5 V tolerant |
| 9 | SMBCLK | IN | Clock pin of SMBUS circuitry, 5V tolerant |
| 10 | DFB_OUT_NC\# | OUT | Complementary half of differential feedback output, provides feedback signal to the PLL for synchronization with input clock to eliminate phase error. This pin should NOT be connected on the circuit board, the feedback is internal to the package. |
| 11 | DFB_OUT_NC | OUT | True half of differential feedback output, provides feedback signal to the PLL for synchronization with the input clock to eliminate phase error. This pin should NOT be connected on the circuit board, the feedback is internal to the package. |
| 12 | VDD | PWR | Power supply, nominal 3.3V |
| 13 | vOE0\# | IN | Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |
| 14 | DIF_0 | OUT | 0.7V differential true clock output |
| 15 | DIF_0\# | OUT | 0.7 V differential Complementary clock output |
| 16 | VDD | PWR | Power supply, nominal 3.3V |
| 17 | DIF_1 | OUT | 0.7V differential true clock output |
| 18 | DIF_1\# | OUT | 0.7 V differential Complementary clock output |
| 19 | vOE1\# | IN | Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |
| 20 | VDD | PWR | Power supply, nominal 3.3V |
| 21 | VDD | PWR | Power supply, nominal 3.3V |
| 22 | vOE2\# | IN | Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |
| 23 | DIF_2 | OUT | 0.7V differential true clock output |
| 24 | DIF_2\# | OUT | 0.7V differential Complementary clock output |
| 25 | VDD | PWR | Power supply, nominal 3.3V |
| 26 | DIF_3 | OUT | 0.7V differential true clock output |
| 27 | DIF_3\# | OUT | 0.7 V differential Complementary clock output |
| 28 | vOE3\# | IN | Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |
| 29 | VDD | PWR | Power supply, nominal 3.3V |
| 30 | NC | N/A | No Connection. |
| 31 | VDD | PWR | Power supply, nominal 3.3V |
| 32 | vOE4\# | IN | Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |
| 33 | DIF_4 | OUT | 0.7V differential true clock output |
| 34 | DIF_4\# | OUT | 0.7 V differential Complementary clock output |
| 35 | VDD | PWR | Power supply, nominal 3.3V |
| 36 | DIF_5 | OUT | 0.7V differential true clock output |
| 37 | DIF_5\# | OUT | 0.7 V differential Complementary clock output |
| 38 | vOE5\# | IN | Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |
| 39 | VDD | PWR | Power supply, nominal 3.3V |
| 40 | NC | N/A | No Connection. |
| 41 | EPAD | GND | Ground Pad. |

## Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9ZXL0651. These ratings, which are standard values for Renesas commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3.3V Core Supply Voltage | VDD, VDDA, <br> VDDR | VDD for core logic and PLL |  |  |  |  |  |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | GND-0.5 |  |  | V | 1 |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | Except for SMBus interface |  |  | $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ | V | 1 |
| Input High Voltage | $\mathrm{V}_{\text {IHSMB }}$ | SMBus clock and data pins |  |  | 5.5 V | V | 1 |
| Storage Temperature | Ts |  | -65 |  | 150 | ${ }^{\circ} \mathrm{C}$ | 1 |
| Junction Temperature | Tj |  |  |  | 125 | ${ }^{\circ} \mathrm{C}$ | 1 |
| Input ESD protection | ESD prot | Human Body Model | 2000 |  |  | V | 1 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Operation under these conditions is neither implied nor guaranteed.

## Electrical Characteristics-DIF_IN Clock Input Parameters

$\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {Com }}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | NOTES $\mid$

[^0]
## Electrical Characteristics-Input/Supply/Common Parameters

$\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {com; }}$ Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ambient Operating Temperature | Тсом | Commercial range | 0 | 35 | 70 | ${ }^{\circ} \mathrm{C}$ | 1 |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | Single-ended inputs, except SMBus, Iow threshold and tri-level inputs | 2 |  | $V_{D D}+0.3$ | V | 1 |
| Input Low Voltage | VIL | Single-ended inputs, except SMBus, low threshold and tri-level inputs | GND - 0.3 |  | 0.8 | V | 1 |
|  | 1 N | Single-ended inputs, $\mathrm{V}_{\text {IN }}=$ GND, $\mathrm{V}_{\text {IN }}=$ VDD | -5 |  | 5 | uA | 1 |
| Input Current | linp | Single-ended inputs <br> $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$; Inputs with internal pull-up resistors <br> $\mathrm{V}_{\mathrm{IN}}=$ VDD; Inputs with internal pull-down resistors | -200 |  | 200 | uA | 1 |
| Input Frequency | $\mathrm{F}_{\text {ibyp }}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, Bypass mode | 25 |  | 150 | MHz | 2 |
| Input Frequency | $\mathrm{F}_{\text {ipll }}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, 100 \mathrm{MHz}$ PLL mode | 25 | 100.00 | 110 | MHz | 2 |
| Pin Inductance | $L_{\text {pin }}$ |  |  |  | 7 | nH | 1 |
|  | $\mathrm{ClN}_{\text {IN }}$ | Logic Inputs, except DIF_IN | 1.5 |  | 5 | pF | 1 |
| Capacitance | CINDIF_IN | DIF_IN differential clock inputs | 1.5 |  | 2.7 | pF | 1,4 |
|  | $\mathrm{C}_{\text {OUT }}$ | Output pin capacitance |  |  | 6 | pF | 1 |
| Clk Stabilization | $\mathrm{T}_{\text {Stab }}$ | From $V_{D D}$ Power-Up and after input clock stabilization or de-assertion of PD\# to 1st clock |  | 0.53 | 1 | ms | 1,2 |
| Input SS Modulation Frequency | $\mathrm{f}_{\text {MODIN }}$ | Allowable Frequency (Triangular Modulation) | 30 |  | 33 | kHz | 1 |
| OE\# Latency | tlatoe\# | DIF start after OE\# assertion DIF stop after OE\# deassertion | 4 | 8 | 12 | cycles | 1,3 |
| Tdrive_PD\# | $\mathrm{t}_{\text {DRVPD }}$ | DIF output enable after PD\# de-assertion |  |  | 300 | us | 1,3 |
| Tfall | $\mathrm{t}_{\mathrm{F}}$ | Fall time of control inputs |  |  | 10 | ns | 1,2 |
| Trise | $\mathrm{t}_{\mathrm{R}}$ | Rise time of control inputs |  |  | 10 | ns | 1,2 |
| SMBus Input Low Voltage | $\mathrm{V}_{\text {ILSMB }}$ |  |  |  | 0.8 | V | 1 |
| SMBus Input High Voltage | $\mathrm{V}_{\text {IHSMB }}$ |  | 2.1 |  | $\mathrm{V}_{\text {DDSMB }}$ | V | 1 |
| SMBus Output Low Voltage | $\mathrm{V}_{\text {OLSMB }}$ | At PpuLlup |  |  | 0.4 | V | 1 |
| SMBus Sink Current | IPULLUP | At $\mathrm{V}_{\text {OL }}$ | 4 |  |  | mA | 1 |
| Nominal Bus Voltage | $V_{\text {DDSMB }}$ | 3 V to 5V +/- 10\% | 2.7 |  | 5.5 | V | 1 |
| SCLK/SDATA Rise Time | $\mathrm{t}_{\text {RSMB }}$ | (Max VIL - 0.15) to (Min VIH + 0.15) |  |  | 1000 | ns | 1 |
| SCLK/SDATA Fall Time | $\mathrm{t}_{\text {FSMB }}$ | (Min VIH + 0.15) to (Max VIL - 0.15) |  |  | 300 | ns | 1 |
| SMBus Operating Frequency | $\mathrm{f}_{\text {MAXSMB }}$ | Maximum SMBus operating frequency |  |  | 100 | kHz | 1,5 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Control input must be monotonic from $20 \%$ to $80 \%$ of input swing.
${ }^{3}$ Time from deassertion until outputs are $>200 \mathrm{mV}$.
${ }^{4}$ DIF_IN input.
${ }^{5}$ The differential input clock must be running for the SMBus to be active.

## Electrical Characteristics-DIF 0.7V Low Power HCSL Outputs

$\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {Сом }}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew rate | Trf | Scope averaging on | 1 | 2.9 | 4 | V/ns | 1, 2, 3 |
| Slew rate matching | $\Delta$ Trf | Slew rate matching, Scope averaging on |  | 7 | 20 | \% | 1,2, 4 |
| Voltage High | VHigh | Statistical measurement on single-ended signal using oscilloscope math function. (Scope averaging on) | 660 | 754 | 850 | mV | 1 |
| Voltage Low | VLow |  | -150 | 62 | 150 |  | 1 |
| Max Voltage | Vmax | Measurement on single ended signal using absolute value. (Scope averaging off) |  | 827 | 1150 | mV | 1 |
| Min Voltage | Vmin |  | -300 | 10 |  |  | 1 |
| Vswing | Vswing | Scope averaging off | 300 | 1395 |  | mV | 1, 2 |
| Crossing Voltage (abs) | Vcross_abs | Scope averaging off | 300 | 453 | 550 | mV | 1,5 |
| Crossing Voltage (var) | $\Delta$-Vcross | Scope averaging off |  | 14 | 140 | mV | 1,6 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production. $C_{L}=2 p F, Z o=85 \Omega$ differential trace impedance).
${ }^{2}$ Measured from differential waveform
${ }^{3}$ Slew rate is measured through the Vswing voltage range centered around differential 0 V . This results in $\mathrm{a}+/-150 \mathrm{mV}$ window around differential OV.
${ }^{4}$ Matching applies to rising edge rate for Clock and falling edge rate for Clock\#. It is measured using a $+/-75 \mathrm{mV}$ window centered on the average cross point where Clock rising meets Clock\# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.
${ }^{5}$ Vcross is defined as voltage where Clock = Clock\# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock\# falling).
${ }^{6}$ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting $\Delta$-Vcross to be smaller than Vcross absolute.

## Electrical Characteristics-Current Consumption

$\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {сом }}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Current | ImDVDDR | 100 MHz , VDDR rail |  | 4 | 6 | mA | 1 |
|  | IDDVDDAPLL | 100MHz, VDDA rail, PLL Mode |  | 14 | 20 | mA | 1 |
|  | $\mathrm{I}_{\text {IDVDDABYP }}$ | 100MHz, VDDA rail, Bypass Mode |  | 3 | 5 | mA | 1 |
|  | IDDVDD | 100MHz, VDD rail |  | 41 | 50 | mA | 1 |
| Powerdown Current | IDDVDDRPD | Power Down, VDDR Rail |  | 3.5 | 5 | mA | 1 |
|  | $\mathrm{I}_{\text {DDVIDAPD }}$ | Power Down, VDDA Rail |  | 1.6 | 3 | mA | 1 |
|  | IDDVDDPD | Power Down, VDD Rail |  | 0.3 | 2 | mA | 1 |

[^1]
## Electrical Characteristics-Skew and Differential Jitter Parameters

$\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {сом }}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK_IN, DIF[x:0] | $\mathrm{t}_{\text {SPO_PLL }}$ | In-to-Out Skew in PLL mode @ 100MHz nominal value @ $35^{\circ} \mathrm{C}, 3.3 \mathrm{~V}$ | -100 | 53 | 100 | ps | 1,2,4,5,8 |
| CLK_IN, DIF[x:0] | $\mathrm{t}_{\text {PD_BYP }}$ | In-to-Out Skew in Bypass mode @ 100MHz nominal value @ $35^{\circ} \mathrm{C}, 3.3 \mathrm{~V}$ | 2.5 | 3.4 | 4.5 | ns | 1,2,3,5,8 |
| CLK_IN, DIF[x:0] | $\mathrm{t}_{\text {DSPO_PLL }}$ | In-to-Out Skew Variation in PLL mode across voltage and temperature | -50 | 0 | 50 | ps | 1,2,3,5,8 |
| CLK_IN, DIF[x:0] | $\mathrm{t}_{\text {DSPO_BYP }}$ | In-to-Out Skew Variation in Bypass mode across voltage and temperature | -250 | 0 | 250 | ps | 1,2,3,5,8 |
| CLK_IN, DIF[x:0] | $\mathrm{t}_{\text {DTE }}$ | Random Differential Tracking error between two 9ZX devices in Hi BW Mode |  | 3 | 5 | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \\ \hline \end{gathered}$ | 1,2,3,5,8 |
| CLK_IN, DIF[x:0] | $t_{\text {dsste }}$ | Random Differential Spread Spectrum Tracking error between two 9ZX devices in Hi BW Mode |  | 15 | 75 | ps | 1,2,3,5,8 |
| DIF\{x:0] | $\mathrm{t}_{\text {SKEW_ALL }}$ | Output-to-Output Skew across all outputs (Common to Bypass and PLL mode) |  | 39 | 65 | ps | 1,2,3,8 |
| PLL Jitter Peaking | jpeak-hibw | LOBW\#_BYPASS_HIBW = 1 |  |  | 2.5 | dB | 7,8 |
| PLL Jitter Peaking | jpeak-lobw | LOBW\#_BYPASS_HIBW = 0 |  |  | 2 | dB | 7,8 |
| PLL Bandwidth | pll ${ }_{\text {HIBW }}$ | LOBW\#_BYPASS_HIBW = 1 |  |  | 4 | MHz | 8,9 |
| PLL Bandwidth | pllıLobw | LOBW\#_BYPASS_HIBW = 0 |  |  | 1.4 | MHz | 8,9 |
| Duty Cycle | $\mathrm{t}_{\mathrm{DC}}$ | Measured differentially, PLL Mode | 45 | 50.1 | 55 | \% | 1 |
| Duty Cycle Distortion | $t_{\text {DCD }}$ | Measured differentially, Bypass Mode @100MHz |  | -1.7 | \|2| | \% | 1,10 |
| Cycle to cycle |  | PLL mode |  | 14 | 50 | ps | 1,11 |
| , Cycle to cycle | tjcy c-cyc | Additive Jitter in Bypass Mode |  | 0 | 25 | ps | 1,11 |

## Notes for preceding table:

${ }^{1} C_{L}=2 p F, Z o=85 \Omega$ differential trace impedance. Input to output skew is measured at the first output edge following the corresponding input.
${ }^{2}$ Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.
${ }^{3}$ All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created by it.
${ }^{4}$ This parameter is deterministic for a given device
${ }^{5}$ Measured with scope averaging on to find mean value.
${ }^{6}$. $t$ is the period of the input clock
${ }^{7}$ Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.
${ }^{8 .}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{9}$ Measured at 3 db down or half power point.
${ }^{10}$ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.
${ }^{11}$ Measured from differential waveform

## Electrical Characteristics-Phase Jitter Parameters

$\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {сом }}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | INDUSTRY <br> LIMIT | UNITS | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Phase Jitter, PLL Mode | $\mathrm{t}_{\text {jphPCleG1 }}$ | PCle Gen 1 |  | 43 | 46 | 86 | ps (p-p) | 1,2,3 |
|  | $\mathrm{t}_{\text {jphPCleG2 }}$ | PCle Gen 2 Lo Band $10 \mathrm{kHz}<\mathrm{f}<1.5 \mathrm{MHz}$ |  | 1.4 | 1.5 | 3 | $\begin{gathered} \hline \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2 |
|  |  | PCle Gen 2 High Band $1.5 \mathrm{MHz}<\mathrm{f}<$ Nyquist ( 50 MHz ) |  | 2.4 | 2.7 | 3.1 | $\begin{gathered} \hline \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2 |
|  | $\mathrm{t}_{\text {jphPCleG3 }}$ | PCle Gen 3 <br> (PLL BW of $2-4 \mathrm{MHz}, 2-5 \mathrm{MHz}, \mathrm{CDR}=10 \mathrm{MHz}$ ) |  | 0.56 | 0.61 | 1 | $\begin{gathered} \hline \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,4 |
|  | $\mathrm{t}_{\text {jphQPI_SMI }}$ | QPI \& SMI <br> ( PLL BW of $17.04 \mathrm{MHz} 100 / 133 \mathrm{MHz}, 4.8 \mathrm{~Gb} / \mathrm{s}$, <br> $6.4 \mathrm{~Gb} / \mathrm{s} 12 \mathrm{UI}$ ) |  | 0.27 | 0.51 | 1 | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,5 |
|  |  | QPI \& SMI <br> ( PLL BW of $7.8 \mathrm{MHz} 100 / 133 \mathrm{MHz}, 4.8 \mathrm{~Gb} / \mathrm{s}$, <br> $6.4 \mathrm{~Gb} / \mathrm{s} 12 \mathrm{UI})$ |  | 0.22 | 0.49 | 0.5 | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,5 |
|  |  | QPI \& SMI (100MHz, $8.0 \mathrm{~Gb} / \mathrm{s}, 12 \mathrm{UI})$ |  | 0.16 | 0.28 | 0.3 | $\begin{gathered} \hline \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,5 |
|  |  | QPI \& SMI (100MHz, $9.6 \mathrm{~Gb} / \mathrm{s}, 12 \mathrm{UI})$ |  | 0.11 | 0.17 | 0.2 | $\begin{gathered} \hline \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,5 |
| Additive Phase Jitter, Bypass mode | $\mathrm{t}_{\text {jphPCleG1 }}$ | PCle Gen 1 |  | 1 | 5 | N/A | ps (p-p) | 1,2,3 |
|  | $\mathrm{t}_{\text {jphPCleG2 }}$ | PCle Gen 2 Lo Band 10 kHz < $\mathrm{f}<1.5 \mathrm{MHz}$ |  | 0.0 | 0.0 | N/A | $\begin{gathered} \hline \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,6 |
|  |  | $\begin{gathered} \text { PCle Gen } 2 \text { High Band } \\ 1.5 \mathrm{MHz}<\mathrm{f}<\text { Nyquist ( } 50 \mathrm{MHz} \text { ) } \end{gathered}$ |  | 0.0 | 0.0 | N/A | $\begin{gathered} \hline \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,6 |
|  | $\mathrm{t}_{\text {jphPCleG3 }}$ | PCle Gen 3 <br> (PLL BW of $2-4 \mathrm{MHz}, 2-5 \mathrm{MHz}, \mathrm{CDR}=10 \mathrm{MHz})$ |  | 0.0 | 0.0 | N/A | $\begin{gathered} \hline \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,4,6 |
|  | $\mathrm{t}_{\text {jphQPI_SMI }}$ | QPI \& SMI ( PLL BW of $17.04 \mathrm{MHz} 100 / 133 \mathrm{MHz}, 4.8 \mathrm{~Gb} / \mathrm{s}$, $6.4 \mathrm{~Gb} / \mathrm{s} 12 \mathrm{UI}$ ) |  | 0.25 | 0.3 | N/A | $\begin{gathered} \mathrm{ps} \\ \text { (rms) } \end{gathered}$ | 1,5,6 |
|  |  | QPI \& SMI <br> (PLL BW of $7.8 \mathrm{MHz} 100 / 133 \mathrm{MHz}, 4.8 \mathrm{~Gb} / \mathrm{s}$, <br> $6.4 \mathrm{~Gb} / \mathrm{s} 12 \mathrm{UI})$ |  | 0.10 | 0.15 | N/A | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,5,6 |
|  |  | QPI \& SMI $(100 \mathrm{MHz}, 8.0 \mathrm{~Gb} / \mathrm{s}, 12 \mathrm{UI})$ |  | 0.0 | 0.0 | N/A | $\begin{gathered} \hline \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,5,6 |
|  |  | QPI \& SMI $(100 \mathrm{MHz}, 9.6 \mathrm{~Gb} / \mathrm{s}, 12 \mathrm{UI})$ |  | 0.0 | 0.0 | N/A | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,5,6 |

[^2]
## Clock Periods-Differential Outputs with Spread Spectrum Disabled

| SSC OFF | Center Freq. MHz | Measurement Window |  |  |  |  |  |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 Clock | 1us | 0.1s | 0.1 s | 0.1s | 1us | 1 Clock |  |  |
|  |  | -c2c jitter AbsPer Min | -SSC Short-Term Average Min | -ppm Long-Term Average Min | 0 ppm <br> Period <br> Nominal | + ppm <br> Long-Term <br> Average Max | +SSC <br> Short-Term Average Max | +c2c jitter AbsPer Max |  |  |
| DIF | 100.00 | 9.94900 |  | 9.99900 | 10.00000 | 10.00100 |  | 10.05100 | ns | 1,2,3 |

## Clock Periods-Differential Outputs with Spread Spectrum Enabled

| SSC ON | Center Freq. MHz | Measurement Window |  |  |  |  |  |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 Clock | 1us | 0.1s | 0.1s | 0.1s | 1us | 1 Clock |  |  |
|  |  | -c2c jitter AbsPer Min | -SSC <br> Short-Term Average Min | - ppm Long-Term Average Min | 0 ppm <br> Period <br> Nominal | $+\mathrm{ppm}$ Long-Term Average Max | $+\mathrm{SSC}$ <br> Short-Term Average Max | +c2c jitter AbsPer Max |  |  |
| DIF | 99.75 | 9.94906 | 9.99906 | 10.02406 | 10.02506 | 10.02607 | 10.05107 | 10.10107 | ns | 1,2,3 |

Notes:
${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK420BQ/CK410B+ accuracy requirements (+/-100ppm). The 9ZXL0651 itself does not contribute to ppm error.
${ }^{3}$ Driven by SRC output of main clock, 100 MHz PLL Mode or Bypass mode

## Test Loads



Differential Output Terminations

| DIF Zo $(\Omega)$ | Rs $(\Omega)$ |
| :---: | :---: |
| 100 | 7 |
| 85 | 0 |

Note: No resistors are required for connection to 850 hm transmission lines.

## General SMBus Serial Interface Information for 9ZXL0651

## How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location = N
- Renesas clock will acknowledge
- Controller (host) sends the byte count = X
- Renesas clock will acknowledge
- Controller (host) starts sending Byte $\mathbf{N}$ through Byte $\mathrm{N}+\mathrm{X}-1$
- Renesas clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

| Index Block Write Operation |  |  |  |
| :---: | :---: | :---: | :---: |
| Controller (Host) |  |  | Renesas (Slave/Receiver) |
| T | starT bit |  |  |
| Slave Address |  |  |  |
| WR | WRite |  |  |
|  |  |  | ACK |
| Beginning Byte $=\mathrm{N}$ |  |  |  |
|  |  |  | ACK |
| Data Byte Count $=\mathrm{X}$ |  |  |  |
|  |  |  | ACK |
| Beginning Byte N |  |  |  |
|  |  |  | ACK |
| 0 |  |  |  |
| 0 |  |  | 0 |
| 0 |  | $\begin{aligned} & \times \\ & \underset{\sim}{\infty} \\ & \underset{\sim}{0} \end{aligned}$ | 0 |
|  |  |  | 0 |
| Byte N+X-1 |  |  |  |
|  |  |  | ACK |
| P | stoP bit |  |  |

## How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location $=\mathrm{N}$
- Renesas clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- Renesas clock will acknowledge
- Renesas clock will send the data byte count = X
- Renesas clock sends Byte N+X-1
- Renesas clock sends Byte 0 through Byte X (if $\mathbf{X}_{(H)}$ was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| Index Block Read Operation |  |  |  |
| :---: | :---: | :---: | :---: |
| Controller (Host) |  |  | Renesas |
| T | starT bit |  |  |
| Slave Address |  |  |  |
| WR | WRite |  |  |
|  |  |  | ACK |
| Beginning Byte $=\mathrm{N}$ |  |  |  |
|  |  |  | ACK |
| RT | Repeat starT |  |  |
| Slave Address |  |  |  |
| RD | ReaD |  |  |
|  |  |  | ACK |
|  |  |  |  |
|  |  |  | Data Byte Count=X |
|  | ACK |  |  |
|  |  | $\stackrel{\infty}{\infty}$ | Beginning Byte N |
|  | ACK |  |  |
|  |  |  | 0 |
|  | 0 |  | 0 |
|  | 0 |  | 0 |
| 0 |  |  |  |
|  |  | Byte $\mathrm{N}+\mathrm{X}-1$ |
| N | Not acknowledge |  |  |  |
| P | stoP bit |  |  |

SMBusTable: PLL Mode, and Frequency Select Register

| Byt | Pin \# | Name | Control Function | Type | 0 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | 2 | PLL Mode 1 | PLL Operating Mode Rd back 1 | R | See PLL Operating Mode Readback Table | Latch |
| Bit 6 | 2 | PLL Mode 0 | PLL Operating Mode Rd back 0 | R |  | Latch |
| Bit 5 |  | Reserved |  |  |  | 0 |
| Bit 4 |  | Reserved |  |  |  | 0 |
| Bit 3 |  | PLL SW EN | Enable S/W control of PLL BW | RW | HW Latch SMBus Control | 0 |
| Bit 2 |  | PLL Mode 1 | PLL Operating Mode 1 | RW | See PLL Operating Mode Readback Table | 1 |
| Bit 1 |  | PLL Mode 0 | PLL Operating Mode 1 | RW |  | 1 |
| Bit 0 |  | Reserved |  |  |  | 1 |

Note: Setting bit 3 to '1' allows the user to override the Latch value from pin 5 via use of bits 2 and 1 . Use the values from the PLL Operating Mode Readback Table. Note that Bits 7 and 6 will keep the value originally latched on pin 5 . A warm reset of the system will have to accomplished if the user changes these bits.

SMBusTable: Output Control Register

| Byt | Pin \# | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 |  | Reserved |  |  |  |  | 1 |
| Bit 6 | 26/27 | DIF_3_En | Output Control - '0' overrides OE\# pin | RW | Low/Low | Enable | 1 |
| Bit 5 | 23/24 | DIF_2_En | Output Control - '0' overrides OE\# pin | RW |  |  | 1 |
| Bit 4 |  | Reserved |  |  |  |  | 1 |
| Bit 3 |  | Reserved |  |  |  |  | 1 |
| Bit 2 | 17/18 | DIF_1_En | Output Control - '0' overrides OE\# pin | RW | Low/Low | Enable | 1 |
| Bit 1 | 14/15 | DIF_0_En | Output Control - '0' overrides OE\# pin | RW |  |  | 1 |
| Bit 0 |  | Reserved |  |  |  |  | 1 |

SMBusTable: Output Control Register

|  | Pin \# | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 |  | Reserved |  |  |  |  | 0 |
| Bit 6 |  | Reserved |  |  |  |  | 0 |
| Bit 5 |  | Reserved |  |  |  |  | 0 |
| Bit 4 |  | Reserved |  |  |  |  | 0 |
| Bit 3 |  | Reserved |  |  |  |  | 1 |
| Bit 2 | 36/37 | DIF_5_En | Output Control - '0' overrides OE\# pin | RW | Low/Low | Enable | 1 |
| Bit 1 | 33/34 | DIF_4_En | Output Control - '0' overrides OE\# pin | RW |  |  | 1 |
| Bit 0 |  | Reserved |  |  |  |  | 1 |

SMBusTable: Reserved Register

| Byte 3 | Pin \# | Name | Control Function | Type | $\mathbf{0}$ | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Reserved | Default |  |  |  |  |
| Bit 6 |  | Reserved | 0 |  |  |  |
| Bit 5 |  | Reserved | 0 |  |  |  |
| Bit 4 |  | Reserved | 0 |  |  |  |
| Bit 3 |  | Reserved | 0 |  |  |  |
| Bit 2 |  | Reserved | 0 |  |  |  |
| Bit 1 | Reserved | 0 |  |  |  |  |
| Bit 0 | Reserved | 0 |  |  |  |  |

SMBusTable: Reserved Register

| Byt | Pin \# | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 |  |  | Reserved |  |  |  | 0 |
| Bit 6 |  |  | Reserved |  |  |  | 0 |
| Bit 5 |  |  | Reserved |  |  |  | 0 |
| Bit 4 |  |  | Reserved |  |  |  | 0 |
| Bit 3 |  |  | Reserved |  |  |  | 0 |
| Bit 2 |  |  | Reserved |  |  |  | 0 |
| Bit 1 |  |  | Reserved |  |  |  | 0 |
| Bit 0 |  |  | Reserved |  |  |  | 0 |

## SMBusTable: Vendor \& Revision ID Register

| Byt | Pin \# | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | RID3 | REVISION ID | R | A rev $=0000$ |  | X |
| Bit 6 | - | RID2 |  | R |  |  | X |
| Bit 5 | - | RID1 |  | R |  |  | X |
| Bit 4 | - | RID0 |  | R |  |  | X |
| Bit 3 | - | VID3 | VENDOR ID | R | - | - | 0 |
| Bit 2 | - | VID2 |  | R | - | - | 0 |
| Bit 1 | - | VID1 |  | R | - | - | 0 |
| Bit 0 | - | VIDO |  | R | - | - | 1 |

SMBusTable: DEVICE ID

| Byt | Pin \# | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - |  | Device ID 7 (MSB) | R | FB Hex |  | 1 |
| Bit 6 | - |  | Device ID 6 | R |  |  | 1 |
| Bit 5 | - |  | Device ID 5 | R |  |  | 1 |
| Bit 4 | - |  | Device ID 4 | R |  |  | 1 |
| Bit 3 | - |  | Device ID 3 | R |  |  | 1 |
| Bit 2 | - |  | Device ID 2 | R |  |  | 0 |
| Bit 1 | - |  | Device ID 1 | R |  |  | 1 |
| Bit 0 | - |  | Device ID 0 | R |  |  | 1 |

SMBusTable: Byte Count Register


SMBusTable: Reserved Register


## Marking Diagram



- Line 2: truncated part number; "L" denotes RoHS compliant package.
- Line 3: "YYWW" is the last two digits of the year and week that the part was assembled.
- Line 4: "COO": country of origin.
- Line 5: "LOT" denotes the lot number.


## Package Outline Drawings

The package outline drawings are appended at the end of this document. The package information is the most current data available.

## Ordering Information

| Part / Order Number | Shipping Package | Package | Temperature |
| :---: | :---: | :---: | :---: |
| $9 Z X L 0651$ AKLF | Trays | $40-$ pin VFQFPN | 0 to $+70^{\circ} \mathrm{C}$ |
| $9 Z X L 0651$ AKLFT | Tape and Reel | $40-$ pin VFQFPN | 0 to $+70^{\circ} \mathrm{C}$ |

"LF" suffix to the part number denotes Pb-Free configuration, RoHS compliant.
" A " is the device revision designator (will not correlate with the datasheet revision).

## Revision History

| Revision Date | Description |
| :---: | :--- |
| October 31, 2013 | Updated Electrical Tables with characterization data and moved to final. |
| November 25, 2014 | 1. Updates to Byte 6, bits 7:4; default should be "1". <br> 2. Updated device ID in Byte 6 from "8B" to "FB". |
| March 30, 2015 | 1. Corrected Test Loads to remove references to IREF and Rp. These are not present on parts <br> that have LP-HCSL outputs. |
| November 20, 2015 | 1. Updated QPI references to QPI/UPI <br> 2. Updated DIF_IN table to match PCI SIG specification, no silicon change |
| January 28, 2021 | 1. Updated input frequency minimum values from 33MHz to 25MHz. <br> 2. Added "25MHz PFT clock delay management" bullet to Features section on cover page. <br> 3. Reformatted headers and footers to Renesas. <br> 4. Updated Marking Diagram and Package Outline Drawings sections. |



NOTES:

1. ALL DIMENSIONING AND TOLERANCING CONFORM

TO ANSI Y14.5M-1982
2 ALL DIMENSIONS ARE IN MILLIMETERS.
3. ND AND NE REFER TO THE NUMBER OF

TERMINALS ON EACH D AND E SIDE
RESPECTIVELY.

| TOLERANCES UNLESS SPECIFIED |  |  |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { DECIMAL } \\ & X \pm .1 \\ & X X \pm .05 \\ & \times X X \pm .030 \end{aligned}$ | ANGULAR $\pm 1^{\circ}$ |  |
| APPROVALS | DATE | TITLE |
| DRAWN ma | 05/31/10 |  |
| CHECKED |  |  |
|  |  | SIZE |
|  |  | C |
|  |  | DO N |



NOTES:

1. ALL DIMENSIONS ARE $I N \mathrm{~mm}$. ANGLES IN DEGREES.
2. TOP DOWN VIEW AS VIEWED ON PCB.
3. COMPONENT OUTLINE SHOWS FOR REFERENCE IN GREEN.
4. LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
5. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT

TOLERANCES
UNLESS SPECIFIED

FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Buffer category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T PI6C4931502-04LIE NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX

PI6C10806BLEX ZL40226LDG1 ZL40219LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK846BCPZ-REEL7 ADCLK854BCPZ-REEL7


[^0]:    ${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
    ${ }^{2}$ Slew rate measured through $+/-75 \mathrm{mV}$ window centered around differential zero.

[^1]:    ${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
    ${ }^{2} C_{L}=2 p F, Z o=85 \Omega$ differential trace impedance

[^2]:    ${ }^{1}$ Applies to all outputs.
    ${ }^{2}$ See http://www.pcisig.com for complete specs.
    ${ }^{3}$ Sample size of at least 100 K cycles. This figure extrapolates to $108 \mathrm{ps} \mathrm{pk}-\mathrm{pk}$ at 1 M cycles for a BER of $1^{-12}$.
    ${ }^{4}$ Subject to final ratification by PCI SIG.
    ${ }^{5}$ Calculated from Intel-supplied clock jitter tool.
    ${ }^{6}$ For RMS figures, additive jitter is calculated by solving the following equation: (Additive jitter) ${ }^{\wedge} 2=\left(\right.$ total jitter) ${ }^{\wedge} 2-(\text { input jitter) })^{\wedge} 2$.

