## General Description

The 9ZXL1231 meets the demanding requirements of the Intel DB1200ZL specification, including the critical low-drift requirements of Intel CPUs.

## Recommended Application

Buffer for Romley, Grantley and Purley Servers, solid state storage and PCle

## Output Features

- 12 - Low-Power (LP) HCSL output pairs


## Key Specifications

- Cycle-to-cycle jitter <50ps
- Output-to-output skew <50 ps
- Input-to-output delay variation $<50$ ps
- PCle Gen3 phase jitter <1.0ps RMS
- Phase jitter: QPI/UPI >=9.6GB/s <0.2ps rms


## Features/Benefits

- Low-power push-pull HCSL outputs; eliminate 24 resistors, save $41 \mathrm{~mm}^{2}$ of area
- Pin compatible to 9 ZX21201; easy path to $>50 \%$ power savings
- Space-saving 64 VFQFPN package
- Fixed feedback path for Ops input-to-output delay
- 9 Selectable SMBus Addresses; multiple devices can share the same SMBus Segment
- 12 OE\# pins; hardware control of each output
- PLL or bypass mode; PLL can dejitter incoming clock
- Selectable PLL bandwidth; minimizes jitter peaking in downstream PLL's
- Spread Spectrum Compatible; tracks spreading input clock for low EMI


## Block Diagram



## Renesns

## Pin Configuration



9x9mm 64-pin VFQFPN
Note: Pins with ^ prefix have internal 120K pullup
Pins with v prefix have internal 120K pulldowm

## Power Management Table

| CKPWRGD_PD\# | DIF_IN/ <br> DIF_IN\# | SMBus <br> EN bit | $\begin{aligned} & \operatorname{DIF}(11: 0) \\ & \operatorname{DIF}(11: 0) \# \end{aligned}$ | PLL STATE IF NOT IN BYPASS MODE |
| :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | Low/Low | OFF |
| 1 | Running | 0 | Low/Low | ON |
|  |  | 1 | Running | ON |

Functionality at Power-up (PLL mode)

| 100M_133 M\# | DIF_IN <br> $\mathbf{M H z}$ | DIF(11:0) |
| :---: | :---: | :---: |
| 1 | 100.00 | DIF_IN |
| 0 | 133.33 | DIF_IN |

Power Connections

| Pin Number |  |  | Description |
| :---: | :---: | :---: | :---: |
| VDD | VDDIO | GND |  |
| 1 |  | 2 | Analog PLL |
| 8 |  | 7 | Analog Input |
| $24,40,57$ | $25,32,49,56$ | $23,33,41,48,58$ | DIF clocks |

## Renesns

## PLL Operating Mode Readback Table

| HiBW_BypM_LoBW\# | Byte0, bit 7 | Byte 0, bit 6 |
| :---: | :---: | :---: |
| Low (Low BW) | 0 | 0 |
| Mid (Bypass) | 0 | 1 |
| High (High BW) | 1 | 1 |

## PLL Operating Mode

| HiBW_BypM_LoBW\# | MODE |
| :---: | :---: |
| Low | PLL Lo BW |
| Mid | Bypass |
| High | PLL Hi BW |

NOTE: PLL is OFF in Bypass Mode

## 9ZXL1231 SMBus Addressing

| Pin |  |  |
| :---: | :---: | :---: |
| SMB_A1_tri | SMB_A0_tri | SMBus Address |
| 0 | 0 | D8 |
| 0 | $M$ | DA |
| 0 | 1 | DE |
| $M$ | 0 | C2 |
| $M$ | $M$ | C4 |
| $M$ | 1 | C6 |
| 1 | 0 | CA |
| 1 | $M$ | CC |
| 1 | 1 | CE |

## Pin Descriptions

| PIN \# | PIN NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | VDDA | PWR | Power for the PLL core. |
| 2 | GNDA | GND | Ground pin for the PLL core. |
| 3 | NC | N/A | No Connection. |
| 4 | 100M_133M\# | IN | 3.3V Input to select operating frequency. See Functionality Table for Definition |
| 5 | HIBW_BYPM_LOBW\# | IN | Trilevel input to select High BW, Bypass or Low BW mode. See PLL Operating Mode Table for Details. |
| 6 | CKPWRGD_PD\# | IN | 3.3V Input notifies device to sample latched inputs and start up on first high assertion, or exit Power Down Mode on subsequent assertions. Low enters Power Down Mode. |
| 7 | GND | GND | Ground pin. |
| 8 | VDDR | PWR | 3.3V power for differential input clock (receiver). This VDD should be treated as an analog power rail and filtered appropriately. |
| 9 | DIF_IN | IN | HCSL True input |
| 10 | DIF_IN\# | IN | HCSL Complementary Input |
| 11 | SMB_A0_tri | IN | SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A1 to decode 1 of 9 SMBus Addresses. |
| 12 | SMBDAT | I/O | Data pin of SMBUS circuitry, 5V tolerant |
| 13 | SMBCLK | IN | Clock pin of SMBUS circuitry, 5V tolerant |
| 14 | SMB_A1_tri | IN | SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A0 to decode 1 of 9 SMBus Addresses. |
| 15 | DFB_OUT_NC\# | OUT | Complementary half of differential feedback output, provides feedback signal to the PLL for synchronization with input clock to eliminate phase error. This pin should NOT be connected on the circuit board, the feedback is internal to the package. |
| 16 | DFB_OUT_NC | OUT | True half of differential feedback output, provides feedback signal to the PLL for synchronization with the input clock to eliminate phase error. This pin should NOT be connected on the circuit board, the feedback is internal to the package. |
| 17 | DIF_0 | OUT | HCSL true clock output |
| 18 | DIF_0\# | OUT | HCSL Complementary clock output |
| 19 | vOE0\# | IN | Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |
| 20 | vOE1\# | IN | Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |
| 21 | DIF_1 | OUT | HCSL true clock output |
| 22 | DIF_1\# | OUT | HCSL Complementary clock output |
| 23 | GND | GND | Ground pin. |
| 24 | VDD | PWR | Power supply, nominal 3.3V |
| 25 | VDDIO | PWR | Power supply for differential outputs |
| 26 | DIF_2 | OUT | HCSL true clock output |
| 27 | DIF_2\# | OUT | HCSL Complementary clock output |
| 28 | vOE2\# | IN | Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |
| 29 | vOE3\# | IN | Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |
| 30 | DIF_3 | OUT | HCSL true clock output |
| 31 | DIF_3\# | OUT | HCSL Complementary clock output |
| 32 | VDDIO | PWR | Power supply for differential outputs |
| 33 | GND | GND | Ground pin. |
| 34 | DIF_4 | OUT | HCSL true clock output |
| 35 | DIF_4\# | OUT | HCSL Complementary clock output |
| 36 | vOE4\# | IN | Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |
| 37 | vOE5\# | IN | Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |

## Pin Descriptions (cont.)

| PIN \# | PIN NAME | TYPE |  |
| :---: | :--- | :---: | :--- |
| 38 | DIF_5 | OUT | HCSL true clock output |
| 39 | DIF_5\# | OUT | HCSL Complementary clock output |
| 40 | VDD | PWR | Power supply, nominal 3.3V |
| 41 | GND | GND | Ground pin. |
| 42 | DIF_6 | OUT | HCSL true clock output |
| 43 | DIF_6\# | OUT | HCSL Complementary clock output |
| 44 | vOE6\# | IN | Active low input for enabling DIF pair 6. This pin has an internal pull-down. <br> 1 =disable outputs, $0=$ enable outputs |
| 45 | vOE7\# | IN | Active low input for enabling DIF pair 7. This pin has an internal pull-down. <br> $1=$ disable outputs, 0 = enable outputs |
| 46 | DIF_7 | OUT | HCSL true clock output |
| 47 | DIF_7\# | OUT | HCSL Complementary clock output |
| 48 | GND | GND | Ground pin. |
| 49 | VDDIO | OUT | Hower supply for differential outputs |
| 50 | DIF_8 | OUT | HCSL Complementary clock output |
| 51 | DIF_8\# | IN | Active low input for enabling DIF pair 8. This pin has an internal pull-down. <br> 1 1 disable outputs, $0=$ enable outputs |
| 52 | vOE8\# | IN | Active low input for enabling DIF pair 9. This pin has an internal pull-down. <br> $1=$ disable outputs, $0=$ enable outputs |
| 53 | vOE9\# | OUT | HCSL true clock output |
| 54 | DIF_9 | OUT | HCSL Complementary clock output |
| 55 | DIF_9\# | PWR | Power supply for differential outputs |
| 56 | VDDIO | PWR | Power supply, nominal 3.3V |
| 57 | VDD | GND | Ground pin. |
| 58 | GND | OUT | HCSL true clock output |
| 59 | DIF_10 | OUT | HCSL Complementary clock output |
| 60 | DIF_10\# | IN | Active low input for enabling DIF pair 10. This pin has an internal pull-down. <br> $1=$ disable outputs, $0=$ enable outputs |
| 61 | vOE10\# | IN | Active low input for enabling DIF pair 11. This pin has an internal pull-down. <br> $1=$ disable outputs, $0=$ enable outputs |
| 62 | vOE11\# | OUT | HCSL true clock output |
| 63 | DIF_11 | OUT | HCSL Complementary clock output |
| 64 | DIF_11\# | GND | Connect epad to Ground |
| 65 | epad |  |  |

## Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9ZXL1231. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOTES |  |  |  |  |  |  |
| Supply Voltage | VDDx |  |  |  | 4.6 | V |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | 1,2 |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | Except for SMBus interface |  |  | V | 1 |
| Input High Voltage | $\mathrm{V}_{\mathrm{IHSMB}}$ | SMBus clock and data pins |  |  | $\mathrm{V}_{\text {DD }}+0.5$ | V |
| Storage Temperature | TS |  | -65 |  | 1,3 |  |
| Junction Temperature | Tj |  |  |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Input ESD protection | ESD prot | Human Body Model | 1 |  |  |  |

[^0]
## Electrical Characteristics-SMBus

$T_{A M B}=T_{C O M}$ or $T_{I N D}$, unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SMBus Input Low Voltage | $\mathrm{V}_{\text {ILSMB }}$ |  |  |  | 0.8 | V |  |
| SMBus Input High Voltage | $\mathrm{V}_{\text {IHSMB }}$ |  | 2.1 |  | $\mathrm{V}_{\text {DDSMB }}$ | V |  |
| SMBus Output Low Voltage | $\mathrm{V}_{\text {OLSMB }}$ | @ I ${ }_{\text {PULLUP }}$ |  |  | 0.4 | V |  |
| SMBus Sink Current | IPULLUP | @ $\mathrm{V}_{\mathrm{OL}}$ | 4 |  |  | mA |  |
| Nominal Bus Voltage | $\mathrm{V}_{\text {DDSMB }}$ |  | 2.7 |  | 3.6 | V | 1 |
| SCLK/SDATA Rise Time | $\mathrm{t}_{\text {RSMB }}$ | (Max VIL - 0.15) to (Min VIH + 0.15) |  |  | 1000 | ns | 1 |
| SCLK/SDATA Fall Time | $\mathrm{t}_{\text {FSMB }}$ | (Min VIH + 0.15) to (Max VIL - 0.15) |  |  | 300 | ns | 1 |
| SMBus Operating Frequency | $\mathrm{f}_{\text {MAXSMB }}$ | Maximum SMBus operating frequency |  |  | 400 | kHz | 5 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Control input must be monotonic from $20 \%$ to $80 \%$ of input swing.
${ }^{3}$ Time from deassertion until outputs are $>200 \mathrm{mV}$
${ }^{4}$ DIF_IN input
${ }^{5}$ The differential input clock must be running for the SMBus to be active

## Electrical Characteristics-DIF_IN Clock Input Parameters

$\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {Сом }}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%$, VDD_IO $=1.05$ to $3.3 \mathrm{~V}+/-5 \%$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage - DIF_IN | $\mathrm{V}_{\text {IHDIF }}$ | Differential inputs (single-ended measurement) | 600 | 800 | 1150 | mV | 1 |
| Input Low Voltage - DIF_IN | $\mathrm{V}_{\text {ILDIF }}$ | Differential inputs (single-ended measurement) | $\mathrm{V}_{\text {Ss }}-300$ | 0 | 300 | mV | 1 |
| Input Common Mode Voltage - DIF_IN | $\mathrm{V}_{\text {com }}$ | Common Mode Input Voltage | 300 |  | 1000 | mV | 1 |
| Input Amplitude - DIF_IN | $V_{\text {SWING }}$ | Peak to Peak value (single-ended measurement) | 300 |  | 1450 | mV | 1 |
| Input Slew Rate - DIF_IN | dv/dt | Measured differentially | 0.4 |  | 8 | $\mathrm{V} / \mathrm{ns}$ | 1,2 |
| Input Leakage Current | $\mathrm{I}_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {IN }}=\mathrm{GND}$ | -5 |  | 5 | UA | 1 |
| Input Duty Cycle | $\mathrm{d}_{\text {tin }}$ | Measurement from differential wavefrom | 45 |  | 55 | \% | 1 |
| Input Jitter - Cycle to Cycle | $\mathrm{J}_{\text {DIFIn }}$ | Differential Measurement | 0 |  | 125 | ps | 1 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Slew rate measured through $+/-75 \mathrm{mV}$ window centered around differential zero

## Electrical Characteristics-Input/Supply/Common Output Parameters

$T_{\text {AMB }}=T_{\text {COM }}$ or $T_{\text {IND }}$, unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VDDx | Supply voltage, except VDDIO | 3.135 | 3.3 | 3.465 | V |  |
| Output Supply Voltage | VDDIO | Supply voltage for DIF outputs, if present | 0.95 | 1.05 | 3.465 | V |  |
| Ambient Operating Temperature | $\mathrm{T}_{\text {AMB }}$ | Commmercial range ( $\mathrm{T}_{\text {COM }}$ ) | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |  |
|  |  | Industrial range ( $\mathrm{T}_{\text {IND }}$ ) | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | Single-ended inputs, except SMBus, tri-level inputs | 2 |  | $V_{D D}+0.3$ | V |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | Single-ended inputs, except SMBus, tri-level inputs | GND - 0.3 |  | 0.8 | V |  |
| Input High Voltage | $\mathrm{V}_{\text {IHTRI }}$ | Tri-Level Inputs | 2.2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |  |
| Input Mid Voltage | $\mathrm{V}_{\text {IMTRI }}$ | Tri-Level Inputs | 1.2 | VDD/2 | 1.8 | V |  |
| Input Low Voltage | $\mathrm{V}_{\text {ILTRI }}$ | Tri-Level Inputs | GND - 0.3 |  | 0.8 | V |  |
| Input Current | $\mathrm{I}_{\mathrm{IN}}$ | Single-ended inputs, $\mathrm{V}_{\text {IN }}=\mathrm{GND}, \mathrm{V}_{\text {IN }}=\mathrm{VDD}$ | -5 |  | 5 | uA |  |
|  | $\mathrm{I}_{\text {INP }}$ | Single-ended inputs <br> $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$; Inputs with internal pull-up resistors <br> $\mathrm{V}_{\text {IN }}=$ VDD; Inputs with internal pull-down resistors | -200 |  | 200 | uA |  |
| Input Frequency | $\mathrm{F}_{\text {ibyp }}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, Bypass mode | 33 |  | 150 | MHz |  |
|  | $\mathrm{F}_{\text {ipll }}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, 100 \mathrm{MHz} \mathrm{PLL}$ mode | 90 | 100.00 | 110 | MHz |  |
|  | $\mathrm{F}_{\text {ipll }}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, 133.33 \mathrm{MHz} \mathrm{PLL}$ mode | 120 | 133.33 | 147 | MHz |  |
| Pin Inductance | $L_{\text {pin }}$ |  |  |  | 7 | nH | 1 |
| Capacitance | $\mathrm{C}_{\text {IN }}$ | Logic Inputs, except DIF_IN | 1.5 |  | 5 | pF | 1 |
|  | $\mathrm{C}_{\text {INDIF_IN }}$ | DIF_IN differential clock inputs | 1.5 |  | 2.7 | pF | 1,4 |
|  | $\mathrm{C}_{\text {OUT }}$ | Output pin capacitance |  |  | 6 | pF | 1 |
| Clk Stabilization | $\mathrm{T}_{\text {Stab }}$ | From $\mathrm{V}_{\mathrm{DD}}$ Power-Up and after input clock stabilization or de-assertion of PD\# to 1st clock |  | 0.18 | 1.8 | ms | 1,2 |
| Input SS Modulation Frequency PCle | $\mathrm{f}_{\text {MODINPCle }}$ | Allowable Frequency for PCle Applications (Triangular Modulation) | 30 |  | 33 | kHz |  |
| OE\# Latency | t latoen | DIF start after OE\# assertion DIF stop after OE\# deassertion | 4 |  | 10 | clocks | 1,2,3 |
| Tdrive_PD\# | $\mathrm{t}_{\text {DRVPD }}$ | DIF output enable after PD\# de-assertion |  |  | 300 | us | 1,3 |
| Tfall | $\mathrm{t}_{\mathrm{F}}$ | Fall time of control inputs |  |  | 5 | ns | 2 |
| Trise | $\mathrm{t}_{\mathrm{R}}$ | Rise time of control inputs |  |  | 5 | ns | 2 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Control input must be monotonic from $20 \%$ to $80 \%$ of input swing.
${ }^{3}$ Time from deassertion until outputs are $>200 \mathrm{mV}$
${ }^{4}$ DIF_IN input

## Electrical Characteristics-DIF Low Power HCSL Outputs

$T_{\text {AMB }}=T_{\text {COM }}$ or $T_{\text {IND }}$, unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew rate | dV/dt | $\mathrm{T}_{\text {AMB }}=\mathrm{T}_{\text {COM }}$, Scope averaging on | 1.5 | 3.3 | 4 | V/ns | 1,2,3 |
|  |  | $\mathrm{T}_{\text {AMB }}=\mathrm{T}_{\text {IND }}$ Scope averaging on | 1.5 | 3.1 | 4.5 | V/ns | 1,2,3 |
| Slew rate matching | $\Delta \mathrm{dV} / \mathrm{dt}$ | Slew rate matching, Scope averaging on |  | 7 | 20 | \% | 1,2,4 |
| Voltage High | VHigh | Statistical measurement on single-ended signal using oscilloscope math function. (Scope averaging on) | 660 | 778 | 850 | mV |  |
| Voltage Low | VLow |  | -150 | 0 | 150 |  |  |
| Max Voltage | Vmax | Measurement on single ended signal using absolute value. (Scope averaging off) |  | 868 | 1150 | mV |  |
| Min Voltage | $V$ min |  | -300 | -64 |  |  |  |
| Crossing Voltage (abs) | Vcross_abs | Scope averaging off | 250 | 430 | 550 | mV | 1,5 |
| Crossing Voltage (var) | $\Delta$-Vcross | Scope averaging off |  | 17 | 140 | mV | 1,6 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Measured from differential waveform
${ }^{3}$ Slew rate is measured through the Vswing voltage range centered around differential $0 V$. This results in $a+/-150 \mathrm{mV}$ window around differential 0 V .
${ }^{4}$ Matching applies to rising edge rate for Clock and falling edge rate for Clock\#. It is measured using a $+/-75 \mathrm{mV}$ window centered on the average cross point where Clock rising meets Clock\# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.
${ }^{5}$ Vcross is defined as voltage where Clock = Clock\# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock\# falling).
${ }^{6}$ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting $\Delta$-Vcross to be smaller than Vcross absolute.
${ }^{7}$ At default SMBus settings.

## Electrical Characteristics-Current Consumption

$\mathrm{T}_{\text {AMB }}=\mathrm{T}_{\text {COM }}$ or $\mathrm{T}_{\text {IND }}$, unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Supply Current | $I_{\text {DDA }}$ | VDDA, PLL Mode@100MHz |  | 18 | 20 | mA | 1 |
|  |  | VDDA, PLL Bypass Mode@100MHz |  | 6 | 10 | mA | 1 |
|  | $\mathrm{I}_{\mathrm{DD}}$ | All other VDD pins |  | 16 | 25 | mA |  |
|  | $\mathrm{I}_{\text {DIIO }}$ | VDDIO for DIF outputs, if applicable |  | 91 | 110 | mA |  |
| Power Down Current | $I_{\text {DDA }}$ | VDDA, PLL Mode@100MHz |  | 3 | 5 | mA | 1 |
|  |  | VDDA, PLL Bypass Mode@ 100MHz |  | 3 | 5 | mA | 1 |
|  | $\mathrm{I}_{\mathrm{DD}}$ | All other VDD pins |  | 0.01 | 1 | mA |  |
|  | IDDIO | VDDIO for DIF outputs, if applicable |  | 0.01 | 0.3 | mA |  |

[^1]
## Electrical Characteristics-Skew and Differential Jitter Parameters

$\mathrm{T}_{\text {AMB }}=\mathrm{T}_{\text {COM }}$ or $\mathrm{T}_{\text {IND }}$, unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK_IN, DIF[x:0] | $\mathrm{t}_{\text {SPO_PLL }}$ | Input-to-Output Skew in PLL mode @ nominal temperature and voltage | -100 | -60 | 100 | ps | 1,2,4,5,8 |
| CLK_IN, DIF[x:0] | $\mathrm{t}_{\text {PD_BYP }}$ | Input-to-Output Skew in Bypass mode @ nominal temperature and voltage | 2.5 | 3.6 | 4.5 | ns | 1,2,3,5,8 |
| CLK_IN, DIF[x:0] | t ${ }_{\text {DSPO_PLL }}$ | Input-to-Output Skew Varation in PLL mode across voltage and temperature | -50 | 0 | 50 | ps | 1,2,3,5,8 |
| CLK_IN, DIF[x:0] | $\mathrm{t}_{\text {DSPO_BYP }}$ | Input-to-Output Skew Varation in Bypass mode $\mathrm{T}_{\mathrm{AMB}}=\mathrm{T}_{\mathrm{COM}}$ | -250 |  | 250 | ps | 1,2,3,5,8 |
|  |  | Input-to-Output Skew Varation in Bypass mode $\mathrm{T}_{\mathrm{AMB}}=\mathrm{T}_{\mathrm{IND}}$ | -350 |  | 350 | ps | 1,2,3,5,8 |
| DIF\{x:0] | $t_{\text {SKEW_ALL }}$ | Output-to-Output Skew across all outputs <br> @ $100 \mathrm{MHz}, \mathrm{T}_{\mathrm{AMB}}=\mathrm{T}_{\mathrm{COM}}$ |  | 30 | 50 | ps | 1,2,3,8 |
|  |  | Output-to-Output Skew across all outputs @ $100 \mathrm{MHz}, \mathrm{~T}_{\mathrm{AMB}}=\mathrm{T}_{\mathrm{IND}}$ |  | 30 | 65 | ps | 1,2,3,8 |
| PLL Jitter Peaking | jpeak-hibw | LOBW\#_BYPASS_HIBW = 1 | 0 | 1.2 | 2.5 | dB | 7,8 |
| PLL Jitter Peaking | jpeak-lobw | LOBW\#_BYPASS_HIBW = 0 | 0 | 0.8 | 2 | dB | 7,8 |
| PLL Bandwidth | pll ${ }_{\text {HIBW }}$ | LOBW\#_BYPASS_HIBW = 1 | 2 | 3 | 4 | MHz | 8,9 |
| PLL Bandwidth | pll ${ }_{\text {LOBW }}$ | LOBW\#_BYPASS_HIBW = 0 | 0.7 | 1.1 | 1.4 | MHz | 8,9 |
| Duty Cycle | $t_{\text {DC }}$ | Measured differentially, PLL Mode | 45 | 50 | 55 | \% | 1 |
| Duty Cycle Distortion | $t_{\text {DCD }}$ | Measured differentially, Bypass Mode <br> @ 100MHz | -1.5 | -0.6 | 0 | \% | 1,10 |
| Jitter, Cycle to cycle | $\mathrm{t}_{\mathrm{jcyc} \text {-cyc }}$ | PLL mode |  | 34 | 50 | ps | 1,11 |
|  |  | Additive Jitter in Bypass Mode |  | 1 | 5 | ps | 1,11 |

## Notes for preceding table:

${ }^{1}$ Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input.
${ }^{2}$ Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.
${ }^{3}$ All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created by it.
${ }^{4}$ This parameter is deterministic for a given device
${ }^{5}$ Measured with scope averaging on to find mean value.
${ }^{6}{ }^{\mathrm{t}}$ is the period of the input clock
${ }^{7}$ Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.
${ }^{8 .}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{9}$ Measured at 3 db down or half power point.
${ }^{10}$ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mor
${ }^{11}$ Measured from differential waveform

## Electrical Characteristics-Phase Jitter Parameters

$\mathrm{T}_{\text {AMB }}=\mathrm{T}_{\text {COM }}$ or $\mathrm{T}_{\text {IND }}$, unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | IND.LIMIT | UNITS | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Phase Jitter, PLL Mode | $\mathrm{t}_{\text {jphPCleG1 }}$ | PCle Gen 1 |  | 34 | 45.1 | 86 | ps (p-p) | 1,2,3 |
|  | $\mathrm{t}_{\text {jhhPCleG2 }}$ | PCle Gen 2 Lo Band $10 \mathrm{kHz}<\mathrm{f}<1.5 \mathrm{MHz}$ |  | 1.2 | 1.43 | 3 | $\begin{gathered} \mathrm{ps} \\ \text { (rms) } \end{gathered}$ | 1,2 |
|  |  | PCle Gen 2 High Band $1.5 \mathrm{MHz}<\mathrm{f}<$ Nyquist ( 50 MHz ) |  | 2.2 | 2.63 | 3.1 | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2 |
|  | $\mathrm{t}_{\text {jphPCleG3 }}$ | PCle Gen 3 $($ PLL BW of $2-4 \mathrm{MHz}, \mathrm{CDR}=10 \mathrm{MHz})$ |  | 0.5 | 0.59 | 1 | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,4 |
|  | $\mathrm{t}_{\text {jphQPI_SMI }}$ | QPI \& SMI $(100 \mathrm{MHz}$ or $133 \mathrm{MHz}, 4.8 \mathrm{~Gb} / \mathrm{s}, 6.4 \mathrm{~Gb} / \mathrm{s} 12 \mathrm{UI})$ |  | 0.24 | 0.32 | 0.5 | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,4 |
|  |  | QPI \& SMI $(100 \mathrm{MHz}, 8.0 \mathrm{~Gb} / \mathrm{s}, 12 \mathrm{UI})$ |  | 0.14 | 0.23 | 0.3 | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,4 |
|  |  | QPI \& SMI <br> (100MHz, 9.6Gb/s, 12UI) |  | 0.12 | 0.18 | 0.2 | $\begin{gathered} \mathrm{ps} \\ \text { (rms) } \end{gathered}$ | 1,4 |
| AdditivePhase Jitter, Bypass mode | $\mathrm{t}_{\text {jphPCleG1 }}$ | PCle Gen 1 |  | 3.7 | 5.1 | n/a | ps (p-p) | 1,2,3 |
|  | $\mathrm{t}_{\text {jphPCleG2 }}$ | PCle Gen 2 Lo Band $10 \mathrm{kHz}<\mathrm{f}<1.5 \mathrm{MHz}$ |  | 0.1 | 0.2 | n/a | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,5 |
|  |  | PCIe Gen 2 High Band 1.5 MHz < f < Nyquist ( 50 MHz ) |  | 0.4 | 0.5 | n/a | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,5 |
|  | $\mathrm{t}_{\text {jphPCleG3 }}$ | PCle Gen 3 (PLL BW of 2-4 or 2-5 MHz, CDR $=10 \mathrm{MHz}$ ) |  | 0.0 | 0.1 | n/a | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,4,5 |
|  | $\mathrm{t}_{\text {jphQPI_SMI }}$ | QPI \& SMI $(100 \mathrm{MHz}$ or $133 \mathrm{MHz}, 4.8 \mathrm{~Gb} / \mathrm{s}, 6.4 \mathrm{~Gb} / \mathrm{s} 12 \mathrm{UI})$ |  | 0.14 | 0.2 | n/a | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,4,5 |
|  |  | QPI \& SMI $(100 \mathrm{MHz}, 8.0 \mathrm{~Gb} / \mathrm{s}, 12 \mathrm{UI})$ |  | 0.00 | 0.01 | n/a | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,4,5 |
|  |  | QPI \& SMI $(100 \mathrm{MHz}, 9.6 \mathrm{~Gb} / \mathrm{s}, 12 \mathrm{UI})$ |  | 0.00 | 0.01 | n/a | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,4,5 |

${ }^{1}$ Applies to all outputs.
${ }^{2}$ See http://www.pcisiq.com for complete specs
${ }^{3}$ Sample size of at least 100 K cycles. This figures extrapolates to 108 ps pk-pk @ 1M cycles for a BER of 1-12.
${ }^{4}$ Calculated from Intel-supplied Clock Jitter Tool v 1.6.3
${ }^{5}$ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2-(input jitter)^2]

## Clock Periods-Differential Outputs with Spread Spectrum Disabled

| SSC OFF | Center Freq. MHz | Measurement Window |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 Clock | 1us | 0.15 | 0.1 s | 0.1s | 1us | 1 Clock |  |
|  |  | -c2c jitter AbsPer Min | -SSC Short-Term Average Min | - ppm Long-Term Average Min | 0 ppm <br> Period <br> Nominal | + ppm Long-Term Average Max | +SSC <br> Short-Term Average Max | +c2c jitter AbsPer Max |  |
| DIF | 100.00 | 9.94900 |  | 9.99900 | 10.00000 | 10.00100 |  | 10.05100 | ns |
|  | 133.33 | 7.44925 |  | 7.49925 | 7.50000 | 7.50075 |  | 7.55075 | ns |

## Clock Periods-Differential Outputs with Spread Spectrum Enabled

| SSC ON | Center Freq. MHz | Measurement Window |  |  |  |  |  |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 Clock | 1us | 0.1 s | 0.1s | 0.1 s | 1us | 1 Clock |  |  |
|  |  | -c2c jitter AbsPer Min | -SSC <br> Short-Term Average Min | - ppm Long-Term Average Min | 0 ppm <br> Period <br> Nominal | + ppm <br> Long-Term Average Max | $+ \text { SSC }$ <br> Short-Term Average Max | +c2c jitter AbsPer Max |  |  |
| DIF | 99.75 | 9.94906 | 9.99906 | 10.02406 | 10.02506 | 10.02607 | 10.05107 | 10.10107 | ns | 1,2,3 |
|  | 133.00 | 7.44930 | 7.49930 | 7.51805 | 7.51880 | 7.51955 | 7.53830 | 7.58830 | ns | 1,2,4 |

Notes:
${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK420BQ/CK410B+ accuracy requirements (+/-100ppm). The 9ZXL1231 itself does not contribute to ppm error.
${ }^{3}$ Driven by SRC output of main clock, 100 MHz PLL Mode or Bypass mode
${ }^{4}$ Driven by CPU output of main clock, 133 MHz PLL Mode or Bypass mode

Differential Output Terminations

| $\operatorname{DIF}$ Zo $(\Omega)$ | Rs $(\Omega)$ |
| :---: | :---: |
| 100 | 33 |
| 85 | 27 |

9ZXL Differential Test Loads


## General SMBus Serial Interface Information for 9ZXL1231

## How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location $=\mathrm{N}$
- IDT clock will acknowledge
- Controller (host) sends the byte count $=X$
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

| Index Block Write Operation |  |  |  |
| :---: | :---: | :---: | :---: |
| Controller (Host) |  |  | IDT (Slave/Receiver) |
| T | starT bit |  |  |
| Slave Address |  |  |  |
| WR | WRite |  |  |
|  |  |  | ACK |
| Beginning Byte $=\mathrm{N}$ |  |  |  |
|  |  |  | ACK |
| Data Byte Count $=$ X |  |  |  |
|  |  |  | ACK |
| Beginning Byte N |  | $\begin{aligned} & \times \\ & \underset{\sim}{\infty} \\ & \underset{\sim}{\infty} \end{aligned}$ |  |
|  |  |  | ACK |
| 0 |  |  |  |
| 0 |  |  | 0 |
| 0 |  |  | 0 |
|  |  |  | 0 |
| Byte $\mathrm{N}+\mathrm{X}-1$ |  |  |  |
|  |  |  | ACK |
| P | stoP bit |  |  |

## How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location $=\mathrm{N}$
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte $X$ (if $X_{(H)}$ was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| Index Block Read Operation |  |  |  |
| :---: | :---: | :---: | :---: |
| Controller (Host) |  |  | IDT (Slave/Receiver) |
| T | starT bit |  |  |
| Slave Address |  |  |  |
| WR | WRite |  |  |
|  |  |  | ACK |
| Beginning Byte $=\mathrm{N}$ |  |  |  |
|  |  |  | ACK |
| RT | Repeat starT |  |  |
| Slave Address |  |  |  |
| RD | ReaD |  |  |
|  |  |  | ACK |
|  |  |  |  |
|  |  |  | Data Byte Count=X |
|  | ACK |  |  |
|  |  | $\underset{\sim}{\text { ¢ }}$ | Beginning Byte N |
| ACK |  |  |  |
|  |  |  | 0 |
|  | 0 |  | 0 |
| 0 |  |  | 0 |
| 0 |  |  |  |
|  |  |  | Byte N + X - 1 |
| N | Not acknowledge |  |  |
| P | stoP bit |  |  |

SMBusTable: PLL Mode, and Frequency Select Register

| Byt | Pin \# | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | 5 | PLL Mode 1 | PLL Operating Mode Rd back 1 | R | See PLL Operating Mode Readback Table |  | Latch |
| Bit 6 | 5 | PLL Mode 0 | PLL Operating Mode Rd back 0 | R |  |  | Latch |
| Bit 5 |  | Reserved |  |  |  |  | 0 |
| Bit 4 |  | Reserved |  |  |  |  | 0 |
| Bit 3 |  | PLL_SW_EN | Enable S/W control of PLL BW | RW | HW Latch | SMBus Control | 0 |
| Bit 2 |  | PLL Mode 1 | PLL Operating Mode 1 | RW | See PLL Operating Mode Readback Table |  | 1 |
| Bit 1 |  | PLL Mode 0 | PLL Operating Mode 1 | RW |  |  | 1 |
| Bit 0 | 4 | 100M_133M\# | Frequency Select Readback | R | 133 MHz | 100 MHz | Latch |

Note: Setting bit 3 to '1' allows the user to overide the Latch value from pin 5 via use of bits 2 and 1. Use the values from the PLL Operating Mode Readback Table. Note that Bits 7 and 6 will keep the value originally latched on pin 5 . A warm reset of the system will have to accomplished if the user changes these bits.

SMB usTable: Output Control Register

| Byt | Pin \# | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | 47/46 | DIF_7_En | Output Control - '0' overrides OE\# pin | RW | Low/Low | Enable | 1 |
| Bit 6 | 43/42 | DIF_6_En | Output Control - '0' overrides OE\# pin | RW |  |  | 1 |
| Bit 5 | 39/38 | DIF_5_En | Output Control - '0' overrides OE\# pin | RW |  |  | 1 |
| Bit 4 | 35/34 | DIF_4_En | Output Control - '0' overrides OE\# pin | RW |  |  | 1 |
| Bit 3 | 30/31 | DIF_3_En | Output Control - '0' overrides OE\# pin | RW |  |  | 1 |
| Bit 2 | 26/27 | DIF_2_En | Output Control - '0' overrides OE\# pin | RW |  |  | 1 |
| Bit 1 | 21/22 | DIF_1_En | Output Control - '0' overrides OE\# pin | RW |  |  | 1 |
| Bit 0 | 17/18 | DIF_0_En | Output Control - '0' overrides OE\# pin | RW |  |  | 1 |

SMBusTable: Output Control Register

|  | Pin \# | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 |  | Reserved |  |  |  |  | 0 |
| Bit 6 |  | Reserved |  |  |  |  | 0 |
| Bit 5 |  | Reserved |  |  |  |  | 0 |
| Bit 4 |  | Reserved |  |  |  |  | 0 |
| Bit 3 | 64/63 | DIF_11_En | Output Control - '0' overrides OE\# pin | RW | Low/Low | Enable | 1 |
| B it 2 | 59/60 | DIF_10_En | Output Control - '0' overrides OE\# pin | RW |  |  | 1 |
| Bit 1 | 54/55 | DIF_9_En | Output Control - '0' overrides OE\# pin | RW |  |  | 1 |
| Bit 0 | 50/51 | DIF_8_En | Output Control - '0' overrides OE\# pin | RW |  |  | 1 |

SMBusTable: Reserved Register

| Byt | Pin \# | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 |  |  | Reserved |  |  |  | 0 |
| Bit 6 |  |  | Reserved |  |  |  | 0 |
| Bit 5 |  |  | Reserved |  |  |  | 0 |
| Bit 4 |  |  | Reserved |  |  |  | 0 |
| Bit 3 |  |  | Reserved |  |  |  | 0 |
| Bit 2 |  |  | Reserved |  |  |  | 0 |
| Bit 1 |  |  | Reserved |  |  |  | 0 |
| Bit 0 |  |  | Reserved |  |  |  | 0 |

SMB usTable: Reserved Register

| Byt | Pin \# | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 |  |  | Reserved |  |  |  | 0 |
| Bit 6 |  |  | Reserved |  |  |  | 0 |
| Bit 5 |  |  | Reserved |  |  |  | 0 |
| Bit 4 |  |  | Reserved |  |  |  | 0 |
| Bit 3 |  |  | Reserved |  |  |  | 0 |
| Bit 2 |  |  | Reserved |  |  |  | 0 |
| Bit 1 |  |  | Reserved |  |  |  | 0 |
| Bit 0 |  |  | Reserved |  |  |  | 0 |

SMB usTable: Vendor \& Revision ID Register

| Byt | Pin \# | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | RID3 | REVISION ID | R | A rev $=0000$ |  | X |
| Bit 6 | - | RID2 |  | R |  |  | X |
| Bit 5 | - | RID1 |  | R |  |  | X |
| Bit 4 | - | RID0 |  | R |  |  | X |
| Bit 3 | - | VID3 | VENDOR ID | R | - | - | 0 |
| Bit 2 | - | VID2 |  | R | - | - | 0 |
| Bit 1 | - | VID1 |  | R | - | - | 0 |
| Bit 0 | - | VID0 |  | R | - | - | 1 |


| Byt | Pin \# | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - |  | Device ID 7 (MSB) | R | 1231 is 231 Decimal or E7 Hex |  | 1 |
| Bit 6 | - |  | Device ID 6 | R |  |  | 1 |
| Bit 5 | - |  | Device ID 5 | R |  |  | 1 |
| Bit 4 | - |  | Device ID 4 | R |  |  | 0 |
| Bit 3 | - |  | Device ID 3 | R |  |  | 0 |
| Bit 2 | - |  | Device ID 2 | R |  |  | 1 |
| Bit 1 | - |  | Device ID 1 | R |  |  | 1 |
| Bit 0 | - |  | Device ID 0 | R |  |  | 1 |

SMBusTable: Byte Count Register

| Byt | Pin \# | Name | Control Function | Type | $0-1$ | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 |  | Reserved |  |  |  | 0 |
| Bit 6 |  | Reserved |  |  |  | 0 |
| Bit 5 |  | Reserved |  |  |  | 0 |
| Bit 4 | - | BC4 | Writing to this register configures how many bytes will be read back. | RW | Default value is 8 hex, so 9 bytes (0 to 8) will be read back by default. | 0 |
| Bit 3 | - | BC3 |  | RW |  | 1 |
| Bit 2 | - | BC2 |  | RW |  | 0 |
| Bit 1 | - | BC1 |  | RW |  | 0 |
| Bit 0 | - | BC0 |  | RW |  | 0 |

SMB usTable: Reserved Register

| Byt | Pin \# | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 |  |  | Reserved |  |  |  | 0 |
| Bit 6 |  | Reserved |  |  |  |  | 0 |
| Bit 5 |  | Reserved |  |  |  |  | 0 |
| Bit 4 |  | Reserved |  |  |  |  | 0 |
| Bit 3 |  | Reserved |  |  |  |  | 0 |
| Bit 2 |  | Reserved |  |  |  |  | 0 |
| Bit 1 |  | Reserved |  |  |  |  | 0 |
| Bit 0 |  | Reserved |  |  |  |  | 0 |

## Marking Diagram



Notes:

1. "L" denotes RoHS compliant package.
2. "I" denotes industrial temperature range.
3. "LOT" denotes the lot number.
4. "COO": country of origin.
5. "YYWW" is the last two digits of the year and week that the part was assembled.

## Package Outline and Package Dimensions (64-pin VFQFPN)



|  | Millimeters |  |
| :---: | :---: | :---: |
| Symbol | Min | Max |
| A | 0.8 | 1.0 |
| A1 | 0 | 0.05 |
| A3 | 0.25 Reference |  |
| b | 0.18 |  |
| e | 0.3 |  |
| D x E BASIC | $9.00 \times 9.00$ |  |
| D2 MIN./MAX. | 6.00 | 6.25 |
| E2 MIN./MAX. | 6.00 | 6.25 |
| L MIN./MAX. | 0.30 | 0.50 |
| N | 64 |  |
| N $_{\text {D }}$ | 16 |  |
| N $_{E}$ | 16 |  |

## Ordering Information

| Part / Order Number | Shipping Package | Package | Temperature |
| :---: | :---: | :---: | :---: |
| $9 Z X L 1231 A K L F$ | Trays | 64-pin VFQFPN | 0 to $+70^{\circ} \mathrm{C}$ |
| $9 Z X L 1231$ AKLFT | Tape and Reel | 64 -pin VFQFPN | 0 to $+70^{\circ} \mathrm{C}$ |
| $9 Z X L 1231$ AKILF | Trays | 64 -pin VFQFPN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $9 Z X L 1231$ AKILFT | Tape and Reel | 64 -pin VFQFPN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.
" $A$ " is the device revision designator (will not correlate with the datasheet revision).

## Renesns

## Revision History

| Rev. | Issuer | Issue Date | Description | Page \# |
| :---: | :---: | :---: | :--- | :---: |
| G | RDW | $11 / 20 / 2015$ | 1. Updated QPI references to QPI/UPI <br> 2. Updated DIF_IN table to match PCI SIG specification, no silicon change | 1,6 |
| H | RDW | $12 / 2 / 2015$ | Corrected typo in I-temp marking diagram. | 15 |
| J | RDW | $5 / 25 / 2016$ | Add I-temp to ordering information. | 16 |

## Renesns

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Buffer category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G
ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T PI6C4931502-04LIE NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX

PI6C10806BLEX ZL40226LDG1 ZL40219LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB3N2304NZDTR2G NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK846BCPZ-REEL7


[^0]:    ${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
    ${ }^{2}$ Operation under these conditions is neither implied nor guaranteed.
    ${ }^{3}$ Not to exceed 4.6V.

[^1]:    ${ }^{1}$. Includes VDDR if applicable

