RENESAS

80C88

CMOS 8-/16-Bit Microprocessor

The Intersil <u>80C88</u> high performance 8-/16-bit CMOS CPU is manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). Two modes of operation, Minimum for small systems and Maximum for larger applications such as multiprocessing, allow user configuration to achieve the highest performance level.

Full TTL compatibility (with the exception of CLOCK) and industry-standard operation allow use of existing NMOS 8088 hardware and Intersil CMOS peripherals.

Complete software compatibility with the 80C86, 8086, and 8088 microprocessors allows use of existing software in new designs.

Related Literature

Ordering Information

- · For a full list of related documents, visit our website
 - 80C88 product page

DATASHEET

FN2949 Rev.5.00 Sep 28, 2017

Features

- Compatible with NMOS 8088
- Direct software compatibility with 80C86, 8086, 8088
- 8-bit data bus interface; 16-bit internal architecture
- Completely static CMOS design
 - DC 5MHz (80C88)
- DC 8MHz (80C88-2)
- Low power operation
- ICCSB...... 500µA maximum
- ICCOP...... 10mA/MHz maximum
- 1 MB of direct memory addressing capability
- · 24 operand addressing modes
- · Bit, byte, word, and block move operations
- 8-bit and 16-bit signed/unsigned arithmetic
- · Bus-hold circuitry eliminates pull-up resistors
- Wide operating temperature ranges
 - C80C88.....0°C to +70°C
- Pb-free available (RoHS compliant)

PART NUMBER (5MHz)	PART MARKING	PART NUMBER (8MHz)	PART MARKING	TEMPERATURE RANGE (°C)	PACKAGE	PKG. DWG. #
MD80C88/B	MD80C88/B			-55 to +125	40 LD CERDIP	F40.6
CP80C88Z (Note)	CP80C88Z	CP80C88-2Z		0 to +70	40 LD PDIP* (Pb-Free)	E40.6

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.




Table of Contents

Ordering Information
Pin Configurations
Functional Diagram
Pin Descriptions (Minimum or Maximum Mode)5
Pin Descriptions (Minimum Mode)
Pin Description (Maximum Mode)
Functional Description
Static Operation
Memory Organization
Minimum and Maximum Modes
Bus Operation. 10 I/O Addressing. 12
External Interface
Processor Reset and Initialization
Bus Hold Circuitry. 13 Interrupt Operations 13
Non-Maskable Interrupt (NMI)
Maskable Interrupt (INTR)
Halt 14 Read/Modify/Write (Semaphore) Operations Via LOCK 14
External Synchronization Via TEST
Basic System Timing 14 System Timing - Minimum System 14
Bus Timing - Medium Complexity Systems
The 80C88 Compared to the 80C86
Absolute Maximum Ratings
Thermal Information 17
Operating Conditions
Die Characteristics
Electrical Specifications
Capacitance
AC Electrical Specifications
Waveforms
AC Electrical Specifications
Waveforms
AC Test Circuit
AC Testing Input, Output Waveform
Burn-In Circuits
Die Characteristics
Metallization Mask Layout
Instruction Set Summary
Revision History
About Intersil
Dual-In-Line Plastic Packages (PDIP) 38
Ceramic Dual-In-Line Frit Seal Packages (CERDIP)




Pin Configurations





Functional Diagram





Pin Descriptions (Minimum or Maximum Mode)

The following pin function descriptions are for 80C88 systems in either Minimum or Maximum mode.

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION	_		
	MINIMUM MO		DCAL BUS" IN THESE DESCRIPTIONS IS THE DIRECT MULTIPLEXEDBU S BUFFERS).	S INTER	FACE C	ONNECTION TO THE 80C88
AD7 - AD0	9 - 16	I/O	ADDRESS DATA BUS: These lines constitute the time multiplexed r Tw, and T4) bus. These lines are active HIGH and are held at high ir interrupt acknowledge and local bus "hold acknowledge" or "grant	npedan	ce to th	
A15, A14 -A8	39, 2 - 8	0	ADDRESS BUS: These lines provide address Bits 8 through 15 for t not have to be latched by ALE to remain valid. A15-A8 are active HI last valid logic level during interrupt acknowledge and local bus "ho	GH and	are hel	d at high impedance to the
A19/S6,	35	0	ADDRESS/STATUS: During T1, these are the four most	S4	S 3	CHARACTERISTICS
A18/S5, A17/S4,	36 37	0	significant address lines for memory operations. During I/O operations, these lines are LOW. During memory and I/O	0	0	Alternate Data
A16/S3	38	0	operations, status information is available on these lines during T2, T3, TW, and T4. S6 is always LOW. The status of the interrupt	0	1	Stack
			enable flag bit (S5) is updated at the beginning of each clock	1	0	Code or None
			cycle. S4 and S3 are encoded as shown. This information indicates which segment register is presently	1	1	Data
			being used for data accessing. These lines are held at high impedance to the last valid logic level during local bus "hold acknowledge" or "grant sequence".			
RD	32	0	READ : The read strobe indicates that the processor is performing a the state of the IO/\overline{M} pin or $\overline{S2}$. This signal is used to read devices w active LOW during T2, T3, Tw of any read cycle, and is guaranteed t bus has floated. This line is held at a high impedance logic one state during "hold a	vhich re o remai	side on n HIGH	the 80C88 local bus. \overline{RD} is in T2 until the 80C88 loca
READY	22	I	READY: The acknowledgment from the address memory or I/O dev The RDY signal from memory or I/O is synchronized by the 82C84A is active HIGH. The 80C88 READY input is not synchronized. Correc and hold times are not met.	clock ge	enerato	r to from READY. This signa
INTR	18	I	INTERRUPT REQUEST: A level triggered input that is sampled durin determine if the processor should enter into an interrupt acknowle from an interrupt vector lookup table located in system memory. It resetting the interrupt enable bit. INTR is internally synchronized. T	dge ope can be	ration. interna	A subroutine is vectored to Ily masked by software
TEST	23	I	TEST: This input is examined by the "wait for test" instruction. If the otherwise the processor waits in an "idle" state. This input is synch on the leading edge of CLK.		•	
NMI	17	1	NONMASKABLE INTERRUPT: Edge triggered input which causes a from an interrupt vector lookup table located in system memory. N A transition from a LOW to HIGH initiates the interrupt at the end o internally synchronized.	MI is no	t mask	able internally by software
RESET	21	I	RESET: Cases the processor to immediately terminate its present a HIGH and remain active HIGH for at least four clock cycles. It restart set description, when RESET returns LOW. RESET is internally synch	s execut	ion, as	
CLK	19	I	CLOCK: Provides the basic timing for the processor and bus control to provide optimized internal timing.	ller. It is	asymn	netric with a 33% duty cycle
V _{CC}	40		V_{CC} : The +5V power supply pin. A $0.1\mu F$ capacitor between pins 20) and 4() is reco	ommended for decoupling
GND	1, 20		GND: Ground pins (both pins must be connected to system ground) is recommended for decoupling.	. A 0.1µ	F capao	citor between pins 1 and 2
MN/MX	33	I	MINIMUM/MAXIMUM: Indicates the mode in which the processor is in the following sections.	s to ope	rate. Th	e two modes are discussed



Pin Descriptions (Minimum Mode)

The following pin function descriptions are for 80C88 systems in Minimum mode (MN/ $\overline{MX} = V_{CC}$). Only the pin functions which are unique to the minimum mode are described; all other pin functions are as described above.

SYMBOL	PIN NUMBER	TYPE	DESC	RIPTION			
	DDE SYSTEM (M	IN/MX = V _C	c)				
IO/M	28	0	STATUS LINE: An inverted Maximum mode $\overline{S2}$. It dist becomes valid in the T4 preceding a bus cycle and re = LOW). IO/ \overline{M} is held to a high impedance logic one of	mains val	id until the	final T	4 of the cycle $(I/O = HIGH, M$
WR	29	0	Write: Strobe indicating that the processor is perform state of the IO/\overline{M} signal. WR is active for T2, T3, and impedance logic one during local bus "hold acknowle	Tw of any	•		
INTA	24	0	INTA: Used as a read strobe for interrupt acknowledg interrupt acknowledge cycle. Note that INTA is never		It is active	LOW du	uring T2, T3, and Tw of each
ALE	25	0	ADDRESS LATCH ENABLE: Provided by the processo latch. It is a HIGH pulse active during clock low of T1				,
DT/R	27	0	DATA TRANSMIT/RECEIVE: Needed in a minimum sys is controls the direction of data flow through the tran maximum mode, and its timing is the same as for IO impedance logic one during local bus "hold acknowle	\sqrt{M} (T = H	ogically, D1	ſ∕ <mark>R</mark> is e	quivalent to S1 in the
DEN	26	0	DATA ENABLE: Provided as an output enable for the transceiver. DEN is active LOW during each memory cycle, it is active from the middle of T2 until the midd beginning of T2 until the middle of T4. DEN is held to acknowledge".	and I/O ac dle of T4, v	ccess, and while for a	for INT/ write cy	A cycles. For a read or INTA ycle, it is active from the
HOLD, HLDA	31 30	I O	HOLD: Indicates that another master is requesting a active HIGH. The processor receiving the "hold" reque middle of a T4 or T1 clock cycle. Simultaneous with th and control lines. After HOLD is detected as being LO needs to run another cycle, it will again drive the loca Hold is not an asynchronous input. External synchroni guarantee the set up time.	est will issu ne issuanc IW, the pro al bus and	ue HLDA (H e of HLDA, ocessor lov control lin	HGH) as the pro vers HL es.	s an acknowledgment, in the cessor will float the local bus DA, and when the processor
SS0	34	0	STATUS LINE: Is logically equivalent to \overline{SO} in Maximum mode. The combination of \overline{SSO} , IO/ \overline{M}	10/M	DT/R	SS0	CHARACTERISTICS
			and $\text{DT}/\overline{\text{R}}$ allows the system to completely decode	1	0	0	Interrupt Acknowledge
			the current bus cycle status. SSO is held to high impedance logic one during local bus "hold	1	0	1	Read I/O Port
			acknowledge".	1	1	0	Write I/O Port
				1	1	1	Halt
				0	0	0	Code Access
				0	0	1	Read Memory
				0	1	0	Write Memory
				0	1	1	Passive



Pin Description (Maximum Mode)

The following pin function descriptions are for 80C88 systems in Maximum mode (MN/MX = GND). Only the pin functions which are unique to the maximum mode are described; all other pin functions are as described above.

	NUMBER	TYPE	DESCRIPTIO	N			
MAXIMUM MO	DE SYSTEM (N	IN/ <mark>MX</mark> = G	ND).				
<u>S0</u>	26	0	STATUS: Is active during clock high of T4, T1, and T2, and	<u>52</u>	<u>51</u>	<u>50</u>	CHARACTERISTICS
<u>51</u> 52	27 28	0	is returned to the passive state (1, 1, 1) during T3 or during Tw when READY is HIGH. This status is used by the 82C88	3 2	51 0	0	
52	20	0	bus controller to generate all memory and I/O access	0	0	1	Interrupt Acknowledge
			control signals. Any change by $\overline{S2}$, $\overline{S1}$, or $\overline{S0}$ during T4 is	0	1	0	Read I/O Port
			used to indicate the beginning of a bus cycle. The return to the passive state in T3 or Tw is used to indicate the end of	0			Write I/O Port
			a bus cycle.		1	1	Halt
			These signals are held at a high impedance logic one state during "grant sequence".	1	0	0	Code Access
			state daming grant sequence .	1	0	1	Read Memory
				1	1	0	Write Memory
				1	1	1	Passive
			 During a T4 or T1 clock cycle, a pulse one clock wide from the indicates that the 80C88 has allowed the local bus to float at the next CLK. The CPUs bus interface unit is disconnected log A pulse one CLK wide from the requesting master indicates about to end and that the 80C88 can reclaim the local bus at no bus cycles pending). Each master-master exchange of the local bus is a sequence after bus exchange. Pulses are active LOW. If the request is made while the CPU is performing a memory the cycle when all the following conditions are met: 1. The request occurs on or before T2. 2. The current cycle is not the low bit of a word. 3. The current cycle is not the first acknowledge of an interral A locked instruction is not currently executing. If the local bus will be released during the next clock. 2. A memory cycle will start within three clocks. Now the forwith condition number 1 already satisfied. 	nd that gically fr to the 8 at the ne of three ry cycle, upt ackr ssible ev	it will e om the OC88 (j ext CLK e pulses it will r nowledg ents wi	nter th local b pulse 3 . The C . There elease ge sequ	e "grant sequence" state a us during "grant sequence 3) that the "hold" request i PU then enters T4 (or T1 i e must be one idle CLK cyc the local bus during T4 o uence.
LOCK QS1, QS0	29 24, 25	0	LOCK: Indicates that other system bus masters must not gai (LOW). The LOCK signal is activated by the "LOCK" prefix ins of the next instruction. This signal is active LOW, and is held a sequence". In Maximum Mode, LOCK is automatically genera during T2 of the second INTA cycle.	truction at a high	and rei n imped	mains lance l	active until the completion ogic <u>one</u> state during "gran
			of the internal 80C88 instruction queue. The queue status is valid during the CLK cycle after which	0	0	No O	peration
			the queue operation is performed. Note that the queue status never goes to a high impedance statue (floated).	0	1		Byte of Opcode from
					0	-	v the Queue
				1	_	· ·	
				1	1	Subs	equent Byte from Queue



Functional Description

Static Operation

All 80C88 circuitry is static in design. Internal registers, counters, and latches are static and do not require refresh as with dynamic circuit design. This eliminates the minimum operating frequency restriction placed on other microprocessors. The CMOS 80C88 can operate from DC to the specified upper frequency limit. The processor clock can be stopped in either state (high/low) and held there indefinitely. This type of operation is especially useful for system debug or power critical applications.

The 80C88 can be single stepped using only the CPU clock. This state can be maintained as long as is necessary. Single step clock operation allows simple interface circuitry to provide critical information for start-up.

Static design also allows very low frequency operation (as low as DC). In a power critical situation, this can provide extremely low power operation since 80C88 power dissipation is directly related to operation frequency. As the system frequency is reduced, so is the operating power until the power requirement is the 80C88 standby current at a DC input frequency.

Internal Architecture

The internal functions of the 80C88 processor are partitioned logically into two processing units. The first is the Bus Interface Unit (BIU) and the second is the Execution Unit (EU) as shown in the <u>"Functional Diagram" on page 4</u>.


These units can interact directly but for the most part perform as separate asynchronous operational processors. The BIU provides the functions related to instruction fetching and queuing, operand fetch and store, and address relocation. This unit also provides the basic bus control. The overlap of instruction pre-fetching provided by this unit serves to increase processor performance through improved bus bandwidth utilization. Up to four bytes of the instruction stream can be queued while waiting for decoding and execution.

The instruction stream queuing mechanism allows the BIU to keep the memory utilized very efficiently. Whenever there is space for at least one byte in the queue, the BIU will attempt a byte fetch memory cycle. This greatly reduces "dead time" on the memory bus. The queue acts as a First-In-First-Out (FIFO) buffer, from which the EU extracts instruction bytes as required. If the queue is empty (following a branch instruction, for example), the first byte into the queue immediately becomes available to the EU.

The execution unit receives pre-fetched instructions from the BIU queue and provides unrelocated operand addresses to the BIU. Memory operands are passed through the BIU for processing by the EU, which passes results to the BIU for storage.

Memory Organization

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is organized as a linear array of up to 1 million bytes, addressed as 00000(H) to FFFFF(H). The memory is logically divided into code, data, extra, and stack segments of up to 64 bytes each, with each segment falling on 16-byte boundaries (see Figure 1).





All memory references are made relative to base addresses contained in high speed segment registers. The segment types were chosen based on the addressing needs of programs. The segment register to be selected is automatically chosen according to specific rules as shown in <u>Table 1</u>. All information in one segment type shares the same logical attributes (for example, code or data). By structuring memory into relocatable areas of similar characteristics and by automatically selecting segment registers, programs are shorter, faster, and more structured.

TABLE 1.

MEMORY REFERENCE NEED	SEGMENT REGISTER USED	SEGMENT SELECTION RULE
Instructions	CODE (CS)	Automatic with all instruction prefetch.
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base register except data references.
Local Data	DATA (DS)	Data references when: relative to stack, destination of string operation, or explicitly overridden.
External Data (Global)	EXTRA (ES)	Destination of string operations: Explicitly selected using a segment override.

Word (16-bit) operands can be located on even or odd address boundaries. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location.

The BIU will automatically execute two fetch or write cycles for 16-bit operands.

Certain locations in memory are reserved for specific CPU operations, as shown in <u>Figure 2 on page 9</u>). Locations from



addresses FFFFOH through FFFFFH are reserved for operations including a jump to initial system initialization routine. Following RESET, the CPU will always begin execution at location FFFFOH where the jump must be located. Locations 00000H through 003FFH are reserved for interrupt operations. Each of the 256 possible interrupt service routines is accessed through its own pair of 16-bit pointers - the segment address pointer and offset address pointer. The first pointer, used as the offset address, is loaded into the IP. The second pointer, which designates the base address, is loaded into the CS. At this point program control is transferred to the interrupt routine. The pointer elements are assumed to have been stored at their respective places in reserved memory before the occurrence of interrupts.

Minimum and Maximum Modes

The requirements for supporting minimum and maximum 80C88 systems are sufficiently different that they cannot be done efficiently with 40 uniquely defined pins. Consequently, the 80C88 is equipped with a strap pin (MN/MX) which defines the system configuration. The definition of a certain subset of the pins changes is dependent on the condition of the strap pin. When the MN/MX pin is strapped to GND, the 80C88 defines pins 24 through 31 and pin 34 in Maximum mode. When the

 MN/\overline{MX} pins are strapped to $V_{CC},$ the 80C88 generates bus control signals itself on pins 24 through 31 and pin 34.

The minimum mode 80C88 can be used with either a multiplexed or demultiplexed bus. This architecture provides the 80C88 processing power in a highly integrated form.

The demultiplexed mode requires one latch (for 64k address ability) or two latches (for a full megabyte of addressing). An 82C86 or 82C87 transceiver can also be used if data bus buffering is required (see Figure 3 on page 10). The 80C88 provides $\overline{\text{DEN}}$ and $\overline{\text{DT/R}}$ to control the transceiver, and ALE to latch the addresses. This configuration of the minimum mode provides the standard demultiplexed bus structure with heavy bus buffering and relaxed bus timing requirements.

The maximum mode employs the 82C88 bus controller (see Figure 4 on page 11). The 82C88 decodes status lines S0, S1, and S2, and provides the system with all bus control signals. Moving the bus control to the 82C88 provides better source and sink current capability to the control lines, and frees the 80C88 pins for extended large system features. The 80C88 provides hardware lock, queue status, and two request/grant interfaces in Maximum mode. These features allow coprocessors in local bus and remote bus configurations.




FIGURE 2. RESERVED MEMORY LOCATIONS



Bus Operation

The 80C88 address/data bus consists of three parts: the lower eight address/data bits (AD0-AD7), the middle eight address bits (A8-A15), and the upper four address bits (A16-A19). The address/data bits and the highest four address bits are time multiplexed. This technique provides the most efficient use of pins on the processor, permitting the use of standard 40 Ld package. The middle eight address bits are not multiplexed - they remain valid throughout each bus cycle. In addition, the bus can be demultiplexed at the processor with a single address latch if a standard, non multiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as T1, T2, T3, and T4, as shown in Figure 5 on page 12. The address is emitted from the processor during T1 and data transfer occurs on the bus during T3 and T4. T2 is used primarily for changing the direction of the bus during read operations. In the event that a "Not Ready" indication is given by the addressed device, "wait" states (TW) are inserted between T3 and T4. Each inserted "wait" state is of the same duration as a CLK cycle. Periods can occur between 80C88 driven bus cycles. These are referred to as "idle" states (TI), or inactive CLK cycles. The processor uses these cycles for internal housekeeping.

During T1 of any bus cycle, the ALE signal is emitted (by either the processor or the 82C88 bus controller, depending on the MN/\overline{MX} strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle can be latched.

Status bits $\overline{S0}$, $\overline{S1}$, and $\overline{S2}$ are used by the bus controller while in Maximum mode to identify the type of bus transaction according to Table 2 on page 12.

Status bits S3 through S6 are multiplexed with high order address bits and are therefore valid during T2 through T4. S3 and S4 indicate which segment register was used to this bus cycle in forming the address according to <u>Table 3 on page 12</u>.

S5 is a reflection of the PSW interrupt enable bit. S6 is always equal to 0.




FIGURE 3. DEMULTIPLEXED BUS CONFIGURATION




FIGURE 4. FULLY BUFFERED SYSTEM USING BUS CONTROLLER






FIGURE 5. BASIC SYSTEM TIMING

		-	~
IA	BL	.E	2.

<u>52</u>	<u>51</u>	<u>50</u>	CHARACTERISTICS
0	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/0
0	1	1	Halt
1	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (No Bus Cycle)

TABLE 3.

S4	S3	CHARACTERISTICS
0	0	Alternate Data (Extra Segment)
0	1	Stack
1	0	Code or None
1	1	Data

I/O Addressing

In the 80C88, I/O operations can address up to a maximum of 64k I/O registers. The I/O address appears in the same format as the memory address on bus lines A15-A0. The address lines A19-A16 are zero in I/O operations. The variable I/O instructions, which use register DX as a pointer, have full address capability, while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space. I/O ports are addressed in the same manner as memory locations.



Designers familiar with the 8085 or upgrading an 8085 design should note that the 8085 addresses I/O with an 8-bit address on both halves of the 16-bit address bus. The 80C88 uses a full 16-bit address on its lower 16 address lines.

External Interface

Processor Reset and Initialization

Processor initialization or start up is accomplished by activating (setting HIGH) the RESET pin. The 80C88 RESET is required to be HIGH for greater than four clock cycles. The 80C88 will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately seven clock cycles. After this interval the 80C88 operates normally, beginning with the instruction in absolute location FFFFOH (see Figure 2 on page 9). The RESET input is internally synchronized to the processor clock. At initialization, the HIGH to LOW transition of RESET must occur no sooner than 50µs after power up to allow complete initialization of the 80C88.

NMI will not be recognized if asserted before the second CLK cycle following the end of RESET.

Bus Hold Circuitry

To avoid high current conditions caused by floating inputs to CMOS devices and to eliminate the need for pull-up/down resistors, "bus-hold" circuitry has been used on 80C88 pins 2-16, 26-32, and 34-39 (see Figure 6A and 6B). These circuits maintain a valid logic state if no driving source is present (that is, an unconnected pin or a driving source which goes to a high impedance state).

To override the "bus hold" circuits, an external driver must be capable of supplying 400μ A minimum sink or source current at valid input voltage levels. Since this "bus hold" circuitry is active and not a "resistive" type element, the associated power supply current is negligible. Power dissipation is significantly reduced when compared to the use of passive pull-up resistors.

Interrupt Operations

Interrupt operations fall into two classes: software initiated or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the instruction set description. Hardware interrupts can be classified as nonmusical or maskable.

Interrupts result in a transfer of control to a new program location. A 256 element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (see <u>Figure 2 on page 9</u>), which are reserved for this purpose. Each element in the table is four bytes in size and corresponds to an interrupt "type". An interrupting device supplies an 8-bit type number, during the interrupt acknowledge sequence, which is used to vector through the appropriate element to the new interrupt service program location.




FIGURE 6A. BUS HOLD CIRCUITRY PINS 2-16 AND 35-39




FIGURE 6B. BUS HOLD CIRCUITRY PINS 26-32 AND 34 FIGURE 6.

Non-Maskable Interrupt (NMI)

The processor provides a single non-maskable interrupt (NMI) pin which has higher priority than the maskable interrupt request (INTR) pin. A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW to HIGH transition. The activation of this pin causes a type 2 interrupt.

NMI is required to have a duration of greater than two cycles in the HIGH state but is not required to be synchronized to the clock. A high-going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves (2-bytes in the case of word moves) of a block type instruction. Worst case response to NMI would be for multiply, divide, and variable shift instructions. There is no specification on the occurrence of the low-going edge; it can occur before, during, or after the servicing of NMI. Another high-going edge triggers another response if it occurs after the start of the NMI procedure.

The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

Maskable Interrupt (INTR)

The 80C88 provides a singe interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable (IF) flag bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK.

To receive a response, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a block type instruction. INTR can be removed anytime after the falling edge of the first INTA signal. During the interrupt response sequence, further interrupts are



disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt, or single step). The FLAGS register, which is automatically pushed onto the stack, reflects the state of the processor before the interrupt. The enable bit will be zero until the old FLAGS register is restored, unless specifically set by an instruction.

During the response sequence (see Figure 7), the processor executes two successive (back-to-back) interrupt acknowledge cycles. The 80C88 emits the LOCK signal (maximum mode only) from T2 of the first bus cycle until T2 of the second. A local bus "hold" request will not be processed until the end of the second bus cycle. In the second bus cycle, a byte is fetched from the external interrupt system (for example, an 82C59A PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table.

An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. INTR can be removed anytime after the falling edge of the first INTA signal. The interrupt return instruction includes a flags pop which returns the status of the original interrupt enable bit when it restores the flags.




FIGURE 7. INTERRUPT ACKNOWLEDGE SEQUENCE

Halt

When a software HALT instruction is executed, the processor indicates that it is entering the HALT state in one of two ways, depending upon which mode is strapped. In Minimum mode, the processor issues ALE, delayed by one clock cycle, to allow the system to latch the halt status. Halt status is available on IO/\overline{M} , DT/\overline{R} , and \overline{SSO} . In Maximum mode, the processor issues appropriate HALT status on $\overline{S2}$, $\overline{S1}$ and $\overline{S0}$, and the 82C88 bus controller issues one ALE. The 80C88 will not leave the HALT state when a local bus hold is entered while in HALT. In this case, the processor reissues the HALT indicator at the end of the local bus hold. An interrupt request or RESET will force the 80C88 out of the HALT state.

Read/Modify/Write (Semaphore) Operations Via LOCK

The LOCK status information is provided by the processor when consecutive bus cycles are required during the execution of an instruction. This allows the processor to perform read/modify/write operations on memory (on the "exchange register with memory" instruction), without another system bus master receiving intervening memory cycles. This is useful in multiprocessor system configurations to accomplish "test and set lock" operations. The $\overline{\text{LOCK}}$ signal is activated (LOW) in the clock cycle following decoding of the $\overline{\text{LOCK}}$ prefix instruction. It is deactivated at the end of the last bus cycle of the instruction following the $\overline{\text{LOCK}}$ prefix. While $\overline{\text{LOCK}}$ is active, a request on a $\overline{\text{RQ}/\text{GT}}$ pin will be recorded, then processed at the end of the $\overline{\text{LOCK}}$.

External Synchronization Via TEST

As an alternative to interrupts, the 80C88 provides a single software-testable input pin ($\overline{\text{TEST}}$). Execute a WAIT instruction to use this input. The single WAIT instruction is repeatedly executed until the $\overline{\text{TEST}}$ input goes active (LOW). The execution of WAIT does not consume bus cycles once the queue is full.

If a local bus request occurs during WAIT execution, the 80C88 three-states all output drivers while inputs and I/O pins are held at valid logic levels by internal bus-hold circuits. If interrupts are enabled, the 80C88 will recognize interrupts and process them when it regains control of the bus.

Basic System Timing

In Minimum mode, the MN/ $\overline{\text{MX}}$ pin is strapped to V_{CC} and the processor emits bus control signals ($\overline{\text{RD}}$, $\overline{\text{WR}}$, IO/ $\overline{\text{M}}$, etc.) directly. In Maximum mode, the MN/ $\overline{\text{MX}}$ pin is strapped to GND and the processor emits coded status information which the 82C88 bus controller uses to generate MULTIBUS compatible bus control signals.

System Timing - Minimum System

The read cycle begins in T1 with the assertion of the address latch enable (ALE) signal (see Figure 5 on page 12). The trailing (low-going) edge of this signal is used to latch the address information, which is valid on the address data bus (ADO-AD7) at this time, into the 82C82/82C83 latch. Address lines A8 through A15 do not need to be latched because they remain valid throughout the bus cycle. From T1 to T4 the IO/\overline{M} signal indicates a memory or I/O operation. At T2 the address is removed from the address data bus and the bus is held at the last valid logic state by internal bus-hold devices. The read control signal is also asserted at T2. The read (RD) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later, valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again threestate its bus drivers. If a transceiver (82C86/82C87) is required to buffer the local bus, signals DT/\overline{R} and \overline{DEN} are provided by the 80088.

A write cycle also begins with the assertion of ALE and the emission of the address. The IO/\overline{M} signal is again asserted to indicate a memory or I/O write operation. In T2, immediately following the address emission, the processor emits the data to be written into the addressed location. This data remains valid until at least the middle of T4. During T2, T3, and Tw, the processor asserts the write control signal. The write (WR) signal becomes active at the beginning of T2, as opposed to the read signal, which is delayed somewhat into T2 to provide time for output drivers to become inactive.



The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge (INTA) signal is asserted in place of the read (\overline{RD}) signal and the address bus is held at the last valid logic state by internal bus-hold devices (see Figure 6 on page 13. In the second of two successive INTA cycles, a byte of information is read from the data bus, as supplied by the interrupt system logic (i.e., 82C59A priority interrupt controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into the interrupt vector lookup table, as described earlier.

Bus Timing - Medium Complexity Systems

For medium complexity systems, the MN/ \overline{MX} pin is connected to GND and the 82C88 bus controller is added to the system, as well as an 82C82/82C83 latch for latching the system address, and an 82C86/82C87 transceiver to allow for bus loading greater than the 80C88 is capable of handling (see Figure 8 on page 16). Signals ALE, $\overline{\text{DEN}}$, and $\overline{\text{DT}/\text{R}}$ are generated by the 82C88 instead of the processor in this configuration, although their timing remains relatively the same. The 80C88 status outputs ($\overline{S2}$, $\overline{S1}$, and $\overline{S0}$) provide the type of cycle information and become 82C88 inputs. This bus cycle information specifies a read (code, data, or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 82C88 thus issues control signals specifying memory read or write, I/O read or write, or interrupt acknowledge. The 82C88 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence, data is not valid at the leading edge of write. The 82C86/82C87 transceiver receives the usual T and \overline{OE} inputs from the 82C88 DT/ \overline{R} and \overline{DEN} outputs.

The pointer into the interrupt vector table, which is passed during the second INTA cycle, can derive from an 82C59A located on either the local bus or the system bus. If the master 82C59A priority interrupt controller is positioned on the local bus, the 82C86/82C87 transceiver must be disabled when reading from the master 82C59A during the interrupt acknowledge sequence and software "poll".

The 80C88 Compared to the 80C86

The 80C88 CPU is an 8-bit processor designed around the 8086 internal structure. Most internal functions of the 80C88 are identical to the equivalent 80C86 functions. The 80C88 handles the external bus the same way the 80C86 does with the distinction of handling only 8-bits at a time. Sixteen-bit operands are fetched or written in two consecutive bus cycles. Both processors will appear identical to the software engineer, with

the exception of execution time. The internal register structure is identical and all instructions have the same end result. Internally, there are three differences between the 80C88 and the 80C86. All changes are related to the 8-bit bus interface.

- The queue length is four bytes in the 80C88, whereas the 80C86 queue contains six bytes, or three words. The queue was shortened to prevent overuse of the bus by the BIU when prefetching instructions. This was required because of the additional time necessary to fetch instructions eight bits at a time.
- To further optimize the queue, the prefetching algorithm was changed. The 80C88 BIU will fetch a new instruction to load into the queue each time there is a 1-byte space available in the queue. The 80C86 waits until a 2-byte space is available.

The internal execution time of the instruction set is affected by the 8-bit interface. All 16-bit fetches and writes from/to memory take an additional four clock cycles. The CPU is also limited by the speed of instruction fetches. This latter problem occurs only when a series of simple operations occur. When the more sophisticated instructions of the 80C88 are being used, the queue has time to fill the execution proceeds as fast as the execution unit will allow.

The 80C88 and 80C86 are completely software compatible by virtue of their identical execution units. Software that is system dependent may not be completely transferable, but software that is not system dependent will operate equally as well on an 80C88 or an 80C86.

The hardware interface of the 80C88 contains the major differences between the two CPUs. The pin assignments are nearly identical, however, with the following functional changes:

- A8-A15: These pins are only address outputs on the 80C88. These address lines are latched internally and remain valid throughout a bus cycle in a manner similar to the 8085 upper address lines.
- BHE has no meaning on the 80C88 and has been eliminated.
- $\overline{SS0}$ provides the $\overline{S0}$ status information in Minimum mode. This output occurs on pin 34 in Minimum mode only. DT/ $\overline{R},$ IO/ \overline{M} and $\overline{SS0}$ provide the complete bus status in Minimum mode.
- IO/\overline{M} has been inverted to be compatible with the 8085 bus structure.
- ALE is delayed by one clock cycle in Minimum mode when entering HALT, to allow the status to be latched with ALE.




FIGURE 8. MEDIUM COMPLEXITY SYSTEM TIMING



Absolute Maximum Ratings

Supply Voltage	
Input, Output or I/O Voltage	GND - 0.5V to V _{CC} + 0.5V
ESD Classification	Class 1

Operating Conditions

Operating Voltage Range	+4.5V to +5.5V
M80C88-2 Only	+4.75V to +5.25V
Operating Temperature Range	
C80C88/-2	0°C to +70°C
M80C88	55°C to +125°C

Thermal Information

Thermal Resistance (Typical) θ_{JA} (°C/W) PDIP Package* .50 CERDIP Package .30
Maximum Junction Temperature
Ceramic Package+175°C
Plastic Package+150°C
Storage Temperature Range65°C to +150°C
Pb-free reflow profile refer to TB493
*Pb-free PDIPs can be used for through hole wave solder processing only.
They are not intended for use in Reflow solder processing applications.

Die Characteristics

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Electrical Specifications

 $V_{CC} = 5.0V, \pm 10\%; T_A = 0^{\circ}C \text{ to } +70^{\circ}C (C80C88, C80C88-2)$ V_{CC} = 5.0V, ±10%; T_A = -55°C to +125°C (M80C88)

SYMBOL	PARAMETER	TEST CONDITION	MIN	MAX	UNITS
V _{IH}	Logical One Input Voltage	C80C88 (<u>Note 4</u>)	2.0	-	v
		M80C88 (<u>Note 4</u>)	2.2		v
VIL	Logical Zero Input Voltage		-	0.8	v
VIHC	CLK Logical One Input Voltage		V _{CC} - 0.8	-	v
VILC	CLK Logical Zero Input Voltage		-	0.8	v
V _{OH}	Output High Voltage	IOH = -2.5mA	3.0	-	v
		IOH = -100µA	V _{CC} - 0.4		v
V _{OL}	Output Low Voltage	IOL = +2.5mA	-	0.4	v
ų	Input Leakage Current	V _{IN} = 0V or V _{CC} Pins 17 through 19, 21 through 23, and 33	-1.0	1.0	μΑ
IBHH	Input Current-Bus Hold High	V _{IN} = - 3.0V (<u>Note 1</u>)	-40	-400	μΑ
IBHL	Input Current-Bus Hold Low	V _{IN} = - 0.8V (<u>Note 2</u>)	40	400	μΑ
۱ ₀	Output Leakage Current	V _{OUT} = 0V (<u>Note 5</u>)	-	-10.0	μΑ
ICCSB	Standby Power Supply Current	V _{CC} = 5.5V (<u>Note 3</u>)	-	500	μΑ
ICCOP	Operating Power Supply Current	FREQ = Max, V _{IN} = V _{CC} or GND, Outputs Open	-	10	mA/MHz

NOTES:

1. IBHH should be measured after raising V_{IN} to V_{CC} and then lowering to 3.0V on the following pins 2 through 16, 26 through 32, 34 through 39.

2. IBHL should be measured after lowering VIN to GND and then raising to 0.8V on the following pins: 2 through 16, 35 through 39.

3. ICCSB tested during clock high time after HALT instruction executed. $V_{IN} = V_{CC}$ or GND, $V_{CC} = 5.5V$, outputs unloaded.

4. MN/ $\overline{\text{MX}}$ is a strap option and should be held to V_{CC} or GND.

5. IO should be measured by putting the pin in a high impedance state and then driving V_{OUT} to GND on the following pins: 26-29 and 32.

Capacitance T_A = +25°C

SYMBOL	PARAMETER TEST CONDITIONS		TYPICAL	UNITS
CIN	Input Capacitance	FREQ = 1MHz. All measurements are referenced to device GND	25	pF
C _{OUT}	Output Capacitance	FREQ = 1MHz. All measurements are referenced to device GND	25	pF
CI/O	I/O Capacitance	FREQ = 1MHz. All measurements are referenced to device GND	25	pF



			TEST	80C88		80C88-	2	
9	SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	UNITS
MINIM	UM COMPLEX	ITY SYSTEM						
Timing	Requirement	S						
(1)	TCLCL	CLK Cycle Period		200	-	125	-	ns
(2)	TCLCH	CLK Low Time		118	-	68	-	ns
(3)	TCHCL	CLK High Time		69	-	44	-	ns
(4)	TCH1CH2	CLK Rise Time	From 1.0V to 3.5V	-	10	-	10	ns
(5)	TCL2CL1	CLK Fall Time	From 3.5V to 1.0V	-	10	-	10	ns
(6)	TDVCL	Data In Setup Time		30	-	20	-	ns
(7)	TCLDX1	Data In Hold Time		10	-	10	-	ns
(8)	TR1VCL	RDY Setup Time into 82C84A (<u>Notes 6,7</u>)		35	-	35	-	ns
(9)	TCLR1X	RDY Hold Time into 82C84A (<u>Notes 6,7</u>)		0	-	0	-	ns
(10)	TRYHCH	READY Setup Time into 80C88		118	-	68	-	ns
(11)	TCHRYX	READY Hold Time into 80C88		30	-	20	-	ns
(12)	TRYLCL	READY Inactive to CLK (Note 8)		-8	-	-8	-	ns
(13)	THVCH	HOLD Setup Time		35	-	20	-	nS
(14)	TINVCH	INTR, NMI, TEST Setup Time (<u>Note 7</u>)		30	-	15	-	ns
(15)	TILIH	Input Rise Time (Except CLK)	From 0.8V to 2.0V	-	15	-	15	ns
(16)	TIHIL	Input Fall Time (Except CLK)	From 2.0V to 0.8V	-	15	-	15	ns
Timin	g Responses			•				
(17)	TCLAV	Address Valid Delay	CL = 100pF	10	110	10	60	ns
(18)	TCLAX	Address Hold Time	CL = 100pF	10	-	10	-	ns
(19)	TCLAZ	Address Float Delay	CL = 100pF	TCLAX	80	TCLAX	50	ns
(20)	TCHSZ	Status Float Delay	CL = 100pF	-	80	-	50	ns
(21)	TCHSV	Status Active Delay	CL = 100pF	10	110	10	60	ns
(22)	TLHLL	ALE Width	CL = 100pF	TCLCH-20	-	TCLCH-10	-	ns
(23)	TCLLH	ALE Active Delay	CL = 100pF	-	80	-	50	ns
(24)	TCHLL	ALE Inactive Delay	CL = 100pF	-	85	-	55	ns
(25)	TLLAX	Address Hold Time to ALE Inactive	CL = 100pF	TCHCL-10	-	TCHCL-10	-	ns
(26)	TCLDV	Data Valid Delay	CL = 100pF	10	110	10	60	ns
(27)	TCLDX2	Data Hold Time	CL = 100pF	10	-	10	-	ns
(28)	TWHDX	Data Hold Time After WR	CL = 100pF	TCLCL-30	-	TCLCL-30	-	ns
(29)	τονοτν	Control Active Delay 1	CL = 100pF	10	110	10	70	ns
(30)	тснсти	Control Active Delay 2	CL = 100pF	10	110	10	60	ns
(31)	тсустх	Control Inactive Delay	CL = 100pF	10	110	10	70	ns
(32)	TAZRL	Address Float to READ Active	CL = 100pF	0	-	0	-	ns



AC Electrical Specifications

$$\begin{split} &V_{CC} = 5.0V \pm 10\%; \mbox{T}_{A} = 0\mbox{°C to } + 70\mbox{°C (C80C88, C80C88-2)} \\ &V_{CC} = 5.0V \pm 10\%; \mbox{T}_{A} = -55\mbox{° to } + 125\mbox{°C (M80C88)} \end{split}$$

			TEST 80C88			80C88-2		
s	SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	UNITS
(33)	TCLRL	RD Active Delay	CL = 100pF	10	165	10	100	ns
(34)	TCLRH	RD Inactive Delay	CL = 100pF	10	150	10	80	ns
(35)	TRHAV	RD Inactive to Next Address Active	CL = 100pF	TCLCL-45	-	TCLCL-40	-	ns
(36)	TCLHAV	HLDA Valid Delay	CL = 100pF	10	160	10	100	ns
(37)	TRLRH	RD Width	CL = 100pF	2TCLCL-75	-	2TCLCL-50	-	ns
(38)	TWLWH	WR Width	CL = 100pF	2TCLCL-60	-	2TCLCL-40	-	ns
(39)	TAVAL	Address Valid to ALE Low	CL = 100pF	TCLCH-60	-	TCLCH-40	-	ns
(40)	TOLOH	Output Rise Time	From 0.8V to 2.0V	-	15	-	15	ns
(41)	TOHOL	Output Fall Time	From 2.0V to 0.8V	-	15	-	15	ns

NOTES:

6. Signal at 82C84A shown for reference only.

7. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.

8. Applies only to T2 state (8ns into T3).



Waveforms





FIGURE 9. BUS TIMING - MINIMUM MODE SYSTEM

NOTES:

9. RDY is sampled near the end of T2, T3, and TW to determine if TW machine states are to be inserted.

10. Signals at 82C84A are shown for reference only.





NOTES:

FIGURE 10. BUS TIMING - MINIMUM MODE SYSTEM (Continued)

11. Two INTA cycles run back-to-back. The 80C88 local ADDR/DATA bus is floating during both INTA cycles. Control signals are shown for the second INTA cycle.

12. Signals at 82C84A are shown for reference only.

AC Electrical Specifications

$$\begin{split} &V_{CC} = 5.0V \pm 10\%; \mbox{T}_{A} = 0\mbox{°C to} + 70\mbox{°C (C80C88, C80C88-2)} \\ &V_{CC} = 5.0V \pm 10\%; \mbox{T}_{A} = -55\mbox{° to} + 125\mbox{°C (M80C88)} \end{split}$$

				80C88		80	C88-2	
5	SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNITS
TIMIN	G REQUIREN	IENTS		•	•	•		•
(1)	TCLCL	CLK Cycle Period		200	-	125	-	ns
(2)	TCLCH	CLK Low Time		118	-	68	-	ns
(3)	TCHCL	CLK High Time		69	-	44	-	ns
(4)	TCH1CH2	CLK Rise Time	From 1.0V to 3.5V	-	10	-	10	ns
(5)	TCL2CL1	CLK Fall Time	From 3.5V to 1.0V	-	10	-	10	ns
(6)	TDVCL	Data in Setup Time		30	-	20	-	ns
(7)	TCLDX1	Data In Hold Time		10	-	10	-	ns
(8)	TR1VCL	RDY Setup Time into 82C84 (Notes 23,24)		35	-	35	-	ns
(9)	TCLR1X	RDY Hold Time into 82C84 (Notes 23,24)		0	-	0	-	ns
(10)	TRYHCH	READY Setup Time into 80C88		118	-	68	-	ns
(11)	TCHRYX	READY Hold Time into 80C88		30	-	20	-	ns
(12)	TRYLCL	READY Inactive to CLK (Note25)		-8	-	-8	-	ns
(13)	TINVCH	Setup Time for Recognition (INTR, NMI, TEST) (Note 24)		30	-	15	-	ns
(14)	TGVCH	RQ/GT Setup Time		30	-	15	-	ns
(15)	TCHGX	RQ Hold Time into 80C88 (Note 26)		40	TCHCL + 10	30	TCHCL + 10	ns
(16)	TILIH	Input Rise Time (Except CLK)	From 0.8V to 2.0V	-	15	-	15	ns
(17)	TIHIL	Input Fall Time (Except CLK)	From 2.0V to 0.8V	-	15	-	15	ns
TIMIN	G RESPONSI	ES						
(18)	TCLML	Command Active Delay (Note23)		5	35	5	35	ns
(19)	TCLMH	Command Inactive (Note 23)		5	35	5	35	ns
(20)	TRYHSH	READY Active to Status Passive (Notes 25, 27)		-	110	-	65	ns
(21)	TCHSV	Status Active Delay		10	110	10	60	ns
(22)	TCLSH	Status Inactive Delay (Note 27)		10	130	10	70	ns
(23)	TCLAV	Address Valid Delay	CL = 100pF	10	110	10	60	ns
(24)	TCLAX	Address Hold Time	for all 80C88 outputs in	10	-	10	-	ns
(25)	TCLAZ	Address Float Delay	addition to internal loads.	TCLAX	80	TCLAX	50	ns
(26)	TCHSZ	Status Float Delay		-	80	-	50	ns
(27)	TSVLH	Status Valid to ALE High (Note 23)		-	20	-	20	ns
(28)	TSVMCH	Status Valid to MCE High (Note 23)		-	30	-	30	ns
(29)	TCLLH	CLK Low to ALE Valid (Note 23)		-	20	-	20	ns
(30)	TCLMCH	CLK Low to MCE High (Note 23)		-	25	-	25	ns
(31)	TCHLL	ALE Inactive Delay (Note 23)		4	18	4	18	ns



AC Electrical Specifications

$$\begin{split} & \mathsf{V_{CC}} = 5.0V \pm 10\%; \ & \mathsf{T_A} = 0\,^\circ \mathsf{C} \ & \mathsf{to} + 70\,^\circ \mathsf{C} \ & (\mathsf{C80C88}, \mathsf{C80C88-2}) \\ & \mathsf{V_{CC}} = 5.0V \pm 10\%; \ & \mathsf{T_A} = -55\,^\circ \ & \mathsf{to} + 125\,^\circ \mathsf{C} \ & (\mathsf{M80C88}) \end{split}$$

				80C88		800	38-2	4
S	SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNITS
(32)	TCLMCL	MCE Inactive Delay (Note 23)		-	15	-	15	ns
(33)	TCLDV	Data Valid Delay		10	110	10	60	ns
(34)	TCLDX2	Data Hold Time		10	-	10	-	ns
(35)	TCVNV	Control Active Delay (Note 23)		5	45	5	45	ns
(36)	TCVNX	Control Inactive Delay (Note 23)		10	45	10	45	ns
(37)	TAZRL	Address Float to Read Active		0	-	0	-	ns
(38)	TCLRL	RD Active Delay		10	165	10	100	ns
(39)	TCLRH	RD Inactive Delay	CL = 100pF for all 80C88 outputs in	10	150	10	80	ns
(40)	TRHAV	RD Inactive to Next Address Active	addition to internal loads.	TCLCL - 45	-	TCLCL - 40	-	ns
(41)	TCHDTL	Direction Control Active Delay (Note 23)		-	50	-	50	ns
(42)	TCHDTH	Direction Control Inactive Delay (Note 11)		-	30	-	30	ns
(43)	TCLGL	GT Active Delay		0	85	0	50	ns
(44)	TCLGH	GT Inactive Delay		0	85	0	50	ns
(45)	TRLRH	RD Width		2TCLCL - 75	-	2TCLCL- 50	-	ns
(46)	TOLOH	Output Rise Time	From 0.8V to 2.0V	-	15	-	15	ns
(47)	TOHOL	Output Fall Time	From 2.0V to 0.8V	-	15	-	15	ns

NOTES:

13. Signal at 82C84A or 82C88 shown for reference only.

14. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.

15. Applies only to T2 state (8ns into T3).

16. The 80C88 actively pulls the $\overline{RQ}/\overline{GT}$ pin to a logic one on the following clock low time.

17. Status lines return to their inactive (logic one) state after CLK goes low and READY goes high.

Waveforms




FIGURE 11. BUS TIMING - MAXIMUM MODE (USING 82C88)

NOTES:


18. RDY is sampled near the end of T2, T3, and TW to determine if TW machine states are to be inserted.

19. Signals at 82C84A or 82C88 are shown for reference only.

20. Status inactive in state just before T4.

21. The issuance of the 82C88 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA, and DEN) lags the active high 82C88 CEN.





NOTES:

FIGURE 12. BUS TIMING - MAXIMUM MODE SYSTEM (USING 82C88) (Continued)

- 22. Signals at 82C84A or 82C86 are shown for reference only.
- 23. The issuance of the 82C88 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high 82C88 CEN.
- 24. Status inactive in state just before T4.
- 25. Cascade address is valid between first and second $\overline{\text{INTA}}$ cycles.
- 26. Two INTA cycles run back-to-back. The 80C88 local ADDR/DATA bus is floating during both INTA cycles. Control for pointer address is shown for second INTA cycle.






FIGURE 13. REQUEST/GRANT SEQUENCE TIMING (MAXIMUM MODE ONLY) NOTE: The coprocessor can not drive the busses outside the region shown without risking contention.




FIGURE 14. HOLD/HOLD ACKNOWLEDGE TIMING (MINIMUM MODE ONLY)

NOTE: Setup requirements for asynchronous signals only to guarantee recognition at next CLK.




FIGURE 15. ASYNCHRONOUS SIGNAL RECOGNITION NOTE: Setup requirements for asynchronous signals only to guarantee recognition at next CLK.




FIGURE 16. BUS LOCK SIGNAL TIMING (MAXIMUM MODE ONLY)








FIGURE 17. RESET TIMING

AC Test Circuit



AC Testing Input, Output Waveform



 All input signals (other than CLK) must switch between V_{ILMAX}-50% V_{IL} and V_{IHMIN} +20% V_{IH}. CLK must switch between 0.4V and V_{CC} -0.4V. Input rise and fail times are driven at 1ns/V.

NOTE: Includes stay and Jig capacitance.

		м	080C88 (CERD	IP)	
				┍─┤╠──	GND
GND	_	GND		40	v _{cc}
GND		2 A14	A15	39	VCL
VCL	RIO	B A13	A16		VCC/2
GND		A12	A17		VCC/2
GND		5 A11	A18		VCC/2
VCL		6 A10	A19		VCC/2
GND	RIO	/ A9	BHE	34	VCC/2
GND		B A8	MX	33 ∢	GND
GND		AD7	RD		VIL
VCL		0 AD6	RQ0		VCL
VCL		1 AD5	RQ1		VCL
VCL	1	2 AD4	LOCK	29	VCC/2
OPEN	← → ¹	3 AD3	S2	28 RO RO	VCC/2
OPEN	←→ 1	4 AD2	S1	27	VCC/2
OPEN	←→ [5 AD1	SO	26 <u>RO</u>	VCC/2
OPEN	←→ 1	6 AD0	QS0	25 RO	VCC/2
GND	<u> </u>	7 NMI	QS2	24	VCC/2
GND	· · ·	8 INTR	TEST	23	GND
F0	RC1	9 CLK	READY	22 <u></u>	VCL
GND	<u> </u>	0 GND	RESET	21	NODE (A)
		ŀ		-	FROM C PROGRAM CARD

Burn-In Circuits



Burn-In Circuits (Continued)

NOTES:

- **1**. V_{CC} = 5.5V ±0.5V, GND = 0V.
- 2. Input voltage limits (except clock): V_{IL} (Maximum) = 0.4V V_{IH} (Minimum) = 2.6V, V_{IH} (Clock) = V_{CC} - 0.4V) minimum.
- 3. VCC/2 is external supply set to $2.7V \pm 10\%$.
- 4. V_{CL} is generated on program card (V_{CC} 0.65V).
- 5. Pins 13 16 input sequenced instructions from internal hold devices, (DIP Only).
- 6. F0 = 100kHz ±10%.
- 7. Node (\widehat{A}) = a 40µs pulse every 2.56ms.

COMPONENTS:

- **1.** RI = 10k $\Omega \pm 5\%$, 1/4W
- 2. R0 = $1.2k\Omega \pm 5\%$, 1/4W
- 3. RIO = $2.7k\Omega \pm 5\%$, 1/4W
- 4. RC = $1k\Omega \pm 5\%$, 1/4W
- 5. C = 0.01µF (Minimum)

Die Characteristics


METALLIZATION:

Type: Silicon - Aluminum Thickness: 11KÅ ±2kÅ

GLASSIVATION: Type: SiO₂ Thickness: 8kÅ ±1kÅ

WORST CASE CURRENT DENSITY: 1.5 x 10^5 A/cm²

Metallization Mask Layout





Instruction Set Summary

MNEMONIC AND		INSTRUCT	TION CODE	
DESCRIPTION	76543210	76543210	76543210	76543210
DATA TRANSFER MOV = MOVE:				
Register/Memory to/from Register	100010dw	mod reg r/m		
Immediate to Register/Memory	1100011w	mod 0 0 0 r/m	data	data if w 1
Immediate to Register	1011w reg	data	data if w 1	
Memory to Accumulator	101000w	addr-low	addr-high	
Accumulator to Memory	101001w	addr-low	addr-high	
Register/Memory to Segment Register ††	10001110	mod 0 reg r/m		<u>.</u>
Segment Register to Register/Memory	10001100	mod 0 reg r/m		
PUSH = Push:		I	1	
Register/Memory	11111111	mod 1 1 0 r/m]	
Register	0 1 0 1 0 reg		1	
Segment Register	0 0 0 reg 1 1 0			
POP = Pop:		1		
Register/Memory	10001111	mod 0 0 0 r/m		
Register	0 1 0 1 1 reg		1	
Segment Register	0 0 0 reg 1 1 1			
XCHG = Exchange:		1		
Register/Memory with Register	100011w	mod reg r/m		
Register with Accumulator	10010 reg		1	
IN = Input from:		1		
Fixed Port	1110010w	port		
Variable Port	1110110w		1	
OUT = Output to:		1		
Fixed Port	1110011w	port		
Variable Port	1110111w		1	
XLAT = Translate Byte to AL	11010111	1		
LEA = Load EA to Register2	10001101	mod reg r/m		
LDS = Load Pointer to DS	11000101	mod reg r/m	1	
LES = Load Pointer to ES	11000100	mod reg r/m	1	
LAHF = Load AH with Flags	10011111			
SAHF = Store AH into Flags	10011110	1		
PUSHF = Push Flags	10011100	1		
POPF = Pop Flags	10011101	1		



MNEMONIC AND		INSTRUCT	ION CODE	
DESCRIPTION	76543210	76543210	76543210	76543210
ARITHMETIC ADD = Add:				
Register/Memory with Register to Either	0 0 0 0 0 0 d w	mod reg r/m		
Immediate to Register/Memory	10000sw	mod 0 0 0 r/m	data	data if s:w = 01
Immediate to Accumulator	000010w	data	data if w = 1	
ADC = Add with Carry:				-
Register/Memory with Register to Either	000100dw	mod reg r/m		
Immediate to Register/Memory	10000sw	mod 0 1 0 r/m	data	data if s:w = 01
Immediate to Accumulator	0001010w	data	data if w = 1	
INC = Increment:				•
Register/Memory	1111111w	mod 0 0 0 r/m		
Register	0 1 0 0 0 reg			
AAA = ASCII Adjust for Add	00110111			
DAA – Decimal Adjust for Add	00100111			
SUB = Subtract:		•		
Register/Memory and Register to Either	001010dw	mod reg r/m		
Immediate from Register/Memory	10000sw	mod 1 0 1 r/m	data	data if s:w = 01
Immediate from Accumulator	0010110w	data	data if w = 1	
SBB = Subtract with Borrow				1
Register/Memory and Register to Either	000110dw	mod reg r/m		
Immediate from Register/Memory	10000sw	mod 0 1 1 r/m	data	data if s:w = 01
Immediate from Accumulator	0001110w	data	data if w = 1	
DEC = Decrement:				1
Register/Memory	1111111w	mod 0 0 1 r/m		
Register	0 1 0 0 1 reg		1	
NEG = Change Sign	1111011w	mod 0 1 1 r/m		
CMP = Compare:			1	
Register/Memory and Register	001110dw	mod reg r/m		
Immediate with Register/Memory	10000sw	mod 1 1 1 r /m	data	data if s:w = 01
Immediate with Accumulator	0011110w	data	data if w = 1	



MNEMONIC AND	INSTRUCTION CODE				
DESCRIPTION	76543210	76543210	76543210	76543210	
AAS = ASCII Adjust for Subtract	00111111				
DAS = Decimal Adjust for Subtract	00101111				
MUL = Multiply (Unsigned)	1111011w	mod 1 0 0 r/m]		
IMUL = Integer Multiply (Signed)	1111011w	mod 1 0 1 r/m			
AAM = ASCII Adjust for Multiply	11010100	00001010			
DIV = Divide (Unsigned)	1111011w	mod 1 1 0 r/m			
IDIV = Integer Divide (Signed)	1111011w	mod 1 1 1 r/m			
AAD = ASCII Adjust for Divide	11010101	00001010			
CBW = Convert Byte to Word	10011000		_		
CWD = Convert Word to Double Word	10011001				
LOGIC		_			
NOT = Invert	1111011w	mod 0 1 0 r/m]		
SHL/SAL = Shift Logical/Arithmetic Left	110100vw	mod 1 0 0 r/m			
SHR = Shift Logical Right	110100vw	mod 1 0 1 r/m			
SAR = Shift Arithmetic Right	110100vw	mod 1 1 1 r/m			
ROL = Rotate Left	110100vw	mod 0 0 0 r/m			
ROR = Rotate Right	110100vw	mod 0 0 1 r/m			
RCL = Rotate Through Carry Flag Left	110100vw	mod 0 1 0 r/m			
RCR = Rotate Through Carry Right	110100vw	mod 0 1 1 r/m			
AND = And:			_		
Reg./Memory and Register to Either	001000dw	mod reg r/m			
Immediate to Register/Memory	100000w	mod 1 0 0 r/m	data	data if w = 1	
Immediate to Accumulator	0010010w	data	data if w = 1		
TEST = And Function to Flags, No Result:				_	
Register/Memory and Register	100010w	mod reg r/m			
Immediate Data and Register/Memory	1111011w	mod 0 0 0 r/m	data	data if w = 1	
Immediate Data and Accumulator	1010100w	data	data if w = 1		



MNEMONIC AND		INSTRUCT	TION CODE	
DESCRIPTION	76543210	76543210	76543210	76543210
OR = Or:		•	•	
Register/Memory and Register to Either	0000 1 0dw	mod reg r/m		
Immediate to Register/Memory	100000w	mod 1 0 1 r/m	data	data if w = 1
Immediate to Accumulator	0000110w	data	data if w = 1	
XOR = Exclusive or:		•		
Register/Memory and Register to Either	001100dw	mod reg r/m		
Immediate to Register/Memory	100000w	mod 1 1 0 r/m	data	data if w = 1
Immediate to Accumulator	0011010w	data	data if w = 1	
STRING MANIPULATION		•	•	1
REP = Repeat	1111001z]		
MOVS = Move Byte/Word	1010010w			
CMPS = Compare Byte/Word	1010011w			
SCAS = Scan Byte/Word	1010111w			
LODS – Load Byte/Word to AL/AX	1010110w			
STOS = Stor Byte/Word from AL/A	1010101w			
CONTROL TRANSFER		2		
CALL = Call:				
Direct Within Segment	11101000	disp-low	disp-high	
Indirect Within Segment	11111111	mod 0 1 0 r/m		
Direct Intersegment	10011010	offset-low	offset-high	
		seg-low	seg-high	
Indirect Intersegment	11111111	mod 0 1 1 r/m		
JMP = Unconditional Jump:				
Direct Within Segment	11101001	disp-low	disp-high	
Direct Within Segment- Short	11101011	disp		
Indirect Within Segment	11111111	mod 1 0 0 r/m	1	
Direct Intersegment	11101010	offset-low	offset-high	
		seg-low	seg-high	
Indirect Intersegment	11111111	mod 1 0 1 r/m		
RET = Return from CALL:		_	-	
Within Segment	11000011			
Within Seg Adding Immed to SP	11000010	data-low	data-high	
Intersegment	11001011			



MNEMONIC AND	INSTRUCTION CODE					
DESCRIPTION	76543210	76543210	76543210	76543210		
Intersegment Adding Immediate to SP	11001010	data-low	data-high			
JE/JZ – Jump on Equal/Zero	01110100	disp		•		
JL/JNGE = Jump on Less/Not Greater or Equal	01111100	disp				
JLE/JNG = Jump on Less or Equal/ Not Greater	01111110	disp				
JB/JNAE = Jump on Below/Not Above or Equal	01110010	disp				
JBE/JNA = Jump on Below or Equal/Not Above	01110110	disp				
JP/JPE = Jump on Parity/Parity Even	01111010	disp				
JO = Jump on Overflow	01110000	disp				
JS = Jump on Sign	01111000	disp				
JNE/JNZ – Jump on Not Equal/Not Zero	01110101	disp				
JNL/JGE – Jump on Not Less/Greater or Equal	01111101	disp				
JNLE/JG = Jump on Not Less or Equal/Greater	01111111	disp				
JNB/JAE = Jump on Not Below/Above or Equal	01110011	disp				
JNBE/JA = Jump on Not Below or Equal/Above	01110111	disp				
JNP/JPO = Jump on Not Par/Par Odd	01111011	disp				
JNO – Jump on Not Overflow	01110001	disp				
JNS = Jump on Not Sign	01111001	disp				
LOOP = Loop CX Times	11100010	disp				
LOOPZ/LOOPE = Loop While Zero/Equal	11100001	disp				
LOOPNZ/LOOPNE = Loop While Not Zero/Equal	11100000	disp				
JCXZ = Jump on CX Zero	11100011	disp				
INT = Interrupt						
Type Specified	11001101	type				
Туре З	11001100		-			
INTO – Interrupt on Overflow	11001110					
IRET - Interrupt Return	11001111					



MNEMONIC AND	INSTRUCTION CODE					
DESCRIPTION	76543210	76543210	76543210	76543210		
PROCESSOR CONTROL				•		
CLC = Clear Carry	11111000					
CMC = Complement Carry	11110101					
STC = Set Carry	11111001					
CLD = Clear Direction	11111100					
STD = Set Direction	11111101					
CLI = Clear Interrupt	11111010					
ST = Set Interrupt	11111011					
HLT = Halt	11110100					
WAIT = Wait	10011011					
ESC = Escape (to External Device)	11011 ×××	mod x x x r/m				
LOCK = Bus Lock Prefix	11110000		2			



MNEMONIC AND	INSTRUCTION CODE						
DESCRIPTION	76543210	76543210	76543210	76543210			
DTES: _ = 8-bit accumulator K = 16-bit accumulator K = Count register S= Data segment	<pre>if s:w = 01 then 16-bits of immediate data form the operand. if s:w = 11 then an immediate data byte is sign extended to form the 16-bit operand. if v = 0 then "count" = 1; if v = 1 then "count" in (C_L) x = don't care</pre>						
S = Extra segment bove/below refers to		z is used for string primitives for comparison with ZF FLAG.					
nsigned value. reater = more positive;							
ess = less positive (more		001 reg 11 0					
egative) signed values		REG is assigned according t	-				
d = 1 then "to" reg; if d = 0 nen "from" reg		16-BIT (w = 1)	8-BIT (w = 0)	SEGMENT			
w = 1 then word instruction;		000 AX	000 AL	00 ES			
w = 0 then byte		001 CX	001 CL	01 CS			
instruction mod = 11 then r/m is		010 DX	010 DL	10 SS			
eated as a REG field		011 BX	011 BL	11 DS			
mod = 00 then DISP = 0^+ ,		100 SP	100 AH				
isp-low and disp-high are absent			101 CH				
mod = 01 then DISP = disp-		101 BP	_				
w sign-extended		110 SI	110 DH				
16-bits, disp-high is absent mod = 10 then DISP = disp-		111 DI	111 BH				
igh:disp-low r/m = 000 then EA = (BX) +	Instructions which reference the flag register file as a 16-bit object use the syn FLAGS to represent the file:						
SI) + DISP f r/m = 001 then EA = (BX) +		FLAGS =					
DI) + DISP		X:X:X:X:(OF):(DF):(IF):(TF):(SF	F):(ZF):X:(AF):X:(PF):X:(CF)				
r/m = 010 then EA = (BP) + SI) + DISP		Mnemonics © Intel, 1978					
r/m = 011 then EA = (BP) +							
DI) + DISP							
r/m = 100 then EA = (SI) +							
r/m = 101 then EA = (DI) + NSP							
r/m = 110 then EA = (BP) + NSP †							
r/m = 111 then EA = (BX) + NSP							
ISP follows 2nd byte of struction (before data							
if required) except if mod = 00 and							
/m = 110 then							
EA = disp-high: disp-low. † MOV CS, REG/MEMORY ot allowed.							



Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please visit our website to make sure you have the latest revision.

DATE	REVISION	CHANGE
Sep 28, 2017	FN2949.5	Added Related Literature section. Updated Ordering Information table. Applied Intersil A Renesas Company template.

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing, and high-end consumer markets. For the most updated datasheet, application notes, related documentation, and related parts, see the respective product information page found at <u>www.intersil.com</u>.

For a listing of definitions and abbreviations of common terms used in our documents, visit www.intersil.com/glossary.

You can report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

© Copyright Intersil Americas LLC 2002-2017. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html


Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

FN2949 Rev.5.00 Sep 28, 2017



Dual-In-Line Plastic Packages (PDIP)



NOTES:

- 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- 5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- 6. E and e_A are measured with the leads constrained to be perpendicular to datum $-C^-$.
- 7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 0.045 inch (0.76 1.14mm).

For the most recent package outline drawing, see E40.6.


E40.6 (JEDEC MS-011-AC ISSUE B) 40 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A	-	0.250	-	6.35	4
A1	0.015	-	0.39	-	4
A2	0.125	0.195	3.18	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.030	0.070	0.77	1.77	8
С	0.008	0.015	0.204	0.381	-
D	1.980	2.095	50.3	53.2	5
D1	0.005	-	0.13	-	5
E	0.600	0.625	15.24	15.87	6
E1	0.485	0.580	12.32	14.73	5
е	0.100 BSC		2.54 BSC		-
e _A	0.600 BSC		15.24 BSC		6
е _В	-	0.700	-	17.78	7
L	0.115	0.200	2.93	5.08	4
Ν	4	0	4	0	9

Rev. 0 12/93



Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



NOTES:

- 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- 2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- 4. Corner leads (1, N, N/2, and N/2+1) can be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- 5. This dimension allows for off-center lid, meniscus, and glass overrun.
- 6. Dimension Q shall be measured from the seating plane to the base plane.
- 7. Measure dimension S1 at all four corners.
- 8. N is the maximum number of terminal positions.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH.

F40.6 MIL-STD-1835 GDIP1-T40 (D-5, CONFIGURATION A)
40 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE

	INCHES		MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	-	0.225	-	5.72	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
с	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	2.096	-	53.24	5
Е	0.510	0.620	12.95	15.75	5
е	0.100 BSC		2.54 BSC		-
eA	0.600 BSC		15.24 BSC		-
eA/2	0.300	0.300 BSC		7.62 BSC	
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.070	0.38	1.78	6
S1	0.005	-	0.13	-	7
α	90 ⁰	105 ⁰	90 ⁰	105 ⁰	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
М	-	0.0015	-	0.038	2, 3
Ν	40		40		8

Rev. 0 4/94

For the most recent package outline drawing, see <u>F40.6</u>.



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Microprocessors - MPU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below :

A2C00010998 A ALXD800EEXJCVD C3 A2C00010729 A T1022NSE7MQB TS68040MF33A MPC8313EVRADDC BOXSTCK1A8LFCL UPD78F0503AMCA-CAB-G T1024NXN7MQA T2080NXE8PTB T2080NSE8PTB T1024NXE7MQA CM8063501521600S R19L LS1043AXE7MQB LS1043ASE7QQB LS1012AXE7HKA T4240NSN7PQB MVF30NN152CKU26 HD6417750RX240V FH8067303534005S R3ZM R9A07G044L24GBG#AC0 R7S721030VLFP#AA0 M0516LBN MCIMX605DVM10AC TEN54LSDV23GME MPC8314VRAGDA MPC8315VRAGDA PIC16F1828-I/SS PIC16F690T-I/SS PIC16F1823-I/SL LS1021AXN7HNB AT91SAM9XE256-CU NS7520B-1-I46 AT91SAM9X25-CU ST7FLIT35F2DAKTR Z84C0006PEG AM1808EZWT4 MCIMX6G2CVM05AB MPC8347CVRADDB MCIMX6V7DVN10AB LS1043ASN7PQB GD32F303RCT6 NUC123LD4AN0 SMS3700HAX4DQE ST7PLITE05OBXTR ALXD800EEXJ2VD C3 AT91RM9200-CJ-002 AT91RM9200-QU-002 AT91SAM9CN12B-CFU AT91SAM9G20B-CFU