## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



## Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



## H8S/2345 Group, H8S/2345 F-ZTAT™

Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2300 Series

> H8S/2345 HD6432345, HD6472345, HD64F2345 H8S/2344 HD6432344 H8S/2341 HD6432341 H8S/2340 HD64F2340

- Technology Corp. product best suited to the customer's application; they do not convey any under any intellectual property rights, or any other rights, belonging to Renesas Technology
  - 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of a party's rights, originating in the use of any product data, diagrams, charts, programs, algoriti circuit application examples contained in these materials.
  - 3. All information contained in these materials, including product data, diagrams, charts, progra algorithms represents information on products at the time of publication of these materials, subject to change by Renesas Technology Corp. without notice due to product improvemen other reasons. It is therefore recommended that customers contact Renesas Technology C

an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various

including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.co 4. When using any or all of the information contained in these materials, including product data

- diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a system before making a final decision on the applicability of the information and products. F Technology Corp. assumes no responsibility for any damage, liability or other loss resulting information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a system that is used under circumstances in which human life is potentially at stake. Please Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor
- considering the use of a product contained herein for any specific purposes, such as appara systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater us 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduc-
- whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, the be exported under a license from the Japanese government and cannot be imported into a
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/o country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the production

Rev. 4.00 Feb 15, 2006 page ii of xxiv

contained therein.

other than the approved destination.



Treatment of Unused Input Pins

Fix all unused input pins to high or low level.

Generally, the input pins of CMOS products are high-impedance input pins. In are in their open states, intermediate levels are induced by noise in the vicinity through current flows internally, and a malfunction may occur.

## 3. Processing before Initialization

When power is first supplied, the product's state is undefined. The states of in circuits are undefined until full power is supplied throughout the chip and a lo input on the reset pin. During the period where the states are undefined, the re settings and the output state of each pin are also undefined. Design your syste does not malfunction because of processing while it is in this undefined state.

been turned on.

4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test may have been be allocated to these address. Do not access these registers: the operation is not guaranteed if they are accessed.

products which have a reset function, reset the LSI immediately after the pow

Rev. 4.00 Feb 15, 2006 p

Rev. 4.00 Feb 15, 2006 page iv of xxiv

The address space is divided into eight areas. The data bus width and access states car

for each of these areas, and various kinds of memory can be connected fast and easily

On-chip memory consists of large-capacity ROM and RAM. With regard to on-chip F single power supply flash memory (F-ZTAT<sup>TM\*2</sup>), PROM (ZTAT<sup>®\*2</sup>), and mask RO are available, providing a quick and flexible response to conditions from ramp-up throscale volume production, even for applications with frequently changing specification

On-chip supporting functions include a 16-bit timer pulse unit (TPU), 8-bit timers, wa (WDT), serial communication interface (SCI), A/D converter, D/A converter, and I/O

An on-chip data transfer controller (DTC) is also provided, enabling high-speed data without CPU intervention.

Use of the H8S/2345 Group enables compact, high-performance systems to be implereasily.

This manual describes the hardware of the H8S/2345 Group. Refer to the H8S/2600 S H8S/2000 Series Programming Manual for a detailed description of the instruction set


Notes: 1. The H8S/2345, H8S/2344, H8S/2343, and H8S/2341 have on-chip ROM. The H8S/2340 does not have on-chip ROM.

2. F-ZTAT (Flexible-ZTAT) is a trademark of Renesas Technology Corp. ZTAT is a registered trademark of Renesas Technology Corp.

Rev. 4.00 Feb 15, 2006 p



Rev. 4.00 Feb 15, 2006 page vi of xxiv





		<ol><li>Reference value for 25°C (as a guideline, rewriting normally function up to this value).</li></ol>
		<ol><li>Data retention characteristic when rewriting is per within the specification range, including the minimum</li></ol>
Appendix G Package Dimensions	897	Figure G.1 replaced
Figure G.1 TFP-100B Package Dimensions		
Figure G.2 TFP-100G Package Dimensions	898	Figure G.2 replaced
Figure G.3 FP-100A Package Dimensions	899	Figure G.3 replaced
Figure G.4 FP-100B Package Dimensions	900	Figure G.4 replaced

minimum value.)

Notes: 7. Minimum number of times for which all character guaranteed after rewriting. (Guarantee range is

Rev. 4.00 Feb 15, 2006 page viii of xxiv



2.1		ew		
	2.1.1	Features		
	2.1.2	Differences between H8S/2600 CPU and H8S/2000 CPU		
	2.1.3	Differences from H8/300 CPU		
	2.1.4	Differences from H8/300H CPU		
2.2	CPU O	perating Modes		
2.3	Addres	s Space		
2.4	Registe	er Configuration		
	2.4.1	Overview		
	2.4.2	General Registers		
	2.4.3	Control Registers		
	2.4.4	Initial Register Values		
2.5	Data Fo	ormats		
	2.5.1	General Register Data Formats		
	2.5.2	Memory Data Formats		
2.6	Instruction Set			
	2.6.1	Overview		
	2.6.2	Instructions and Addressing Modes		
	2.6.3	Table of Instructions Classified by Function		
	2.6.4	Basic Instruction Formats		
2.7	Addres	sing Modes and Effective Address Calculation		
	2.7.1	Addressing Mode		
	2.7.2	Effective Address Calculation		
2.8	Processing States			
	2.8.1	Overview		
	2.8.2	Reset State		

1.5.2 Fill Fullctions in Each Operating Wode ..... Pin Functions .....

1.3.3

2.8.3

2.8.4

2.8.5



Rev. 4.00 Feb 15, 2006 p

Exception-Handling State

Program Execution State..... Bus-Released State....

		· F
	3.1.2	Operating Mode Selection (ZTAT, Mask ROM, and ROMless Versions
	3.1.3	Register Configuration
3.2	Registe	er Descriptions
	3.2.1	Mode Control Register (MDCR)
	3.2.2	System Control Register (SYSCR)
	3.2.3	System Control Register 2 (SYSCR2) (F-ZTAT Version Only)
3.3	Operat	ing Mode Descriptions
	3.3.1	Mode 1 (ZTAT, Mask ROM, and ROMless Versions Only)
	3.3.2	Mode 2 (ZTAT and Mask ROM Versions Only)
	3.3.3	Mode 3 (ZTAT and Mask ROM Versions Only)
	3.3.4	Mode 4
	3.3.5	Mode 5
	3.3.6	Mode 6
	3.3.7	Mode 7
	3.3.8	Modes 8 and 9 (F-ZTAT Version Only)
	3.3.9	Mode 10 (F-ZTAT Version Only)
	3.3.10	Mode 11 (F-ZTAT Version Only)
	3.3.11	Modes 12 and 13
	3.3.12	Mode 14 (F-ZTAT Version Only)
		Mode 15 (F-ZTAT Version Only)
3.4		nctions in Each Operating Mode
3.5		ry Map in Each Operating Mode
Sect	ion 4	Exception Handling
4.1		ew
	4.1.1	Exception Handling Types and Priority
	4.1.2	Exception Handling Operation.
	4.1.3	Exception Vector Table
		1

3.1.1

4.2

4.2.1

4.2.2

Rev. 4.00 Feb 15, 2006 page x of xxiv

RENESAS

Overview.....

Reset Types.....

Reset

Operating Mode Selection (F-ZTAT<sup>TM</sup> Version).....

	5.1.3	Pin Configuration
	5.1.4	Register Configuration
5.2	Registe	er Descriptions
	5.2.1	System Control Register (SYSCR)
	5.2.2	Interrupt Priority Registers A to K (IPRA to IPRK)
	5.2.3	IRQ Enable Register (IER)
	5.2.4	IRQ Sense Control Registers H and L (ISCRH, ISCRL)
	5.2.5	IRQ Status Register (ISR)
5.3	Interruj	pt Sources
	5.3.1	External Interrupts
	5.3.2	Internal Interrupts
	5.3.3	Interrupt Exception Handling Vector Table
5.4	Interruj	pt Operation
	5.4.1	Interrupt Control Modes and Interrupt Operation
	5.4.2	Interrupt Control Mode 0
	5.4.3	Interrupt Control Mode 2
	5.4.4	Interrupt Exception Handling Sequence
	5.4.5	Interrupt Response Times
5.5	Usage 1	Notes
	5.5.1	Contention between Interrupt Generation and Disabling
	5.5.2	Instructions that Disable Interrupts
	5.5.3	Times when Interrupts Are Disabled
	5.5.4	Interrupts during Execution of EEPMOV Instruction
5.6	DTC A	ctivation by Interrupt
	5.6.1	Overview
	5.6.2	Block Diagram

5.1.1

5.1.2

5.6.3

Section 5 Interrupt Controller

5.1 Overview......

Features

Block Diagram

Rev. 4.00 Feb 15, 2006 p

Operation .....

	6.3.3	Memory Interfaces
	6.3.4	Advanced Mode
	6.3.5	Areas in Normal Mode (ZTAT, Mask ROM, and ROMless Versions Or
	6.3.6	Chip Select Signals
6.4	Basic	Bus Interface
	6.4.1	Overview
	6.4.2	Data Size and Data Alignment
	6.4.3	Valid Strobes
	6.4.4	Basic Timing
	6.4.5	Wait Control
6.5	Burst 1	ROM Interface
	6.5.1	Overview
	6.5.2	Basic Timing
	6.5.3	Wait Control
6.6	Idle C	ycle
	6.6.1	Operation
	6.6.2	Pin States in Idle Cycle
6.7	Bus R	elease
	6.7.1	Overview
	6.7.2	Operation
	6.7.3	Pin States in External Bus Released State
	6.7.4	Transition Timing
	6.7.5	Usage Note
6.8	Bus A	rbitration
	6.8.1	Overview
	6.8.2	Operation
		•
Rev	. 4.00 Fe	eb 15, 2006 page xii of xxiv
		RENESAS
		•(ENES/15

Wait Control Registers H and L (WCRH, WCRL).....

Bus Control

6.2.3

6.2.4

6.2.5

6.3.1

6.3.2

6.3

	7.2.4	DTC Destination Address Register (DAR)
	7.2.5	DTC Transfer Count Register A (CRA)
	7.2.6	DTC Transfer Count Register B (CRB)
	7.2.7	DTC Enable Registers (DTCER)
	7.2.8	DTC Vector Register (DTVECR)
	7.2.9	Module Stop Control Register (MSTPCR)
7.3	Operat	ion
	7.3.1	Overview
	7.3.2	Activation Sources
	7.3.3	DTC Vector Table
	7.3.4	Location of Register Information in Address Space
	7.3.5	Normal Mode
	7.3.6	Repeat Mode
	7.3.7	Block Transfer Mode
	7.3.8	Chain Transfer
	7.3.9	Operation Timing
	7.3.10	Number of DTC Execution States
	7.3.11	Procedures for Using DTC
		Examples of Use of the DTC
7.4		pts
7.5		Notes
Sect	ion 8	I/O Ports
8.1		ew
8.2		
	8.2.1	Overview
	8.2.2	Register Configuration
	8.2.3	Pin Functions
		Rev. 4.00 Feb 15, 2006 pa
		OCNICE AC
		RENESAS

Register Descriptions

DTC Mode Register A (MRA)

DTC Mode Register B (MRB)......
DTC Source Address Register (SAR).....

7.2

7.2.1

7.2.2

7.2.3

	8.7.3	Pin Functions
	8.7.4	MOS Input Pull-Up Function
8.8	Port C.	
	8.8.1	Overview
	8.8.2	Register Configuration
	8.8.3	Pin Functions
	8.8.4	MOS Input Pull-Up Function
8.9	Port D.	
	8.9.1	Overview
	8.9.2	Register Configuration
	8.9.3	Pin Functions
	8.9.4	MOS Input Pull-Up Function
8.10	Port E.	
	8.10.1	Overview
	8.10.2	Register Configuration
	8.10.3	Pin Functions
	8.10.4	MOS Input Pull-Up Function
8.11	Port F	
	8.11.1	Overview
	8.11.2	Register Configuration
	8.11.3	Pin Functions
Rev. 4	4.00 Feb	o 15, 2006 page xiv of xxiv

Overview.....

Register Configuration.....

Pin Functions

Overview.....

Register Configuration.....

Pin Functions MOS Input Pull-Up Function....

Overview.....

Register Configuration....

RENESAS

Port A.....

Port B

8.5.1

8.5.2

8.5.3

8.6.1

8.6.2

8.6.3

8.6.4

8.7.1

8.7.2

8.6

8.7

	9.2.2	Timer Mode Register (TMDR)
	9.2.3	Timer I/O Control Register (TIOR)
	9.2.4	Timer Interrupt Enable Register (TIER)
	9.2.5	Timer Status Register (TSR)
	9.2.6	Timer Counter (TCNT)
	9.2.7	Timer General Register (TGR)
	9.2.8	Timer Start Register (TSTR)
	9.2.9	Timer Synchro Register (TSYR)
	9.2.10	Module Stop Control Register (MSTPCR)
9.3	Interfac	ce to Bus Master
	9.3.1	16-Bit Registers
	9.3.2	8-Bit Registers
9.4	Operat	ion
	9.4.1	Overview
	9.4.2	Basic Functions
	9.4.3	Synchronous Operation
	9.4.4	Buffer Operation
	9.4.5	Cascaded Operation
	9.4.6	PWM Modes
	9.4.7	Phase Counting Mode
9.5	Interru	pts
	9.5.1	Interrupt Sources and Priorities
	9.5.2	DTC Activation
	9.5.3	A/D Converter Activation
9.6	Operat	ion Timing
	9.6.1	Input/Output Timing
	9.6.2	Interrupt Signal Timing
9.7	Usage	Notes
		Rev. 4.00 Feb 15, 2006 pa
		·
		RENESAS

Pin Configuration.....

Register Configuration.....

Timer Control Register (TCR).....

Register Descriptions

9.1.3

9.1.4

9.2.1

9.2

	10.2.6	Module Stop Control Register (MSTPCR)
10.3		ion
		TCNT Incrementation Timing
		Compare Match Timing
		Timing of External RESET on TCNT
		Timing of Overflow Flag (OVF) Setting
		Operation with Cascaded Connection
10.4		pts
		Interrupt Sources and DTC Activation
		A/D Converter Activation
10.5		Application
10.6	Usage 1	Notes
	10.6.1	Contention between TCNT Write and Clear
	10.6.2	Contention between TCNT Write and Increment
	10.6.3	Contention between TCOR Write and Compare Match
	10.6.4	Contention between Compare Matches A and B
	10.6.5	Switching of Internal Clocks and TCNT Operation
	10.6.6	Usage Note
Secti	ion 11	Watchdog Timer
11.1	Overvi	ew
	11.1.1	Features
	11.1.2	Block Diagram
	11.1.3	Pin Configuration

Rev. 4.00 Feb 15, 2006 page xvi of xxiv

10.2.3 Time Constant Registers B0 and B1 (TCORB0, TCORB1)
10.2.4 Time Control Registers 0 and 1 (TCR0, TCR1)
10.2.5 Timer Control/Status Registers 0 and 1 (TCSR0, TCSR1)

Sect	ion 12	Serial Communication Interface (SCI)
12.1	Overvie	ew
	12.1.1	Features
	12.1.2	Block Diagram
	12.1.3	Pin Configuration
	12.1.4	Register Configuration
12.2	Registe	r Descriptions
	12.2.1	Receive Shift Register (RSR)
	12.2.2	Receive Data Register (RDR)
	12.2.3	Transmit Shift Register (TSR)
	12.2.4	Transmit Data Register (TDR)
	12.2.5	Serial Mode Register (SMR)
	12.2.6	Serial Control Register (SCR)
	12.2.7	Serial Status Register (SSR)
	12.2.8	Bit Rate Register (BRR)
	12.2.9	Smart Card Mode Register (SCMR)
	12.2.10	Module Stop Control Register (MSTPCR)
12.3	Operati	on
	12.3.1	Overview
	12.3.2	Operation in Asynchronous Mode
	12.3.3	Multiprocessor Communication Function
	12.3.4	Operation in Clocked Synchronous Mode
12.4	SCI Inte	errupts
12.5	Usage I	Notes
Sect	ion 13	Smart Card Interface
13.1	Overvie	ew
		Day 4.00 Fab 45, 2000 ma
		Rev. 4.00 Feb 15, 2006 pa
		RENESAS

	13.3.1	Overview
	13.3.2	Pin Connections
	13.3.3	Data Format
	13.3.4	Register Settings
	13.3.5	Clock
	13.3.6	Data Transfer Operations
	13.3.7	Operation in GSM Mode
13.4	Usage	Note
Sect	ion 14	A/D Converter
14.1	Overvi	ew
	14.1.1	Features
	14.1.2	Block Diagram
	14.1.3	Pin Configuration
	14.1.4	Register Configuration
14.2	Registe	er Descriptions
	14.2.1	A/D Data Registers A to D (ADDRA to ADDRD)
	14.2.2	A/D Control/Status Register (ADCSR)
	14.2.3	A/D Control Register (ADCR)
	14.2.4	Module Stop Control Register (MSTPCR)
14.3	Interfac	ce to Bus Master
14.4	Operat	ion
	14.4.1	Single Mode (SCAN = 0)
	14.4.2	Scan Mode (SCAN = 1)
	14.4.3	Input Sampling and A/D Conversion Time
	14.4.4	External Trigger Input Timing
14.5	Interru	pts
14.6	Usage	Notes

13.3 Operation .....

Rev. 4.00 Feb 15, 2006 page xviii of xxiv

RENESAS

	16.2.1	System Control Register (SYSCR)
16.3	Operat	ion
16.4	Usage	Note
Sect	ion 17	ROM
17.1		ew
	17.1.1	Block Diagram
	17.1.2	Register Configuration
17.2	Registe	er Descriptions
	17.2.1	Mode Control Register (MDCR)
	17.2.2	Bus Control Register L (BCRL)
17.3	Operat	ion
17.4	PROM	Mode
	17.4.1	PROM Mode Setting
	17.4.2	Socket Adapter and Memory Map
17.5	Program	mming
	17.5.1	Overview
		Programming and Verification
	17.5.3	Programming Precautions
	17.5.4	Reliability of Programmed Data
17.6	Overvi	ew of Flash Memory
	17.6.1	Features
	17.6.2	Block Diagram
	17.6.3	Flash Memory Operating Modes
	17.6.4	Pin Configuration
		Rev. 4.00 Feb 15, 2006 pa
		2-1

15.4 Usage Notes .....



17.9 Programming/Erasing Flash Memory
17.9.1 Program Mode
17.9.2 Program-Verify Mode
17.9.3 Erase Mode
17.9.4 Erase-Verify Mode
17.10 Flash Memory Protection
17.10.1 Hardware Protection
17.10.2 Software Protection
17.10.3 Error Protection
17.11 Flash Memory Emulation in RAM
17.11.1 Emulation in RAM
17.11.2 RAM Overlap
17.12 Interrupt Handling when Programming/Erasing Flash Memory
17.13 Flash Memory Writer Mode
17.13.1 Writer Mode Setting
17.13.2 Socket Adapters and Memory Map
17.13.3 Writer Mode Operation
17.13.4 Memory Read Mode
17.13.5 Auto-Program Mode
17.13.6 Auto-Erase Mode
17.13.7 Status Read Mode
17.13.8 Status Polling
17.13.9 Writer Mode Transition Time
17.13.10 Notes On Memory Programming
17.14 Flash Memory Programming and Erasing Precautions
17.15 Notes when Converting the F–ZTAT Application Software to the Mask-ROM V
Section 18 Clock Pulse Generator
~~~···································

Rev. 4.00 Feb 15, 2006 page xx of xxiv

17.8.2 User Program Mode.....

RENESAS

	19.2.3	Module Stop Control Register (MSTPCR)
19.3	Mediur	n-Speed Mode
19.4		Mode
19.5	-	Stop Mode
		Module Stop Mode
		Usage Notes
19.6		re Standby Mode
		Software Standby Mode
		Clearing Software Standby Mode
		Setting Oscillation Stabilization Time after Clearing Software Standby
		Software Standby Mode Application Example
		Usage Notes
19.7		are Standby Mode
	19.7.1	Hardware Standby Mode
		Hardware Standby Mode Timing
19.8	φ Clock	COutput Disabling Function
Secti	ion 20	Electrical Characteristics
20.1	Electric	eal Characteristics of F-ZTAT Version
	20.1.1	Absolute Maximum Ratings
	20.1.2	DC Characteristics
	20.1.3	AC Characteristics
	20.1.4	A/D Conversion Characteristics
	20.1.5	D/A Conversion Characteristics
	20.1.6	Flash Memory Characteristics
20.2	Electric	cal Characteristics of ZTAT, Mask ROM, and ROMless Versions

19.2

Section 19 Power-Down Modes

19.1 Overview

19.1.1 Register Configuration.

Register Descriptions

19.2.1 Standby Control Register (SBYCR)

19.2.2 System Clock Control Register (SCKCR)



Rev. 4.00 Feb 15, 2006 pa

••••
••••

20.3.4 Timing for On-Chip Supporting Modules.....

Rev. 4.00 Feb 15, 2006 page xxii of xxiv



Rev. 4.00 Feb 15, 2006 pag

Rev. 4.00 Feb 15, 2006 page xxiv of xxiv

The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit registers and a concise, optimized instruction set designed for high-speed operation, a address a 16-Mbyte linear address space. The instruction set is upward-compatible wi and H8/300H CPU instructions at the object-code level, facilitating migration from th

On-chip peripheral functions required for system configuration include data transfer c (DTC) bus masters, ROM and RAM, a 16-bit timer-pulse unit (TPU), an 8-bit timer, a timer (WDT), a serial communication interface (SCI), an A/D converter, a D/A conve

The on-chip ROM\*1 is either single power supply flash memory (F-ZTAT<sup>TM</sup>\*2), PRO

(ZTAT®\*2), or mask ROM, with a capacity of 128, 96, 64, or 32 kbytes. ROM is con-CPU via a 16-bit data bus, enabling both byte and word data to be accessed in one star Instruction fetching has been speeded up, and processing speed increased.

Seven operating modes, modes 1 to 7, are provided, and there is a choice of address specified and the choice of address specified are choice of address specified and the single-chip mode or external expansion mode.

The features of the H8S/2345 Group are shown in table 1.1.

H8/300L, or H8/300H Series.

ports.

Notes: 1. The H8S/2345, H8S/2344, H8S/2343, and H8S/2341 have on-chip ROM. H8S/2340 does not have on-chip ROM.

2. F-ZTAT is a trademark of Renesas Technology Corp.

ZTAT is a registered trademark of Renesas Technology Corp.

Rev. 4.00 Feb 15, 2006 p

REJ09

<b>9</b>
<ul> <li>Sixty-five basic instructions</li> </ul>
<ul> <li>8/16/32-bit move/arithmetic and logic instructions</li> </ul>
<ul> <li>Unsigned/signed multiply and divide instructions</li> </ul>
<ul> <li>— Powerful bit-manipulation instructions</li> </ul>
Two CPU operating modes
<ul> <li>Normal mode: 64-kbyte address space (ZTAT, mask ROM, ROMless versions only)</li> </ul>
<ul> <li>Advanced mode: 16-Mbyte address space</li> </ul>
<ul> <li>Address space divided into 8 areas, with bus specifications set independently for each area</li> </ul>
Chip select output possible for areas 0 to 3
Choice of 8-bit or 16-bit access space for each area
2-state or 3-state access space can be designated for each are
Number of program wait states can be set for each area
Burst ROM directly connectable
External bus release function
_

High-speed arithmetic operations

16 × 16-bit register-register multiply

Instruction set suitable for high-speed operation

32 ÷ 16-bit register-register divide

8/16/32-bit register-register add/subtract : 50 ns

: 1000 ns

: 1000 ns

source



Can be activated by internal interrupt or software

Multiple transfers or multiple types of transfer possible for one

Transfer is possible in repeat mode, block transfer mode, etc. Request can be sent to CPU for interrupt that activated DTC

Data transfer

controller (DTC)

A/D converter	Resolution: 10 bits						
	Input: 8 channels						
	<ul> <li>High-speed conversion: 6.7 μs minimum conversion time (at operation)</li> </ul>						
	Single or scan mode selectable						
	Sample and hold circ	cuit					
	A/D conversion can be	A/D conversion can be activated by external trigger or timer to					
D/A converter	Resolution: 8 bits						
	Output: 2 channels						
I/O ports	• 71 I/O pins, 8 input-o	only pins					
Memory	Flash memory, PROI	M, or mask ROM					
	High-speed static RAM						
	Product Name	ROM	RAM				
	H8S/2345	128 kbytes	4 kbytes				
	H8S/2344	96 kbytes	4 kbytes				
	H8S/2343	64 kbytes	2 kbyte:				
	H8S/2341	32 kbytes	2 kbytes				
	H8S/2340	_	2 kbytes				
Interrupt controller	Nine external interrupt pins (NMI, IRQ0 to IRQ7)						
	43 internal interrupt sources						
	Eight priority levels settable						

Watchdog timer or interval timer selectable

Multiprocessor communication function

Smart card interface function

Asynchronous mode or synchronous mode selectable

Watchdog timer

communication

interface (SCI)

2 channels A/D converter

Serial



9	_		
10	Advanced	Boot mode	
11	=		
12	_	_	
13	=		
14	Advanced	User-programmable	
15	<del>-</del>	mode	

**CPU** 

Mode Mode

5

6

7

8

REJ09B0291-0400

Operating

Advanced

Description

On-chip ROM disabled

On-chip ROM enabled

expansion mode

expansion mode

Single-chip mode

External

Value

16 bits

8 bits

8 bits

8 bits

8 bits

On-Chip Initial

**ROM** 

Disabled

Enabled

Enabled

Enabled

		•					
	7*	Single-chip	mode Ena	abled —			
	Note: * Not used on ROMless versions.						
Clock pulse generator	Built-in duty correction circuit						
Packages	100-pin pla	stic TQFP (TFP-	100B, TFP-100G	)			
	• 100-pin plastic QFP (FP-100A, FP-100B)						
Product lineup							
	Mask ROM Version	F-ZTAT	ZTAT	ROM/RAM (Bytes)			
	HD6432345	HD64F2345	HD6472345	128 k/4 k			
	HD6432344	_	_	96 k/4 k			
	HD6432343	_	_	64 k/2 k			
	HD6432341	_	_	32 k/2 k			
	HD6412340 (ROMless versions)	_	_	—/2 k			

expansion mode

Single-chip mode

expansion mode

expansion mode

expansion mode

On-chip ROM disabled

On-chip ROM disabled

On-chip ROM enabled

Enabled

Disabled

Disabled

Enabled

16 bits

8 bits

8 bits

3\*

4

5

6\*

Advanced







Figure 1.1 Block Diagram

Rev. 4.00 Feb 15, 2006 page 6 of 900 REJ09B0291-0400




Note: \* Functions as WDTOVF pin on ZTAT, mask ROM, and ROMless versions.

Functions as FWE pin on F-ZTAT version, not as WDTOVF pin.

Figure 1.2 Pin Arrangement (FP-100B, TFP-100B, TFP-100G: Top Vio

RENESAS

Rev. 4.00 Feb 15, 2006 p REJ09



Functions as FWE pin on F-ZTAT version, not as WDTOVF pin.

Figure 1.3 Pin Arrangement (FP-100A: Top View)

Rev. 4.00 Feb 15, 2006 page 8 of 900 REJ09B0291-0400

					A <sub>23</sub>	A <sub>23</sub>	A <sub>23</sub>		
3	5	P1₄/ TIOCA1	P1 <sub>4</sub> / TIOCA1	P1,/ TIOCA1	P1./ TIOCA1	P1./ TIOCA1	P1./ TIOCA1	P1₄/ TIOCA1	NO
4	6	P1,/ TIOCB1/ TCLKC	P1 <sub>s</sub> / TIOCB1/ TCLKC	NO					
5	7	P1 / TIOCA2	P1,/ TIOCA2	P1,/ TIOCA2	P1,/ TIOCA2	P1,/ TIOCA2	P1,/ TIOCA2	P1 <sub>6</sub> / TIOCA2	NO
6	8	P1,/ TIOCB2/ TCLKD	P1,/ TIOCB2/ TCLKD	P1 <sub>-</sub> / TIOCB2/ TCLKD	P1,/ TIOCB2/ TCLKD	P1,/ TIOCB2/ TCLKD	P1,/ TIOCB2/ TCLKD	P1,/ TIOCB2/ TCLKD	NO
7	9	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	Vs
8	10	P3 <sub>0</sub> /TxD0	P3 <sub>0</sub> /TxD0	P3 <sub>0</sub> /TxD0	P3 <sub>0</sub> /TxD0	P3 <sub>0</sub> /TxD0	P3 <sub>0</sub> /TxD0	P3 <sub>0</sub> /TxD0	NO
9	11	P3 <sub>,</sub> /TxD1	P3 <sub>1</sub> /TxD1	P3 <sub>1</sub> /TxD1	P3 <sub>1</sub> /TxD1	P3₁/TxD1	P3₁/TxD1	P3 <sub>1</sub> /TxD1	NO
10	12	P3 <sub>2</sub> /RxD0	P3 <sub>2</sub> /RxD0	P3 <sub>2</sub> /RxD0	P3 <sub>2</sub> /RxD0	P3 <sub>2</sub> /RxD0	P3 <sub>2</sub> /RxD0	P3 <sub>2</sub> /RxD0	NO
11	13	P3 <sub>3</sub> /RxD1	P3 <sub>3</sub> /RxD1	P3 <sub>3</sub> /RxD1	P3 <sub>3</sub> /RxD1	P3 <sub>3</sub> /RxD1	P3 <sub>3</sub> /RxD1	P3 <sub>3</sub> /RxD1	NO
12	14	P3₄/ SCK0/ IRQ4	P3₄/ SCK0/ IRQ4	P3₄/ SCK0/ IRQ4	P3₄/ SCK0/ IRQ4	P3₄/ SCK0/ IRQ4	P3₄/ SCK0/ IRQ4	P3₄/ SCK0/ IRQ4	NO
13	15	P3¸/ SCK1/ IRQ5	P3 <sub>s</sub> / SCK1/ IRQ5	NO					
14	16	PE <sub>0</sub> /D <sub>0</sub>	PE <sub>0</sub> /D <sub>0</sub>	PE <sub>o</sub>	PE <sub>0</sub> /D <sub>0</sub>	PE <sub>0</sub> /D <sub>0</sub>	PE <sub>0</sub> /D <sub>0</sub>	PE <sub>o</sub>	NO
15	17	PE <sub>1</sub> /D <sub>1</sub>	PE <sub>1</sub> /D <sub>1</sub>	PE <sub>1</sub>	PE <sub>1</sub> /D <sub>1</sub>	PE <sub>1</sub> /D <sub>1</sub>	PE <sub>1</sub> /D <sub>1</sub>	PE,	NO
16	18	PE <sub>2</sub> /D <sub>2</sub>	PE <sub>2</sub> /D <sub>2</sub>	PE <sub>2</sub>	PE <sub>2</sub> /D <sub>2</sub>	PE <sub>2</sub> /D <sub>2</sub>	PE <sub>2</sub> /D <sub>2</sub>	PE <sub>2</sub>	NO

PE,

PE<sub>3</sub>/D<sub>3</sub>

TFP-100G

1

2

17

19

PE,/D,

FP-100A

3

4

1\*1

P1,/

P1,/

TIOCC0/

TIOCD0/

**TCLKB** 

**TCLKA** 

2\*1 \*2

P1,/

P1,/

TIOCCO/

TIOCD0/

**TCLKB** 

**TCLKA** 

3\*1 \*2

P1,/

P1,/

TIOCCO/

TIOCD0/

**TCLKB** 

**TCLKA** 

4

P1<sub>2</sub>/

 $A_{22}$ 

P1,/

TIOCC0/

TCLKA/

TIOCD0/

TCLKB/

5

P1<sub>2</sub>/

 $A_{22}$ 

P1,/

TIOCCO/

TCLKA/

TIOCD0/

TCLKB/

6\*2

P1,/

A<sub>22</sub>

P1./

TIOCCO/

TCLKA/

TIOCD0/

TCLKB/

7\*2

P1,/

TIOCCO/

TIOCD0/

TCLKB

**TCLKA** 

P1,/

Mo

NC

NC

NC

PE,



PE,/D,

PE,/D,

PE,/D,

40 PC<sub>6</sub> A<sub>6</sub> PC<sub>6</sub>/A<sub>6</sub> A<sub>6</sub> A<sub>6</sub> 41 PC,/A, PC,  $A_7$  $A_7$ A,  $V_{\rm cc}$  $V_{\rm cc}$ 40  $V_{cc}$  $V_{\rm cc}$  $V_{\rm cc}$ 42 43 A<sub>8</sub> PB<sub>0</sub>/A<sub>8</sub> PB<sub>o</sub>  $A_8$ A<sub>8</sub> 44  $A_9$ PB<sub>1</sub>/A<sub>0</sub> PB,  $A_9$ A<sub>9</sub> 43 45 A,, PB<sub>2</sub>/A<sub>10</sub> PB, A,, A,,  $A_{11}$  $A_{11}$ 46 A,, PB<sub>3</sub>/A<sub>11</sub> PB, PB<sub>4</sub>/A<sub>12</sub> 47 A<sub>12</sub> PB<sub>4</sub> A<sub>12</sub> A,2 A<sub>13</sub> PB<sub>5</sub>/A<sub>13</sub> A<sub>13</sub> PB, A<sub>13</sub>

PB<sub>6</sub>/A<sub>14</sub>

PB<sub>7</sub>/A<sub>15</sub>

 $V_{ss}$ 

PA<sub>o</sub>



A,4

A<sub>15</sub>

 $V_{ss}$ 

 $\mathrm{V}_{\mathrm{ss}}$  $A_{\scriptscriptstyle 0}$ A,

A<sub>2</sub>

 $A_3$ 

 $A_4$ 

A,

 $A_{14}$ 

A,5

 $V_{ss}$ 

 $A_{16}$ 

PE,/D,

 $\mathsf{D}_{_{8}}$ 

D<sub>o</sub>

D,

D,,

D<sub>12</sub>

D<sub>13</sub>

 $D_{14}$ 

D<sub>15</sub>

PE,/D,

D<sub>g</sub>

D<sub>o</sub>

D,

D,,

D<sub>12</sub>

D<sub>13</sub>

D<sub>14</sub>

D<sub>15</sub>

 ${\rm V}_{\rm ss}$ 

PC<sub>0</sub>/A<sub>0</sub>

PC<sub>3</sub>/A<sub>3</sub>

PC<sub>4</sub>/A<sub>4</sub>

PC<sub>5</sub>/A<sub>5</sub>

PC<sub>6</sub>/A<sub>6</sub>

PC,/A,

PB<sub>0</sub>/A<sub>8</sub>

PB<sub>1</sub>/A<sub>0</sub>

PB<sub>2</sub>/A<sub>10</sub>

PB<sub>3</sub>/A<sub>11</sub>

PB<sub>4</sub>/A<sub>12</sub>

PB<sub>2</sub>/A<sub>13</sub>

PB<sub>6</sub>/A<sub>14</sub>

PB/A

PA/A

 $V_{ss}$ 

 $\rm V_{\rm cc}$ 

PE,

PD<sub>0</sub>

PD,

PD,

PD.

 $PD_{A}$ 

PD,

PD,

PD,

 $\mathsf{V}_{\mathrm{ss}}$ 

PC.

PC,

PC,/A, PC<sub>2</sub>/A<sub>2</sub>

PC, PC<sub>3</sub> PC,

PC,

PC<sub>6</sub>

PC,

 $V_{\rm cc}$ 

PB,

PB,

PB,

PB<sub>3</sub>

PB,

PB,

PB<sub>6</sub>

PB,

 $\mathsf{V}_{\mathrm{ss}}$ 

PA<sub>o</sub>

EA<sub>6</sub> EA,  $V_{\rm cc}$ 

> $\mathsf{EA}_8$ ŌĒ

EA,

EA,

EA,12

EA,

EA,

EA,  ${\rm V}_{\rm ss}$ 

EA,

EA,

EA<sub>3</sub> EA, EA,





NC

EO,

EO,

EO,

EO<sub>3</sub>

EO<sub>4</sub>

EO<sub>5</sub>

EO<sub>6</sub>

EO,

 $\mathrm{V}_{\mathrm{ss}}$ 

EA,



PC<sub>2</sub>/A<sub>2</sub>

PC<sub>3</sub>/A<sub>3</sub>

PC<sub>4</sub>/A<sub>4</sub>

PC<sub>5</sub>/A<sub>5</sub>

PE,/D,

D<sub>8</sub>

D<sub>o</sub>

D,

D,,

D<sub>12</sub>

D<sub>13</sub>

 $D_{14}$ 

D<sub>15</sub>

 $V_{ss}$ 

PE,

PD<sub>0</sub>

PD,

PD,

PD,

 $PD_{4}$ 

PD,

PD.

PD,

 $\mathrm{V}_{\mathrm{ss}}$ 

PC<sub>o</sub>

PC,

PC,

PC<sub>3</sub>

PC<sub>4</sub>

PC,

PB<sub>6</sub>

PB,

 $V_{ss}$ 

PA<sub>o</sub>

PE,/D,

D<sub>8</sub>

D<sub>o</sub>

D,

D<sub>11</sub>

D,,

D<sub>13</sub>

D<sub>14</sub> D<sub>15</sub>

 $\mathrm{V}_{\mathrm{ss}}$ 

 $A_0$ 

A,

 $A_{2}$ 

 $A_3$ 

 $A_4$ 

 $A_{_{5}}$ 

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

39

41

42

44

45

46

47

48

49

50

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

49

50

51

52

REJ09B0291-0400

PE,/D,

D,

D<sub>o</sub>

D,

D,,

D<sub>12</sub>

D<sub>13</sub>

D<sub>14</sub>

D<sub>15</sub>

 $V_{ss}$ 

 $A_0$ 

A,

A<sub>2</sub>

 $A_3$ 

 $A_4$ 

A<sub>5</sub>

A,4

A,5

 $V_{ss}$ 

PA<sub>o</sub>

Rev. 4.00 Feb 15, 2006 page 10 of 900

61	63	$MD_{\scriptscriptstyle 2}$	$MD_{\scriptscriptstyle 2}$	$MD_{\scriptscriptstyle 2}$	$MD_2$	
62	64	RES	RES	RES	RES	
63	65	NMI	NMI	NMI	NMI	
64	66	STBY	STBY	STBY	STBY	
65	67	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	
66	68	XTAL	XTAL	XTAL	XTAL	
67	69	EXTAL	EXTAL	EXTAL	EXTAL	
68	70	$V_{\rm ss}$	$V_{ss}$	$V_{\rm ss}$	V <sub>ss</sub>	
69	71	PF <sub>7</sub> /φ	PF <sub>7</sub> /φ	PF <sub>7</sub> /φ	PF₁/φ	
70	72	ĀS	ĀS	PF <sub>6</sub>	ĀS	
71	73	RD	RD	PF <sub>5</sub>	RD	
72	74	HWR	HWR	PF <sub>4</sub>	HWR	
73	75	LWR	LWR	PF <sub>3</sub> /IRQ3	LWR	
74	76	PF <sub>2</sub> / WAIT/ IRQ2	PF <sub>2</sub> / WAIT/ IRQ2	PF <sub>2</sub> /IRQ2	PF <sub>2</sub> / WAIT/ IRQ2	
75	77	PF₁/ BACK/ IRQ1	PF₁/ BACK/ IRQ1	PF₁/ĪRQ1	PF <sub>1</sub> / BACK/ IRQ1	

55

56

57

58

59

60

57

58

59

60

61

62

P2,/

P2,/

MD<sub>o</sub>

MD,

P2./

TIOCD3/

**WDTOVF** 

TMC<sub>10</sub>

TIOCB3

TIOCC3/

TMR<sub>I0</sub>

P2,/

P2,/

TIOCB3

TIOCC3/

TMRI0

MD<sub>o</sub>

MD,

P2./

TIOCD3/

WDTOVF

TMCI0

P2,/

P2,/

MD<sub>o</sub>

MD,

P2./

TIOCD3/

**WDTOVF** 

TMCI0

TIOCB3

TIOCC3/

TMRI0

P2,/

P2,/

MD<sub>o</sub>

MD,

P2./

TIOCD3/

**WDTOVF** 

(FWE\*5)

TMCI0

TIOCB3

TIOCC3/

TMRI0

P2,/

P2,/

MD<sub>o</sub>

MD,

P2./

TIOCD3/

**WDTOVF** 

(FWE\*5)

MD,

RES

NMI

 $V_{cc}$ 

 $\mathrm{V}_{\mathrm{ss}}$ 

ĀS

 $\overline{\mathsf{RD}}$ 

**HWR** 

**LWR** 

PF,/

WAIT/

**IRQ2** 

PF./

BACK/

**IRQ1** 

PF,/φ

STBY

**XTAL** 

**EXTAL** 

TMC<sub>10</sub>

TIOCB3

TIOCC3/

TMRI0

P2,/

P2,/

MD<sub>o</sub>

MD,

P2./

TIOCD3/

**WDTOVF** 

(FWE\*5)

MD<sub>2</sub>

RES

NMI

 $V_{cc}$ 

 $\mathsf{V}_{\mathrm{ss}}$ 

ĀS

 $\overline{\text{RD}}$ 

**HWR** 

**LWR** 

PF,/

WAIT/

**IRQ2** 

PF./

BACK/

**IRQ1** 

PF,/φ

**XTAL** 

**EXTAL** 

STBY

TMCI0

TIOCB3

TIOCC3/

TMRI0

P2,/

P2,/

MD<sub>o</sub>

MD,

P2./

TIOCD3/

**WDTOVF** 

(FWE\*5)

MD<sub>2</sub>

RES

NMI

**STBY** 

XTAL

**EXTAL** 

 $V_{cc}$ 

 $V_{ss}$ 

PF,/ø

PF<sub>6</sub>

PF,

PF,

PF<sub>3</sub>/IRQ3

PF<sub>2</sub>/IRQ2

PF,/IRQ1

TMCI0

TIOCB3

TIOCC3/

TMRI0

NO

NO

Vs

 $V_{s}$ 

NC

NC

 $V_{s}$ 

 $V_{P}$ 

ΕA

Vs

 $V_{c}$ 

NO

 $V_{s}$ 

NO

NO

NO

NO

NC CE

PC

88	90	$V_{ss}$	$V_{ss}$	$V_{ss}$	$V_{ss}$	$V_{ss}$
89	91	P2 <sub>4</sub> / TIOCA4/ TMRI1	P2 <sub>4</sub> / TIOCA4/ TMRI1	P2./ TIOCA4/ TMRI1	P2₄/ TIOCA4/ TMRI1	P2 <sub>4</sub> / TIOCA4/ TMRI1
90	92	P2₅/ TIOCB4/ TMCI1	P2 <sub>5</sub> / TIOCB4/ TMCI1	P2 <sub>s</sub> / TIOCB4/ TMCI1	P2,/ TIOCB4/ TMCI1	P2 <sub>s</sub> / TIOCB4/ TMCI1
91	93	P2 <sub>s</sub> / TIOCA5/ TMO0	P2 <sub>e</sub> / TIOCA5/ TMO0	P2 <sub>e</sub> / TIOCA5/ TMO0	P2 <sub>e</sub> / TIOCA5/ TMO0	P2 <sub>e</sub> / TIOCA5/ TMO0
92	94	P2 <sub>,</sub> / TIOCB5/ TMO1	P2,/ TIOCB5/ TMO1	P2,/ TIOCB5/ TMO1	P2,/ TIOCB5/ TMO1	P2,/ TIOCB5/ TMO1
93	95	PG <sub>0</sub> / IRQ6/ ADTRG	PG√ IRQ6/ ADTRG	PG <sub>0</sub> / IRQ6/ ADTRG	PG√ IRQ6/ ADTRG	PG√ IRQ6/ ADTRG
94	96	PG <sub>1</sub> /IRQ7	PG <sub>1</sub> /IRQ7	PG <sub>1</sub> /IRQ7	PG,/CS3/ IRQ7	PG,/CS3/ IRQ7
95	97	$PG_{2}$	$PG_{2}$	$PG_{2}$	PG <sub>2</sub> /CS2	PG <sub>2</sub> /CS2
96	98	$PG_{_3}$	PG₃	PG₃	PG <sub>3</sub> /CS1	PG <sub>3</sub> /CS1
97	99	PG <sub>₄</sub> /CS0	PG <sub>4</sub> /CS0	PG <sub>4</sub>	PG₄/CS0	PG <sub>4</sub> /CS0
98	100	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>

79

80

81

82

83

84

85

86

87

81

82

83

84

85

86

87

88

89

P4<sub>0</sub>/AN0

P4,/AN1

P4<sub>2</sub>/AN2

P4<sub>3</sub>/AN3

P4,/AN4

P4<sub>c</sub>/AN5

P4<sub>c</sub>/AN6/

P4\_/AN7/

DA<sub>0</sub>

DA1

 $AV_{ss}$ 

P4<sub>0</sub>/AN0

P4,/AN1

P4<sub>2</sub>/AN2

P4<sub>3</sub>/AN3

P4,/AN4

P4<sub>-</sub>/AN5

P4<sub>c</sub>/AN6/

P4\_/AN7/

DA0

DA1

 $\mathsf{AV}_{\mathsf{ss}}$ 

P4/AN0

P4<sub>4</sub>/AN1

P4,/AN2

P4,/AN3

P4,/AN4

P4/AN5

P4./AN6/

P4\_/AN7/

DA<sub>0</sub>

DA1

 $AV_{ss}$ 

P4/AN0

P4,/AN1

P4,/AN2

P4,/AN3

P4,/AN4

P4\_/AN5

P4./AN6/

P4\_/AN7/

DA0

DA1

 $AV_{ss}$ 

P4<sub>0</sub>/AN0

P4,/AN1

P4<sub>2</sub>/AN2

P4<sub>3</sub>/AN3

P4,/AN4

P4<sub>-</sub>/AN5

P4<sub>c</sub>/AN6/

P4\_/AN7/

DA0

DA1

 $AV_{ss}$ 

P4<sub>o</sub>/AN0

P4,/AN1

P4<sub>2</sub>/AN2

P4<sub>3</sub>/AN3

P4,/AN4

P4\_/AN5

P4<sub>c</sub>/AN6/

P4\_/AN7/

DA0

DA1

 $\mathsf{AV}_{\mathsf{ss}}$ 

 $V_{ss}$ 

P2,/

P2<sub>c</sub>/

TIOCA4/

TIOCB4/

TIOCA5/ TMO0

TIOCB5/

TMO1

PG<sub>0</sub>/

ĪRQ6/

ĪRQ7

**ADTRG** 

PG/CS3/

PG,/CS2

PG<sub>3</sub>/CS1

PG<sub>4</sub>/CS0

 $V_{cc}$ 

TMCI1

P2,/

P2,/

TMRI1

Rev. 4.00 Feb 15, 2006 page 12 of 900 REJ09B0291-0400

RENESAS

NC

NC NC

NC

NC

NC

NC

NC

 $\frac{V_{SS}}{V_{SS}}$ 

NC

NC

NC

NC

NC

NC

NC

NC

NC V<sub>cc</sub>

P4/AN0

P4,/AN1

P4,/AN2

P4,/AN3

P4,/AN4

P4\_/AN5

P4,/AN6/

P4\_/AN7/

DA0

DA1

 $\mathsf{AV}_{\mathsf{ss}}$ 

 $V_{ss}$ 

P2,/

TIOCA4/

TIOCB4/

TIOCA5/

TIOCB5/

TMO1

PG/

PG<sub>2</sub>

PG,

PG,

 $V_{cc}$ 

ĪRQ6/

**ADTRG** 

PG<sub>1</sub>/IRQ7

TMO0

P2./

TMCI1

P2,/

TMRI1

P2,/

21 Notes: 1. Modes 1 to 3 are not available on the F-ZTAT version.

- 2. Modes 2, 3, 6, and 7 are not available on the ROMless version.
- 3. ZTAT version only.
- 4. F-ZTAT version only.
- 5. The FWE pin is only used on the F-ZTAT version. It cannot be used as a  $\overline{W}$ on the F-ZTAT version.

RENESAS

Rev. 4.00 Feb 15, 2006 pa

			1
EXTAL	67	69	Input
ф	69	71	Output

TFP-100G

40, 65,

7, 18,

31, 49,

68,88

66

98

FP-100A

42, 67,

100

9, 20,

33, 51,

70, 90

68

1/0

Input

Input

Input

Name and Function

supply.

supply (0 V).

external clock.

Power supply: For connect

power supply. All V<sub>cc</sub> pins connected to the system p

Ground: For connection to

(0 V). All V<sub>ss</sub> pins should b

connected to the system p

Connects to a crystal osci See section 18, Clock Pul Generator, for typical condiagrams for a crystal osci external clock input. Connects to a crystal osci The EXTAL pin can also i

See section 18, Clock Pul Generator, for typical condiagrams for a crystal osc external clock input. System clock: Supplies the clock to an external device

Rev. 4.00 Feb 15, 2006 page 14 of 900 REJ09B0291-0400

Type

Clock

Power supply

Symbol

 $V_{cc}$ 

 $V_{\rm ss}$ 

**XTAL** 

RENESAS

should not be changed w H8S/2345 Group is oper • F-ZTAT Version

	MD2	MD
0	0	0
		1
	1	0
		1
1	0	0

1

1	

0

1

0

0

RENESAS

Rev. 4.00 Feb 15, 2006 pa REJ09

System control	RES	62	64	Input
	STBY	64	66	Input
	BREQ	76	78	Input
	BACK	75	77	Output
	FWE*1	60	62	Input

0

1

Note:

high.

0

1

0

1

0

0

1

0

1

0

1

Reset input: When this pir low, the chip is reset. The reset can be selected acc the NMI input level. At por NMI pin input level should

Standby: When this pin is a transition is made to har

Bus request: Used by an obus master to issue a bus the H8S/2345 Group.

Bus request acknowledge that the bus has been releasternal bus master.

Flash write enable: Enabledisables writing to flash m

standby mode.

Not used on R version.

Мо

Mo

Мо

Мо

Мо

Мо

Мо

				the address bus is enable
RD	71	73	Output	Read: When this pin is lo indicates that the external space can be read.
HWR	72	74	Output	High write: A strobe sign to external space and ince the upper half (D <sub>15</sub> to D <sub>8</sub> ) bus is enabled.
LWR	73	75	Output	Low write: A strobe signato external space and indthe lower half ( $D_7$ to $D_0$ ) obus is enabled.
WAIT	74	76	Input	Wait: Requests insertion state in the bus cycle wh accessing external 3-star space.

73 to 76

100, 99,

53 to 50,

48 to 41, 39 to 32

30 to 19,

17 to 14

94 to 97

70

2, 1,

 $A_{23}$  to

D<sub>15</sub> to

CS3 to

CS0

AS

 $D_0$ 

 $A_0$ 

Address bus

Data bus

Bus control

75 to 78

55 to 52,

50 to 43, 41 to 34

32 to 21,

19 to 16

96 to 99

72

I/O

Output

4 to 1,

Output Address bus: These pins

Data bus: These pins co

Chip select: Signals for s

it indicates that address

bidirectional data bus.

areas 3 to 0.

Output Address strobe: When the

address.



	TIOCA4, TIOCB4	89, 90	91, 92	I/O	Input capture/ output of
					A4 and B4: The TGR4 input capture input or compare output, or PV
	TIOCA5, TIOCB5	91, 92	93, 94	I/O	Input capture/ output of A5 and B5: The TGR5 input capture input or compare output, or PV
8-bit timer	TMO0, TMO1	91, 92	93, 94	Output	Compare match output
	TMCI0, TMCI1	59, 90	61, 92	Input	Counter external clock pins for the external cl counter.
	TMRI0, TMRI1	56, 89	58, 91	Input	Counter external reset counter reset input pin
Watchdog timer (WDT)	WDTOVF*2	60	62	Output	Watchdog timer overflows sign watchdog timer mode

TIOCD0

TIOCA1,

TIOCB1

TIOCA2,

TIOCB2

3, 4

5, 6

5, 6

7, 8

I/O

I/O

compare output, or PWM

Input capture/ output com

A1 and B1: The TGR1A a input capture input or outp compare output, or PWM

Input capture/ output com

A2 and B2: The TGR2A a input capture input or outp compare output, or PWM Input capture/ output com A3 to D3: The TGR3A to input capture input or outp compare output, or PWM Input capture/ output com A4 and B4: The TGR4A a input capture input or outp compare output, or PWM Input capture/ output com A5 and B5: The TGR5A a input capture input or outp compare output, or PWM

D/A converter	DA1, DA0	86, 85	88, 87	Output	Analog output: D/A convoutput pins.
A/D converter and D/A converters	AV <sub>cc</sub>	77	79	Input	This is the power supply A/D converter and D/A c When the A/D converter converter are not used, t should be connected to t power supply (+5 V).
	AV <sub>ss</sub>	87	89	Input	This is the ground pin for converter and D/A conver This pin should be conne system power supply (0
	V <sub>ref</sub>	78	80	Input	This is the reference volt pin for the A/D converter converter. When the A/D converter converter are not used, t should be connected to t power supply (+5 V).
I/O ports	P1, to P1 <sub>0</sub>	6 to 1, 100, 99	8 to 1	I/O	Port 1: An 8-bit I/O port. output can be designated by means of the port 1 d register (P1DDR).
	P2, to P2 <sub>0</sub>	92 to 89, 59, 56 to 54	94 to 91, 61, 58 to 56	I/O	Port 2: An 8-bit I/O port. output can be designated by means of the port 2 d register (P2DDR).

SCK1

SCK0

AN7 to

AN0 ADTRG

A/D converter

13, 12

86 to 79

93

15, 14

88 to 81

95

I/O

Input

Input

Serial clock (channel 0, 1

Analog 7 to 0: Analog inp

A/D conversion external Pin for input of an extern start A/D conversion.

Clock I/O pins.



Rev. 4.00 Feb 15, 2006 pa

					-
	PD <sub>7</sub> to PD <sub>0</sub>	30 to 23	32 to 25	I/O	Port D: A output ca by mean register (
	PE, to PE,	22 to 19, 17 to 14	24 to 21, 19 to 16	I/O	Port E: A output caby means register (
	PF <sub>7</sub> to PF <sub>0</sub>	69 to 76	71 to 78	I/O	Port F: A output ca by mean register (
	PG <sub>4</sub> to	97 to 93	99 to 95	I/O	Port G: A output ca by mean register (
Notes: 1. F-ZT	TAT version	only.			
		, mask ROM	l, and ROM	less ver	sions only.
Rev. 4.00 Feb	15 2006 na	ane 20 of 900	<u> </u>		
REJ09B0291-04		age 20 01 900	,		
			RENE	SAS	

 $\frac{P4_0}{PA_a to}$ 

 $PA_0$ 

PB, to

PC, to

PC.

PB.

53 to 50

48 to 41

39 to 32

55 to 52

50 to 43

41 to 34

I/O

I/O

I/O

Port A: An 4-bit I/O port. In

output can be designated by means of the port A da register (PADDR).

Port B: An 8-bit I/O port. In

output can be designated by means of the port B da register (PBDDR).

Port C: An 8-bit I/O port. I

output can be designated by means of the port C da register (PCDDR).

Port D: An 8-bit I/O port. I output can be designated by means of the port D da register (PDDDR).

Port E: An 8-bit I/O port. In output can be designated by means of the port E da register (PEDDR).

Port F: An 8-bit I/O port. In output can be designated by means of the port F da register (PFDDR).

Port G: A 5-bit I/O port. In output can be designated by means of the port G da register (PGDDR).

ideal for realtime control.

#### 2.1.1 **Features**

The H8S/2000 CPU has the following features.

- Upward-compatible with H8/300 and H8/300H CPUs
  - Can execute H8/300 and H8/300H object programs
- General-register architecture
  - Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 3 registers)
- Sixty-five basic instructions
  - 8/16/32-bit arithmetic and logic instructions
  - Multiply and divide instructions
  - Powerful bit-manipulation instructions
- Eight addressing modes
  - Register direct [Rn]
  - Register indirect [@ERn]
  - Register indirect with displacement [@(d:16,ERn) or @(d:32,ERn)]
  - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
  - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
  - Immediate [#xx:8, #xx:16, or #xx:32]
  - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
  - Memory indirect [@@aa:8]
- 16-Mbyte address space
  - Program: 16 Mbytes
  - 16 Mbytes (4 Gbytes architecturally) — Data:

Rev. 4.00 Feb 15, 2006 pa REJ09

- 32 ÷ 16-bit register-register divide
  - Two CPU operating modes
    - Normal mode (Supported on ZTAT, mask ROM, and ROMless versions only)
    - Advanced mode
    - Power-down state
      - Transition to power-down state by SLEEP instruction
      - CPU clock speed selection

#### 2.1.2 Differences between H8S/2600 CPU and H8S/2000 CPU

The differences between the H8S/2600 CPU and the H8S/2000 CPU are as shown belo

: 1000 ns

- Register configuration The MAC register is supported only by the H8S/2600 CPU.
- Basic instructions
- The four instructions MAC, CLRMAC, LDMAC, and STMAC are supported only H8S/2600 CPU.
- Number of execution states

The number of execution states of the MULXU and MULXS instructions.

		Internal Operati			
Instruction	Mnemonic	H8S/2600	H8S/2000		
MULXU	MULXU.B Rs, Rd	3	12		
	MULXU.W Rs, ERd	4	20		
MULXS	MULXS.B Rs, Rd	4	13		
	MULXS.W Rs, ERd	5	21		

There are also differences in the address space, CCR and EXR register functions, power state, etc., depending on the product.

Rev. 4.00 Feb 15, 2006 page 22 of 900 REJ09B0291-0400

RENESAS

- ROM, and ROMless versions only)
  - Advanced mode supports a maximum 16-Mbyte address space.
  - Enhanced addressing
    - The addressing modes have been enhanced to make effective use of the 16-Mb space.
  - Enhanced instructions
    - Addressing modes of bit-manipulation instructions have been enhanced.
    - Signed multiply and divide instructions have been added.
    - Two-bit shift instructions have been added.
    - Instructions for saving and restoring multiple registers have been added.
    - A test and set instruction has been added.
  - Higher speed
    - Basic instructions execute twice as fast.

#### 2.1.4 Differences from H8/300H CPU

In comparison to the H8/300H CPU, the H8S/2000 CPU has the following enhancement

- Additional control register
  - One 8-bit control register has been added.
- Enhanced instructions
  - Addressing modes of bit-manipulation instructions have been enhanced.
  - Two-bit shift instructions have been added.
  - Instructions for saving and restoring multiple registers have been added.
  - A test and set instruction has been added.
- Higher speed
  - Basic instructions execute twice as fast.

RENESAS

Rev. 4.00 Feb 15, 2006 pa REJ09




Figure 2.1 CPU Operating Modes

## (1) Normal Mode (ZTAT, Mask ROM, and ROMless Versions Only)

The exception vector table and stack have the same structure as in the H8/300 CPU.

Address Space: A maximum address space of 64 kbytes can be accessed.

**Extended Registers (En):** The extended registers (E0 to E7) can be used as 16-bit register the upper 16-bit segments of 32-bit registers. When En is used as a 16-bit register it can any value, even when the corresponding general register (Rn) is used as an address registeral register is referenced in the register indirect addressing mode with pre-decreme or post-increment (@Rn+) and a carry or borrow occurs, however, the value in the corresponded register (En) will be affected.

**Instruction Set:** All instructions and addressing modes can be used. Only the lower 16 effective addresses (EA) are valid.

Rev. 4.00 Feb 15, 2006 page 24 of 900 REJ09B0291-0400

RENESAS




Figure 2.2 Exception Vector Table (Normal Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instr an 8-bit absolute address included in the instruction code to specify a memory operand contains a branch address. In normal mode the operand is a 16-bit word operand, prov bit branch address. Branch addresses can be stored in the top area from H'0000 to H'0 that this area is also used for the exception vector table.




Figure 2.3 Stack Structure in Normal Mode

### (2) Advanced Mode

**Address Space:** Linear access is provided to a 16-Mbyte maximum address space (arc. a maximum 16-Mbyte program area and a maximum 4-Gbyte data area, with a maximum Gbytes for program and data areas combined).

**Extended Registers (En):** The extended registers (E0 to E7) can be used as 16-bit register the upper 16-bit segments of 32-bit registers or address registers.

**Instruction Set:** All instructions and addressing modes can be used.

Rev. 4.00 Feb 15, 2006 page 26 of 900

REJ09B0291-0400






Figure 2.4 Exception Vector Table (Advanced Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instrant an 8-bit absolute address included in the instruction code to specify a memory operand contains a branch address. In advanced mode the operand is a 32-bit longword operand a 32-bit branch address. The upper 8 bits of these 32 bits are a reserved area that is reg H'00. Branch addresses can be stored in the area from H'00000000 to H'000000FF. No first part of this range is also the exception vector table.




Figure 2.5 Stack Structure in Advanced Mode




Figure 2.6 Memory Map

Ourioral III		9101010 (1	,	
	15	07		07
ER0	E0		R0H	R0L
ER1	E1		R1H	R1L
ER2	E2		R2H	R2L
ER3	E3		R3H	R3L
ER4	E4		R4H	R4L
ER5	E5		R5H	R5L
ER6	E6		R6H	R6L
ER7 (SP)	E7		R7H	R7L
Control R	egisters (CR)			
			PC	
				7 6 5 4 EXR T 7 6 5 4 CCR I UI H U
Legend:				
	tack pointer	H:	Half-carry flag	g
	rogram counter	U:	User bit	
	xtended control register	N:	Negative flag	
	ace bit terrupt mask bits	Z: V:	Zero flag Overflow flag	
	ondition-code register	v. C:	Carry flag	
	terrupt mask bit	0.	Carry nag	
	ser bit or interrupt mask bit*			
Note: * In	the H8S/2345 Group, this bit car	nnot be u	sed as an inter	rrupt mask.
	Figure 2.7	CPU R	egisters	

Rev. 4.00 Feb 15, 2006 page 30 of 900 REJ09B0291-0400



registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to RL (R0L to R7L). These registers are functionally equivalent, providing a maximum segisters.

Figure 2.8 illustrates the usage of the general registers. The usage of each register can independently.




Figure 2.8 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-refunction, and is used implicitly in exception handling and subroutine calls. Figure 2.9 stack.



Figure 2.9 Stack

## 2.4.3 Control Registers

The control registers are the 24-bit program counter (PC), 8-bit extended control register and 8-bit condition-code register (CCR).

#### (1) Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. To fall CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. instruction is fetched, the least significant PC bit is regarded as 0.)

### (2) Extended Control Register (EXR)

This 8-bit register contains the trace bit (T) and three interrupt mask bits (I2 to I0).

**Bit 7—Trace Bit (T):** Selects trace mode. When this bit is cleared to 0, instructions are in sequence. When this bit is set to 1, a trace exception is generated each time an instruction executed.

**Bits 6 to 3—Reserved:** These bits are reserved. They are always read as 1.

Bits 2 to 0—Interrupt Mask Bits (I2 to I0): These bits designate the interrupt mask le 7). For details, refer to section 5, Interrupt Controller.

Operations can be performed on the EXR bits by the LDC, STC, ANDC, ORC, and XC instructions. All interrupts, including NMI, are disabled for three states after one of the instructions is executed, except for STC.

Rev. 4.00 Feb 15, 2006 page 32 of 900

REJ09B0291-0400

RENESAS

# Bit 6—User Bit or Interrupt Mask Bit (UI): Can be written and read by software us LDC, STC, ANDC, ORC, and XORC instructions. With the H8S/2345 Group, this bit used as an interrupt mask bit.

instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cle otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the AI SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a ca borrow at bit 27, and cleared to 0 otherwise.

Bit 5—Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.J

Bit 4—User Bit (U): Can be written and read by software using the LDC, STC, AND XORC instructions.

Bit 3—Negative Flag (N): Stores the value of the most significant bit (sign bit) of da Bit 2—Zero Flag (Z): Set to 1 to indicate zero data, and cleared to 0 to indicate non-

Bit 1—Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared times.

Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Use

Add instructions, to indicate a carry

- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit manipulation instructions.

Some instructions leave some or all of the flag bits unchanged. For the action of each on the flag bits, refer to appendix A.1, Instruction List.

and the general registers are not initialized. In particular, the stack pointer (ER7) is not The stack pointer should therefore be initialized by an MOV.L instruction executed imafter a reset.

Rev. 4.00 Feb 15, 2006 page 34 of 900 REJ09B0291-0400



Figure 2.10 shows the data formats in general registers.

Data Type	Register Number	Data Format
1-bit data	RnH	7 0 7 6 5 4 3 2 1 0 Don't car
1-bit data	RnL	7  Don't care 7 6 5 4 3 2
4-bit BCD data	RnH	7 4 3 0 Upper Lower Don't car
4-bit BCD data	RnL	7 4 3  Don't care Upper Lo
Byte data	RnH	7 0 Don't car
Byte data	RnL	7 Don't care MSB

Figure 2.10 General Register Data Formats

_			1 1	LSB			
Longv	word data	ERn					
31				16 15			
MSB		En				Rn	-
Leger ERn: En: Rn: RnH:	General reg General reg General reg General reg	ister E ister R					

Figure 2.10 General Register Data Formats (cont)

Rev. 4.00 Feb 15, 2006 page 36 of 900 REJ09B0291-0400






Figure 2.11 Memory Data Formats

When ER7 is used as an address register to access the stack, the operand size should be or longword size.

RENESAS

5

Rev. 4.00 Feb 15, 2006 pa

	INC, DEC	BW
	ADDS, SUBS	L
	MULXU, DIVXU, MULXS, DIVXS	BW
	EXTU, EXTS	WL
	TAS	В
Logic operations	AND, OR, XOR, NOT	BW
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	BW
Bit manipulation	BSET, BCLR, BNOT, BTST, BLD, BILD, BST, BIST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR	В
Branch	Bcc*2, JMP, BSR, JSR, RTS	_
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	_
Block data transfer	EEPMOV	_
Notes: 1. POP.W @-SP. ERn, @ 2. Bcc is	rd gword / Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and M POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, El	
Rev. 4.00 Feb 15	2000	

RENESAS

Instructions

LDM, STM

POP\*1, PUSH\*1

MOVFPE, MOVTPE\*3

ADD, SUB, CMP, NEG

ADDX, SUBX, DAA, DAS

MOV

Size

BW

WL

L

В

BW

В BW L BW WL В BW

**Function** 

Arithmetic

operations

REJ09B0291-0400

Data transfer

Function	Instruction	*x#	Rn	@ERn	@(d:16,ERr	@(d:32,ERr	@-ERn/@E	@aa:8	@aa:16	@aa:24	@aa:32	@(d:8,PC)	(70.416.00)
Data	MOV	BWL	BWL	BWL	BWL	BWL	BWL	В	BWL	_	BWL	_	-
transfer	POP, PUSH	_	_	_	_	_	_	_		_	-	_	-
ı	LDM, STM	_	_	_	_	_	_	_	_	_	_	_	-
i	MOVFPE*, MOVTPE*				_		_		В	-	-	_	-
Arithmetic	ADD, CMP	BWL	BWL	_	_	_	_	_		_	_	_	-
operations	SUB	WL	BWL	_	_	_	_		-	_	_	_	-
	ADDX, SUBX	В	В	_	_		_			_	_	_	-
	ADDS, SUBS	_	L	_	_	_	_	_		_	_	_	-
	INC, DEC	_	BWL	_	_	_	_	_		_	_	_	-
	DAA, DAS	_	В	_	_	_	_	_		_	-	_	-
	MULXU, DIVXU		BW		_		_		_	-	-	_	-
	MULXS, DIVXS		BW		_		_		_	-	-	_	-
	NEG	_	BWL	_	_	_	_	_		_	_	_	-
I	EXTU, EXTS	_	WL										-
	TAS			В									E
Logic operations	AND, OR, XOR	BWL	BWL		_			'		_		_	_
ı	NOT	_	BWL	_	_	_	_	_	_	_	_	_	-
Shift		_	BWL	_	_	_	_		-	_	_	_	-
Bit manipulation		_	В	В	_	_	_ '	В	В	_	В	_	-

Bcc, BSR

JMP, JSR

RTS

Branch

0

RENESAS

	LDC	В	В	W	W	W	W	_	W	_	W	_	_
	STC	_	В	W	W	W	W	_	W	_	W	_	_
	ANDC, ORC, XORC	В	_	_	_	_	_	_	_	_	_	_	
	NOP	_	_	_	_	_	_	_	_	_	_	_	_
Block data ti	ransfer	_	_	_	_	_	_	_	_	_	_	_	_

Legend: B: Byte

W: Word

L: Longword

Note: \* Cannot be used in the H8S/2345 Group.

Rev. 4.00 Feb 15, 2006 page 40 of 900

REJ09B0291-0400



(=, 10)	
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
^	Logical AND
V	Logical OR
<b>⊕</b>	Logical exclusive OR
$\rightarrow$	Move
7	NOT (logical complement)
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length
	eral registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit 7, E0 to E7), and 32-bit registers (ER0 to ER7).

General register\*

Source operand

Destination operand

General register (32-bit register)

Rn

ERn

(EAd)

(EAs)

		register. (Immediate byte data cannot be subtract byte data in a general register. Use the SUBX or instruction.)
ADDX SUBX	В	Rd $\pm$ Rs $\pm$ C $\rightarrow$ Rd, Rd $\pm$ #IMM $\pm$ C $\rightarrow$ Rd Performs addition or subtraction with carry or bo byte data in two general registers, or on immedia and data in a general register.
INC DEC	B/W/L	Rd $\pm$ 1 $\rightarrow$ Rd, Rd $\pm$ 2 $\rightarrow$ Rd Increments or decrements a general register by (Byte operands can be incremented or decreme only.)
ADDS SUBS	L	Rd $\pm$ 1 $\rightarrow$ Rd, Rd $\pm$ 2 $\rightarrow$ Rd, Rd $\pm$ 4 $\rightarrow$ Rd Adds or subtracts the value 1, 2, or 4 to or from 32-bit register.

Rev. 4.00 Feb 15, 2006 page 42 of 900

REJ09B0291-0400

POP

**PUSH** 

LDM

STM

ADD

**SUB** 

Arithmetic

operations

W/L

W/L

L

L

B/W/L

 $@SP+ \rightarrow Rn$ 

@SP+, ERn.

 $Rn \rightarrow @-SP$ 

ERn, @-SP.

@SP+ → Rn (register list)

Rn (register list) → @-SP

RENESAS

 $Rd \pm Rs \rightarrow Rd$ ,  $Rd \pm \#IMM \rightarrow Rd$ 

Pops a register from the stack. POP.W Rn is ide MOV.W @SP+, Rn. POP.L ERn is identical to M

Pushes a register onto the stack. PUSH.W Rn is MOV.W Rn, @-SP. PUSH.L ERn is identical to

Pops two or more general registers from the sta

Pushes two or more general registers onto the s

Performs addition or subtraction on data in two registers, or on immediate data and data in a ge

NEG	B/W/L	<ul> <li>0 - Rd → Rd</li> <li>Takes the two's complement (arithmetic compledata in a general register.</li> </ul>
EXTU	W/L	Rd (zero extension) $\rightarrow$ Rd Extends the lower 8 bits of a 16-bit register to v the lower 16 bits of a 32-bit register to longword padding with zeros on the left.
EXTS	W/L	Rd (sign extension) → Rd Extends the lower 8 bits of a 16-bit register to v the lower 16 bits of a 32-bit register to longword

В

**MULXS** 

DIVXU

**DIVXS** 

**CMP** 

TAS

B/W

B/W

B/W

B/W/L

 $Rd \times Rs \rightarrow Rd$ 

16 bits  $\rightarrow$  32 bits.

 $Rd \div Rs \rightarrow Rd$ 

remainder.

 $Rd \div Rs \rightarrow Rd$ 

Rd - Rs, Rd - #IMM

according to the result.

extending the sign bit.

 $@ERd - 0, 1 \rightarrow (<bit 7> of @Erd)$ 

Tests memory contents, and sets the most sign

Performs signed multiplication on data in two g registers: either 8 bits  $\times$  8 bits  $\rightarrow$  16 bits or 16 b

Performs unsigned division on data in two generogisters: either 16 bits  $\div$  8 bits  $\rightarrow$  8-bit quotien remainder or 32 bits  $\div$  16 bits  $\rightarrow$  16-bit quotien

Performs signed division on data in two general either 16 bits  $\div$  8 bits  $\rightarrow$  8-bit quotient and 8-bit or 32 bits  $\div$  16 bits  $\rightarrow$  16-bit quotient and 16-bit

Compares data in a general register with data general register or with immediate data, and se

RENESAS

(bit 7) to 1.

operations	SHAR		Performs an arithmetic shift on general register of 1-bit or 2-bit shift is possible.
	SHLL SHLR	B/W/L	Rd (shift) → Rd Performs a logical shift on general register conte 1-bit or 2-bit shift is possible.
	ROTL ROTR	B/W/L	Rd (rotate) → Rd Rotates general register contents. 1-bit or 2-bit rotation is possible.
	ROTXL ROTXR	B/W/L	Rd (rotate) $\rightarrow$ Rd Rotates general register contents through the ca 1-bit or 2-bit rotation is possible.
Bit- manipulation instructions	BSET	В	1 → ( <bit-no.> of <ead>) Sets a specified bit in a general register or mem to 1. The bit number is specified by 3-bit immedithe lower three bits of a general register.</ead></bit-no.>
	BCLR	В	0 → ( <bit-no.> of <ead>) Clears a specified bit in a general register or me operand to 0. The bit number is specified by 3-b data or the lower three bits of a general register.</ead></bit-no.>
	BNOT	В	¬ ( <bit-no.> of <ead>) → (<bit-no.> of <ead>) Inverts a specified bit in a general register or me operand. The bit number is specified by 3-bit implication or the lower three bits of a general register.</ead></bit-no.></ead></bit-no.>
	BTST	В	$\neg$ ( <bit-no.> of <ead>) <math>\rightarrow</math> Z  Tests a specified bit in a general register or men operand and sets or clears the Z flag accordingly number is specified by 3-bit immediate data or the three bits of a general register.</ead></bit-no.>

Rev. 4.00 Feb 15, 2006 page 44 of 900 REJ09B0291-0400

NOT

SHAL

Shift

B/W/L

B/W/L

 $\neg (Rd) \rightarrow (Rd)$ 

Rd (shift)  $\rightarrow Rd$ 



register and another general register or immedia

Takes the one's complement of general register

BXOR	В	$C \oplus (\text{-bit-No} \text{ of -EAd}) \to C$ Exclusive-ORs the carry flag with a specified bigeneral register or memory operand and stores the carry flag.
BIXOR	В	C ⊕ ¬ ( <bir>bit-No.&gt; of <ead>) → CExclusive-ORs the carry flag with the inverse o bit in a general register or memory operand and result in the carry flag.The bit number is specified by 3-bit immediate</ead></bir>
BLD	В	( <bit-no.> of <ead>) → C Transfers a specified bit in a general register or operand to the carry flag.</ead></bit-no.>
BILD	В	$\neg$ ( <bit-no.> of <ead>) <math>\rightarrow</math> C Transfers the inverse of a specified bit in a gen or memory operand to the carry flag. The bit number is specified by 3-bit immediate</ead></bit-no.>
BST	В	$C \rightarrow (\mbox{-}site No.> \mbox{ of } \mbox{-}EAd>)$ Transfers the carry flag value to a specified bit register or memory operand.
BIST	В	¬ C → ( <bit-no.> of <ead>)  Transfers the inverse of the carry flag value to bit in a general register or memory operand.  The bit number is specified by 3-bit immediate</ead></bit-no.>

В

В

**BOR** 

**BIOR** 

RENESAS

 $C \lor (\text{<bit-No.> of <EAd>}) \rightarrow C$ 

 $C \lor \neg (\langle bit\text{-No.} \rangle of \langle EAd \rangle) \to C$ 

the carry flag.

ORs the carry flag with a specified bit in a gene or memory operand and stores the result in the

ORs the carry flag with the inverse of a specific general register or memory operand and stores

The bit number is specified by 3-bit immediate

			BLT	Less than	N ⊕ V				
			BGT	Greater than	Z∨(N				
			BLE	Less or equal	Z∨(N				
	JMP		Branches ur	nconditionally to a specifie	ed address				
	BSR	_	Branches to	a subroutine at a specifie	ed address				
	JSR	_	Branches to a subroutine at a specified address						
	RTS	_	Returns fron	n a subroutine					
System	TRAPA	_	Starts trap-in	nstruction exception hand	ling.				
control instructions	RTE	_	Returns fron	n an exception-handling re	outine.				
III STI GOLIOTIS	SLEEP	_	Causes a tra	ansition to a power-down	state.				
	LDC	B/W	Moves the s CCR or EXF word-size tra	R, (EAs) → EXR ource operand contents of R. Although CCR and EXF ansfers are performed bet e upper 8 bits are valid.	R are 8-bit				

Rev. 4.00 Feb 15, 2006 page 46 of 900

REJ09B0291-0400

BCC(BHS)

BCS(BLO)

**BNE** 

**BEQ** 

BVC

**BVS** 

BPL

BMI

**BGE** 

RENESAS

Carry clear

Not equal

Equal

Plus

Minus

(high or same)

Carry set (low)

Overflow clear

Greater or equal

Overflow set

C = 0

C = 1

Z = 0

Z = 1

V = 0

V = 1

N = 0N = 1

 $N \oplus V$ 

		_	Logically ORs the CCR or EXR contents with ir data.
	XORC	В	CCR $\oplus$ #IMM $\rightarrow$ CCR, EXR $\oplus$ #IMM $\rightarrow$ EXR Logically exclusive-ORs the CCR or EXR contemporate data.
	NOP	_	PC + 2 → PC Only increments the program counter.
Block data transfer instruction	EEPMOV.B	_	if R4L $\neq$ 0 then Repeat @ER5+ $\rightarrow$ @ER6+ R4L-1 $\rightarrow$ R4L Until R4L = 0 else next;
	EEPMOV.W	_	if R4 $\neq$ 0 then Repeat @ER5+ $\rightarrow$ @ER6+ R4-1 $\rightarrow$ R4 Until R4 = 0 else next;
			Transfers a data block according to parameters general registers R4L or R4, ER5, and ER6.
			R4L or R4: size of block (bytes) ER5: starting source address ER6: starting destination address

В

ORC

Size refers to the operand size.

Note:

B: Byte

L: Longword

W: Word

Execution of the next instruction begins as soo

 $\mathsf{CCR} \vee \mathsf{\#IMM} \to \mathsf{CCR},\, \mathsf{EXR} \vee \mathsf{\#IMM} \to \mathsf{EXR}$ 

transfer is completed.




Figure 2.12 Instruction Formats (Examples)

- (1) Operation Field: Indicates the function of the instruction, the addressing mode, ar operation to be carried out on the operand. The operation field always includes the first the instruction. Some instructions have two operation fields.
- (2) **Register Field:** Specifies a general register. Address registers are specified by 3 bi registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no re field.
- (3) Effective Address Extension: Eight, 16, or 32 bits specifying immediate data, an address, or a displacement.
- (4) Condition Field: Specifies the branching condition of Bcc instructions.

Rev. 4.00 Feb 15, 2006 page 48 of 900 REJ09B0291-0400

absolute addressing mode to specify an operand, and register direct (BSET, BCLR, B) BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the

## **Table 2.4** Addressing Modes

Addressing Mode

displacement is sign-extended when added.

Nο

140.	Addressing Mode	Gymbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:32,ER
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24/@
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

Symbol

registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can as 32-bit registers.

(2) Register Indirect—@ERn: The register field of the instruction code specifies and

(1) **Register Direct—Rn:** The register field of the instruction specifies an 8-, 16-, or general register containing the operand. R0H to R7H and R0L to R7L can be specified

- (2) Register Indirect—@ERn: The register field of the instruction code specifies an register (ERn) which contains the address of the operand on memory. If the address is instruction address, the lower 24 bits are valid and the upper 8 bits are all assumed to
  - (3) Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn): A 16-displacement contained in the instruction is added to an address register (ERn) specific register field of the instruction, and the sum gives the address of a memory operand.

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the rein the instruction code, and the result becomes the address of a memory operand. The also stored in the address register. The value subtracted is 1 for byte access, 2 for which is the stored in the address register.

instruction, or 4 for longword transfer instruction. For word or longword transfer in the register value should be even.
(5) Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32: The instruction code of absolute address of a memory operand. The absolute address may be 8 bits long (@aa:32).

To access data, the absolute address should be 8 bits (@aa:8), 16 bits (@aa:16), or 32 bits (@aa:32) long. For an 8-bit absolute address, the upper 24 bits are all assumed to be 1 bits are 16-bit absolute address the upper 16 bits are a sign extension. A 32-bit absolute a

A 24-bit absolute address (@aa:24) indicates the address of a program instruction. The

bits are all assumed to be 0 (H'00).

long (@aa:16), 24 bits long (@aa:24), or 32 bits long (@aa:32).

Table 2.5 indicates the accessible absolute address ranges.

Table 2.5 Absolute Address Access Ranges

access the entire address space.

Absolute Address		Normal Mode*	Advanced Mode
Data address	8 bits (@aa:8)	H'FF00 to H'FFFF	H'FFFF00 to H'F
	16 bits (@aa:16)	H'0000 to H'FFFF	H'000000 to H'00 H'FF8000 to H'FF
	32 bits (@aa:32)	<u> </u>	H'000000 to H'FF
Program instruction address	24 bits (@aa:24)		
Note: * ZTAT, mask I	ROM, and ROMless	versions only.	

Rev. 4.00 Feb 15, 2006 page 50 of 900 REJ09B0291-0400

BSR instructions. An 8-bit or 16-bit displacement contained in the instruction is sign-added to the 24-bit PC contents to generate a branch address. Only the lower 24 bits of address are valid; the upper 8 bits are all assumed to be 0 (H'00). The PC value to whit displacement is added is the address of the first byte of the next instruction, so the postbranching range is -126 to +128 bytes (-63 to +64 words) or -32766 to +32768 bytes

+16384 words) from the branch instruction. The resulting value should be an even nur

(8) Memory Indirect—@@aa:8: This mode can be used by the JMP and JSR instruction code contains an 8-bit absolute address specifying a memory operand. This operand contains a branch address. The upper bits of the absolute address are all assures the address range is 0 to 255 (H'0000 to H'00FF in normal mode, H'000000 to H'00FF advanced mode). In normal mode\* the memory operand is a word operand and the brais 16 bits long. In advanced mode the memory operand is a longword operand, the first which is assumed to be all 0 (H'00).

Note that the first part of the address range is also the exception vector area. For furth refer to section 4, Exception Handling.

Note: \* ZTAT, mask ROM, and ROMless versions only.

#### (a) Normal Mode\*

(b) Advanced I

Note: \* ZTAT, mask ROM, and ROMless versions only.

Figure 2.13 Branch Address Specification in Memory Indirect Mode

If an odd address is specified in word or longword memory access, or as a branch addre least significant bit is regarded as 0, causing data to be accessed or instruction code to be at the address preceding the specified address. (For further information, see section 2.5 Data Formats.)


#### 2.7.2 Effective Address Calculation

Table 2.6 indicates how effective addresses are calculated in each addressing mode. In mode\* the upper 8 bits of the effective address are ignored in order to generate a 16-bit


Note: \* ZTAT, mask ROM, and ROMless versions only.

Rev. 4.00 Feb 15, 2006 page 52 of 900


REJ09B0291-0400




- 3
  - @(d:16, ERn) or @(d:32, ERn)




- Register indirect with post-increment or pre-decrement 4






RENESAS

Rev. 4.00 Feb 15, 2006 pa REJ09



Rev. 4.00 Feb 15, 2006 page 54 of 900 REJ09B0291-0400



H'000000

abs

31 24 23 16 15

Note: \* ZTAT, mask ROM, and ROMless versions only.




Figure 2.14 Processing States

Rev. 4.00 Feb 15, 2006 page 56 of 900 REJ09B0291-0400






Figure 2.15 State Transitions

## 2.8.2 Reset State

the RES signal changes from low to high.

When the RES input goes low all current processing stops and the CPU enters the rese CPU enters the power-on reset state when the NMI pin is high, or the manual reset state NMI pin is low. All interrupts are masked in the reset state. Reset exception handling

The reset state can also be entered by a watchdog timer overflow. For details, refer to Watchdog Timer.

Rev. 4.00 Feb 15, 2006 pa



indicates the types of exception handling and their priority. Trap instruction exception always accepted, in the program execution state.

Exception handling and the stack structure depend on the interrupt control mode set in

**Detection Timing** 

End of instruction

execution or end of

Synchronized with clock

Start of Exception I

Exception handling s immediately after a k transition at the RES when the watchdog t

When the trace (T) b

1, the trace starts at

overflows.

**Table 2.7** Exception Handling Types and Priority

Type of Exception

Reset

Trace

**Priority** 

High

		exception-handling sequence*1	the current instruction exception-handling s
	Interrupt	End of instruction execution or end of exception-handling sequence*2	When an interrupt is exception handling stend of the current ins current exception-han sequence
Low	Trap instruction	When TRAPA instruction is executed	Exception handling s a trap (TRAPA) instru executed*3
Notes: 1.	Traces are enabled o	nly in interrupt control mode 2.	Trace exception-handlir

Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC is or immediately after reset exception handling.
 Trap instruction exception handling is always accepted in the program exception.

3. Trap instruction exception handling is always accepted, in the program exec

RENESAS

executed at the end of the RTE instruction.

### (3) Traces

is set to 1. When trace mode is established, trace exception handling starts at the end construction.

Traces are enabled only in interrupt control mode 2. Trace mode is entered when the

At the end of a trace exception-handling sequence, the T bit of EXR is cleared to 0 an is cleared. Interrupt masks are not affected.

The T bit saved on the stack retains its value of 1, and when the RTE instruction is ex return from the trace exception-handling routine, trace mode is entered again. Trace exhandling is not executed at the end of the RTE instruction.

Trace mode is not entered in interrupt control mode 0, regardless of the state of the T

# (4) Interrupt Exception Handling and Trap Instruction Exception Handling

When interrupt or trap-instruction exception handling begins, the CPU references the (ER7) and pushes the program counter and other control registers onto the stack. Next alters the settings of the interrupt mask bits in the control registers. Then the CPU fetc address (vector) from the exception vector table and program execution starts from the address.

Figure 2.16 shows the stack after exception handling ends.




Figure 2.16 Stack Structure after Exception Handling (Examples)

There is one other bus master in addition to the CPU: the data transfer controller (DTG

For further details, refer to section 6, Bus Controller.

#### 2.8.6 **Power-Down State**

The power-down state includes both modes in which the CPU stops operating and mo the CPU does not stop. There are three modes in which the CPU stops operating: sleep software standby mode, and hardware standby mode. There are also two other powermodes: medium-speed mode, and module stop mode. In medium-speed mode the CPU bus masters operate on a medium-speed clock. Module stop mode permits halting of t of individual modules, other than the CPU. For details, refer to section 19, Power-Dov

- (1) Sleep Mode: A transition to sleep mode is made if the SLEEP instruction is executive. the software standby bit (SSBY) in the standby control register (SBYCR) is cleared to mode, CPU operations stop immediately after execution of the SLEEP instruction. Th CPU registers are retained.
- (2) **Software Standby Mode:** A transition to software standby mode is made if the S instruction is executed while the SSBY bit in SBYCR is set to 1. In software standby CPU and clock halt and all MCU operations stop. As long as a specified voltage is support to the contract of t contents of CPU registers and on-chip RAM are retained. The I/O ports also remain in existing states.
- (3) Hardware Standby Mode: A transition to hardware standby mode is made when pin goes low. In hardware standby mode, the CPU and clock halt and all MCU operat The on-chip supporting modules are reset, but as long as a specified voltage is supplie RAM contents are retained.

Rev. 4.00 Feb 15, 2006 pa

REJ09



## 2.9.2 On-Chip Memory (ROM, RAM)

On-chip memory is accessed in one state. The data bus is 16 bits wide, permitting both word transfer instruction. Figure 2.17 shows the on-chip memory access cycle. Figure 2 the pin states.




Figure 2.17 On-Chip Memory Access Cycle

Rev. 4.00 Feb 15, 2006 page 62 of 900

REJ09B0291-0400



ĀS	High
RD	High
HWR, LWR	High
Data bus	High-impedance state

Figure 2.18 Pin States during On-Chip Memory Access




Figure 2.19 On-Chip Supporting Module Access Cycle

ĀS	High	
RD	High	
HWR, LWR	High	
Data bus	High-impedance state	

Figure 2.20 Pin States during On-Chip Supporting Module Access

# 2.9.4 External Address Space Access Timing

The external address space is accessed with an 8-bit or 16-bit data bus width in a two-three-state bus cycle. In three-state access, wait states can be inserted. For further deta section 6, Bus Controller.

Rev. 4.00 Feb 15, 2006 page 66 of 900 REJ09B0291-0400

are determined by the mode pin (MD<sub>2</sub> to MD<sub>0</sub>) and flash write enable pin (FWE) setting CPU operating mode and initial bus width can be selected as shown in table 3.1.

Table 3.1 lists the MCU operating modes.

**Table 3.1** MCU Operating Mode Selection (F-ZTAT<sup>TM</sup> Version)

MCU					CPU			Exter	
Operating Mode	FWE	$MD_2$	MD <sub>1</sub>	MD₀	Operating Mode	Description	On-Chip ROM	Initia Widtl	
0	0	0	0	0	_	_	_	_	
1	_			1	<del></del>				
2	_		1	0	_				
3	_			1	_				
4	_	1	0	0	Advanced	On-chip ROM disabled,	Disabled	16 bit	
5	_			1	_	expanded mode		8 bits	
6			1	0	_	On-chip ROM enabled, expanded mode	Enabled	8 bits	
7					1	_	Single-chip mode	_	_
8	1	0	0	0	_	_	_	_	
9	_			1	_				
10	_		1	0	Advanced	Boot mode	Enabled	8 bits	
11	_			1	_			_	
12		1	0	0	_	_	_	_	
13	_			1					

Advanced

The CPU's architecture allows for 4 Gbytes of address space, but the H8S/2345 Group accesses a maximum of 16 Mbytes.

1

0

1

14

15

RENESAS

User program mode

Rev. 4.00 Feb 15, 2006 pa REJ09

Enabled

Exter

8 bits

Modes 10, 11, 14, and 15 are boot modes and user program modes in which the flash nobe programmed and erased. For details, see section 17, ROM.

The H8S/2345 Group can only be used in modes 4 to 7, 10, 11, 14, and 15. This means flash write enable pin and mode pins must be set to select one of these modes.

Do not change the inputs at the mode pins during operation.

# 3.1.2 Operating Mode Selection (ZTAT, Mask ROM, and ROMless Versions)

The H8S/2345 Group has seven operating modes (modes 1 to 7). These modes enable s the CPU operating mode, enabling/disabling of on-chip ROM, and the initial bus width setting the mode pins (MD<sub>2</sub> to MD<sub>0</sub>).

Table 3.2 lists the MCU operating modes.

Rev. 4.00 Feb 15, 2006 page 68 of 900

REJ09B0291-0400



3			1
4	1	0	0
5			1
6*		1	0
7*	<u>-</u>		1

Advanced On-chip ROM disabled, expanded mode On-chip ROM enabled,

expanded mode Single-chip mode

expanded mode

Single-chip mode

Disabled

Enabled

16 bits

8 bits

8 bits

Note: Not used on ROMless version.

The CPU's architecture allows for 4 Gbytes of address space, but the H8S/2345 Group

accesses a maximum of 16 Mbytes.

Modes 1, 2, and 4 to 6 are externally expanded modes that allow access to external modes. peripheral devices.

The external expansion modes allow switching between 8-bit and 16-bit bus modes. A execution starts, an 8-bit or 16-bit address space can be set for each area, depending o

set to select one of these modes. Do not change the inputs at the mode pins during op

controller setting. If 16-bit access is selected for any one area, 16-bit bus mode is set; access is selected for all areas, 8-bit bus mode is set.

Note that the functions of each pin depend on the operating mode.

The H8S/2345 Group can be used only in modes 1 to 7. This means that the mode pin

#### 3.1.3 **Register Configuration**

The H8S/2345 Group has a mode control register (MDCR) that indicates the inputs at

pins (MD<sub>2</sub> to MD<sub>6</sub>), and a system control register (SYSCR) and a system control regis (SYSCR2)\*2 that control the operation of the H8S/2345 Group. Table 3.3 summarize registers.

RENESAS

Rev. 4.00 Feb 15, 2006 pa REJ09 undefined value of read.

# 3.2 Register Descriptions

## 3.2.1 Mode Control Register (MDCR)

Bit	:	7	6	5	4	3	2	1
		_	_	_	_	_	MDS2	MDS1
Initial v	alue:	1	0	0	0	0	*	*
R/W	:	_	_	_	_	_	R	R

Note: \* Determined by pins MD<sub>2</sub> to MD<sub>0</sub>.

MDCR is an 8-bit read-only register that indicates the current operating mode of the Higgroup.

**Bit 7—Reserved:** Read-only bit, always read as 1.

Bits 6 to 3—Reserved: Read-only bits, always read as 0.

**Bits 2 to 0—Mode Select 2 to 0 (MDS2 to MDS0):** These bits indicate the input level  $MD_2$  to  $MD_0$  (the current operating mode). Bits MDS2 to MDS0 correspond to  $MD_2$  to MDS2 to MDS0 are read-only bits-they cannot be written to. The mode pin ( $MD_2$  to M levels are latched into these bits when MDCR is read. These latches are canceled by a

Rev. 4.00 Feb 15, 2006 page 70 of 900

reset, but are retained after a manual reset.

REJ09B0291-0400



Bits 5 and 4—Interrupt Control Mode 1 and 0 (INTM1, INTM0): These bits select mode of the interrupt controller. For details of the interrupt control modes, see section Interrupt Control Modes and Interrupt Operation.

Bit 5	Bit 4	Interrupt	
INTM1	INTM0	Control Mode	Description
0	0	0	Control of interrupts by I bit
	1	_	Setting prohibited
1	0	2	Control of interrupts by I2 to I0 bits and I
	1	_	Setting prohibited

Bit 3—NMI Edge Select (NMIEG): Selects the valid edge of the NMI interrupt input

Bit 3	
NMIEG	Description
0	An interrupt is requested at the falling edge of NMI input
1	An interrupt is requested at the rising edge of NMI input

**Bits 2 and 1—Reserved:** Only 0 should be written to these bits.

**Bit 0—RAM Enable (RAME):** Enables or disables the on-chip RAM. The RAME bi initialized when the reset status is released. It is not initialized in software standby me

Bit	0		

D.1. 0		
RAME	 Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	

RENESAS

Rev. 4.00 Feb 15, 2006 pa

SYSCR2 is initialized to H'00 by a reset and in hardware standby mode.

SYSCR2 can only be accessed in the F-ZTAT version. In other versions, this register of

**Bits 7 to 4—Reserved:** Read-only bits, always read as 0.

written to and will return an undefined value if read.

Bit 3—Flash Memory Control Register Enable (FLSHE): Controls CPU access to the memory control registers (FLMCR1, FLMCR2, EBR1, and EBR2). For details, see sec ROM.

### Bit 3

FLSHE	Description
0	Flash control registers are not selected for addresses H'FFFFC8 to H'FFFF (Ir
1	Flash control registers are selected for addresses H'FFFFC8 to H'FFFFCB

**Bits 2 to 0—Reserved:** Read-only bits, always read as 0.

Rev. 4.00 Feb 15, 2006 page 72 of 900

REJ09B0291-0400

mode switches to 16 bits and port E becomes a data bus.

# 3.3.2 Mode 2\*1 (ZTAT and Mask ROM Versions Only)

The CPU can access a 64-kbyte address space in normal mode. The on-chip ROM is 8-bit bus mode is set. immediately after a reset.

Ports B and C function as input ports immediately after a reset. They can each be set addresses by setting the corresponding bits in the data direction register (DDR) to 1. I functions as a data bus, and part of port F carries bus control signals. However, note that access is designated by the bus controller, the bus mode switches to 16 bits and port E data bus.

The amount of on-chip ROM that can be used is limited to 56 kbytes.

## 3.3.3 Mode 3\*1 (ZTAT and Mask ROM Versions Only)

The CPU can access a 64-kbyte address space in normal mode. The on-chip ROM is external addresses cannot be accessed.

All I/O ports are available for use as input-output ports.

The amount of on-chip ROM that can be used is limited to 56 kbytes.

# 3.3.4 Mode 4\*2

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM

Pins P1<sub>3</sub> to P1<sub>0</sub>, ports A, B, and C function as an address bus, ports D and E function a and part of port F carries bus control signals. Pins P1<sub>3</sub> to P1<sub>0</sub> function as inputs immediates. Each of these pins can be set to output addresses by setting the corresponding by

direction register (DDR) to 1.

Rev. 4.00 Feb 15, 2006 pa REJ0



part of port 1 carries ous control signals. I his 1 1, to 1 1, function as inputs infinediately reset. They can each be set to output addresses by setting the corresponding bits in the direction register (DDR) to 1.

The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. However, note least one area is designated for 16-bit access by the bus controller, the bus mode switch bits and port E becomes a data bus.

#### Mode 6\*1 3.3.6

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM

Pins P1<sub>3</sub> to P1<sub>0</sub>, ports A, B, and C function as input ports immediately after a reset. The be set to output addresses by setting the corresponding bits in the data direction register 1. Port D functions as a data bus, and part of port F carries bus control signals.

The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. However, if an designated as 16-bit access space by the bus controller, 16-bit bus mode is set and port a data bus.

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM

#### Mode 7\*1 3.3.7

but external addresses cannot be accessed.

All I/O ports are available for use as input-output ports.

Notes: 1. Not used on ROMless version.

2. The upper address pins  $(A_{23} \text{ to } A_{20})$  cannot be used as outputs in mode 4 or 5 immediately after a reset. To use the upper address pins  $(A_{33} \text{ to } A_{30})$  as output necessary to first set the corresponding bits in the port 1 data direction regis (P1DDR) to 1.

Rev. 4.00 Feb 15, 2006 page 74 of 900

REJ09B0291-0400



operation is the same as in mode of

### 3.3.10 Mode 11 (F-ZTAT Version Only)

This is a flash memory boot mode. For details, see section 17, ROM.

MCU operation is the same as in mode 7.

### 3.3.11 Modes 12 and 13

Modes 12 and 13 are not supported in the H8S/2345 Group, and must not be set.

# 3.3.12 Mode 14 (F-ZTAT Version Only)

This is a flash memory user program mode. For details, see section 17, ROM.

MCU operation is the same as in mode 6.

## 3.3.13 Mode 15 (F-ZTAT Version Only)

This is a flash memory user program mode. For details, see section 17, ROM.

MCU operation is the same as in mode 7.

P:	I/O	por	t			
T:	Timer I/O					
A:	Address bus output					
D:	Data bus I/O					
C:	Control signals, clock I/O					
Not	tes:	2.	After reset  Not used on F-ZTAT.  Not used on ROMless version.  Applies to F-ZTAT version only.			

woue i

P\*1/T

Ρ

Α

Α

D

С

P\*1/D

P/C\*1

P\*1/C

Widde 2 Widde 3

P\*1/T

Ρ

Р

Ρ

Ρ

Ρ

Ρ

P\*1/C

P\*1/T

P\*1/A

P\*1/A

P\*1/D

P/C\*1

P\*1/C

Ρ

D

С

Widde 4 Widde 3 Widde 14

P\*1/T/A P\*1/A

P\*1/A

P\*1/A

P\*1/D

P/C\*1

P\*1/C

D

С

P\*1/T/A

Α

Α

D

С

P\*1/D

P/C\*1

P\*1/C

P\*1/T/A

Α

Α

Α

D

С

P/D

P/C\*1

P\*1/C

Rev. 4.00 Feb 15, 2006 page 76 of 900

FUIL

Port 1

Port A

Port B

Port C

Port D

Port E

Port F

Legend:

P1, to P1,

PA<sub>3</sub> to PA<sub>0</sub>

PF,


PF<sub>6</sub> to PF<sub>3</sub>

PF, to PF

The address space is divided into eight areas for modes 4 to 6, 10, and 14. For details, 6, Bus Controller.

Note: \* Not available on F-ZTAT version.

Rev. 4.00 Feb 15, 2006 pa REJ09



Not available on F-ZTAT version.

Figure 3.1 Memory Map in Each Operating Mode in the H8S/2345

Rev. 4.00 Feb 15, 2006 page 78 of 900 REJ09B0291-0400





Figure 3.1 Memory Map in Each Operating Mode in the H8S/2345 (co

^-

Rev. 4.00 Feb 15, 2006 pa




2. When the EAE bit in BCRL is set to 1, this area is reserved.

- When the EAE bit is cleared to 0, it is on-chip ROM.
- 3. On-chip RAM is used for flash memory programming. Do not clear the RAME bit to 0 in
- 4. Modes 10 and 11 are provided in the F-ZTAT version only.

Rev. 4.00 Feb 15, 2006 page 80 of 900 REJ09B0291-0400

RENESAS

Figure 3.1 Memory Map in Each Operating Mode in the H8S/2345 (con



When the EAE bit is cleared to 0, it is on-chip ROM.

- 2. When the EAE bit in BCRL is set to 1, this area is reserved.
- When the EAE bit is cleared to 0, it is on-chip ROM. 3. On-chip RAM is used for flash memory programming. Do not clear the RAME bit to 0 4. Modes 14 and 15 are provided in the F-ZTAT version only.

Figure 3.1 Memory Map in Each Operating Mode in the H8S/2345 (co

RENESAS

Rev. 4.00 Feb 15, 2006 pa REJ09

		H'DFFF H'E000		H'DFFF	
		П Е000	External address space		
H'EC00		H'EC00		H'EC00	
	On-chip RAM*		On-chip RAM*		On-chi
				H'FBFF	
H'FC00	External address space	H'FC00	External address space		
H'FE40	Internal I/O registers	H'FE40	Internal I/O registers	H'FE40 H'FF07	Internal I/0
H'FF08	External address space	H'FF08	External address space	пгги	
H'FF28 H'FFFF	Internal I/O registers	H'FF28 H'FFFF	Internal I/O registers	H'FF28 H'FFFF	Internal I/0

Note: \* External addresses can be accessed by clearing the RAME bit in SYSCR to 0.


Figure 3.2 Memory Map in Each Operating Mode in the H8S/2344

On-chip ROM

On-chip

External address

space



When the EAE bit is cleared to 0, it is on-chip ROM.


- 2. When the EAE bit in BCRL is set to 1, this area is external address space.
- When the EAE bit is cleared to 0, it is a reserved area. 3. This area is reserved when the EAE bit in BCRL is set to 1, and on-chip ROM when the I
- bit is cleared to 0. 4. External addresses can be accessed by clearing the RAME bit in SYSCR to 0.

Figure 3.2 Memory Map in Each Operating Mode in the H8S/2344 (co

	External address space		On-chip ROM		On-c
: "=000		H'DFFF H'E000	External address space	H'DFFF	
H'EC00	Reserved area*	H'EC00	Reserved area*		
H'F400	On-chip RAM*	H'F400	On-chip RAM*	H'F400 H'FBFF	On-c
H'FC00	External address space	H'FC00	External address space	_	
H'FE40	Internal I/O registers	H'FE40	Internal I/O registers	H'FE40 Ir	nternal
H'FF08	External address space	H'FF08	External address space	H'FF07 <sup>□</sup>	
H'FF28 H'FFFF	Internal I/O registers	H'FF28 H'FFFF	Internal I/O registers	H'FF28 H'FFFF	nternal

Note: \* External addresses can be accessed by clearing the RAME bit in SYSCR to 0.

Figure 3.3 Memory Map in Each Operating Mode in the H8S/2343



- Notes: 1. When the EAE bit in BCRL is set to 1, this area is external address space. When the EA cleared to 0, it is on-chip ROM.
  - 2. External addresses can be accessed by clearing the RAME bit in SYSCR to 0.

Figure 3.3 Memory Map in Each Operating Mode in the H8S/2343 (co

Rev. 4.00 Feb 15, 2006 pa

REJ09




Figure 3.4 Memory Map in Each Operating Mode in the H8S/2341

On-chip ROM

On-chi


Internal I/C

Internal I/O

Rev. 4.00 Feb 15, 2006 page 86 of 900

REJ09B0291-0400





Notes: 1. When the EAE bit in BCRL is set to 1, this area is external address space. When the EA cleared to 0, it is on-chip ROM.

2. External addresses can be accessed by clearing the RAME bit in SYSCR to 0.

Figure 3.4 Memory Map in Each Operating Mode in the H8S/2341 (co

Rev. 4.00 Feb 15, 2006 pa

On-chi

Internal I/O

Internal I/O

REJ09




Figure 3.5 Memory Map in Each Operating Mode in the H8S/2340 (Modes 1, 4, and 5 Only)

Rev. 4.00 Feb 15, 2006 page 88 of 900 REJ09B0291-0400

Exception handling is prioritized as shown in table 4.1. If two or more exceptions occ simultaneously, they are accepted and processed in order of priority. Trap instruction are accepted at all times, in the program execution state.

Exception handling sources, the stack structure, and the operation of the CPU vary de the interrupt control mode set by the INTM0 and INTM1 bits of SYSCR.

Started by execution of a trap instruction (TF

**Table 4.1 Exception Types and Priority** 

Trap instruction (TRAPA)\*3

Low

Priority	<b>Exception Type</b>	Start of Exception Handling
High	Reset	Starts immediately after a low-to-high transit RES pin, or when the watchdog timer overflow CPU enters the power-on reset state when the high, or the manual reset state when the low.
	Trace*1	Starts when execution of the current instruct exception handling ends, if the trace (T) bit is
	Interrupt	Starts when execution of the current instruct exception handling ends, if an interrupt requ been issued*2

Notes: 1. Traces are enabled only in interrupt control mode 2. Trace exception hand executed after execution of an RTE instruction. 2. Interrupt detection is not performed on completion of ANDC, ORC, XORC,

- instruction execution, or on completion of reset exception handling.
- Trap instruction exception handling requests are accepted at all times in pr execution state.

starts from that address.

For a reset exception, steps 2 and 3 above are carried out.

# 4.1.3 Exception Vector Table

The exception sources are classified as shown in figure 4.1. Different vector addresses assigned to different exception sources.

Table 4.2 lists the exception sources and their vector addresses.




Figure 4.1 Exception Sources

In modes 6 and 7 in the H8S/2345, the on-chip ROM available for use after a power-or 64-kbyte area comprising addresses H'000000 to H'00FFFF. Care is required when sett addresses. In this case, clearing the EAE bit in BCRL enables the 128-kbyte area comp addresses H'000000 to H'01FFFF to be used.

Rev. 4.00 Feb 15, 2006 page 90 of 900

REJ09B0291-0400



		14	H'001C to H'001D	H'0038
		15	H'001E to H'001F	H'003C
External interrupt	IRQ0	16	H'0020 to H'0021	H'0040
	IRQ1	17	H'0022 to H'0023	H'0044
	IRQ2	18	H'0024 to H'0025	H'0048
	IRQ3	19	H'0026 to H'0027	H'004C
	IRQ4	20	H'0028 to H'0029	H'0050
	IRQ5	21	H'002A to H'002B	H'0054
	IRQ6	22	H'002C to H'002D	H'0058
	IRQ7	23	H'002E to H'002F	H'005C
Internal interrupt*2		24 	H'0030 to H'0031	H'0060
		87	H'00AE to H'00AF	H'015C
Notes: 1. Lower 16	bits of the	address.		
<ol><li>For details Vector Ta</li></ol>		l interrupt vec	tors, see section 5.3.3, Interrup	ot Excepti
3. ZTAT, ma	isk ROM, a	nd ROMless	versions only.	

4

5

6

7

8

9

10 11

12

13

Trace

Reserved for system use

Trap instruction (4 sources)

Reserved for system use

NMI

External interrupt

H'0008 to H'0009

H'000A to H'000B

H'000C to H'000D

H'000E to H'000F

H'0010 to H'0011

H'0012 to H'0013

H'0014 to H'0015

H'0016 to H'0017

H'0018 to H'0019

H'001A to H'001B

H'0010 t

H'0014 t

H'0018 t

H'001C

H'0020 t

H'0024 t

H'0028 t

H'002C

H'0030 t

H'0034 t



immediately after a reset, interrupt control mode 0 is set.

Reset exception handling begins when the  $\overline{RES}$  pin changes from low to high.

The level of the NMI pin at reset determines whether the type of reset is a power-on remanual reset.

The H8S/2345 Group can also be reset by overflow of the watchdog timer. For details a 11, Watchdog Timer.

# 4.2.2 Reset Types

A reset can be of either of two types: a power-on reset or a manual reset. Reset types at table 4.3. A power-on reset should be used when powering on.

The internal state of the CPU is initialized by either type of reset. A power-on reset also all the registers in the on-chip supporting modules, while a manual reset initializes all t in the on-chip supporting modules except for the bus controller and I/O ports, which re previous states.

With a manual reset, since the on-chip supporting modules are initialized, ports used as supporting module I/O pins are switched to I/O ports controlled by DDR and DR.

Table 4.3 Reset Types

	Reset Transition Conditions			Internal State
Туре	NMI	RES	CPU	On-Chip Supporting Mo
Power-on reset	High	Low	Initialized	Initialized
Manual reset	Low	Low	Initialized	Initialized, except for bus and I/O ports

A reset caused by the watchdog timer can also be of either of two types: a power-on remanual reset.

Rev. 4.00 Feb 15, 2006 page 92 of 900

REJ09B0291-0400



- 1. The internal state of the CPU and the registers of the on-chip supporting modules initialized, the T bit is cleared to 0 in EXR, and the I bit is set to 1 in EXR and CC
- 2. The reset exception handling vector address is read and transferred to the PC, and execution starts from the address indicated by the PC.

Figures 4.2 and 4.3 show examples of the reset sequence.




Figure 4.2 Reset Sequence (Modes 2 and 3)




Figure 4.3 Reset Sequence (Mode 4)

### 4.2.4 Interrupts after Reset

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, the CCR will not be saved correctly, leading to a program crash. To prevent this, all interruincluding NMI, are disabled immediately after a reset. Since the first instruction of a program crash always executed immediately after the reset state ends, make sure that this instruction is the stack pointer (example: MOV.L #xx:32, SP).

# 4.2.5 State of On-Chip Supporting Modules after Reset Release

After reset release, MSTPCR is initialized to H'3FFF and all modules except the DTC module stop mode. Consequently, on-chip supporting module registers cannot be read to. Register reading and writing is enabled when module stop mode is exited.

Rev. 4.00 Feb 15, 2006 page 94 of 900 REJ09B0291-0400

Trace mode is canceled by clearing the T bit in EXR to 0. It is not affected by interru

Table 4.4 shows the state of CCR and EXR after execution of trace exception handlin

Interrupts are accepted even within the trace exception handling routine.

The T bit saved on the stack retains its value of 1, and when control is returned from t exception handling routine by the RTE instruction, trace mode resumes.

Trace exception handling is not carried out after execution of the RTE instruction.

Table 4.4 Status of CCR and EXR after Trace Exception Handling

Interrupt Control Mode	С	CR	EX	ίR
interrupt Control Mode	I	UI	12 to 10	
0	Trac	dling cannot be us	se	
2	1	_		

Legend:

1: Set to 1

0: Cleared to 0

—: Retains value prior to execution.

NMI is the highest-priority interrupt. Interrupts are controlled by the interrupt controlle interrupt controller has two interrupt control modes and can assign interrupts other than eight priority/mask levels to enable multiplexed interrupt control.

For details of interrupts, see section 5, Interrupt Controller.




Figure 4.4 Interrupt Sources and Number of Interrupts

Rev. 4.00 Feb 15, 2006 page 96 of 900

REJ09B0291-0400



Table 4.5 Status of CCR and EXR after Trap Instruction Exception Handling

Interrupt Control Mode	CC	EXR		
interrupt Control Mode	I	UI	I2 to I0	
0	1	_	_	
2	1	_	_	

Legend:

1: Set to 1


0: Cleared to 0

—: Retains value prior to execution.

RENESAS

Rev. 4.00 Feb 15, 2006 pa

REJ0



(ZTAT, Mask ROM, and ROMless Versions Only)





Figure 4.5 (2) Stack Status after Exception Handling (Advanced Modes

Rev. 4.00 Feb 15, 2006 page 98 of 900 REJ09B0291-0400

, ,

Use the following instructions to restore registers:

Setting SP to an odd value may lead to a malfunction. Figure 4.6 shows an example of happens when the SP value is odd.



Legend: CCR: Condition code register

PC: Program counter R1L: General register R1L

SP: Stack pointer

Note: This diagram illustrates an example in which the interrupt control mode is 0, in adva

Figure 4.6 Operation when SP Value is Odd

Rev. 4.00 Feb 15, 2006 pa

REJ0



Rev. 4.00 Feb 15, 2006 page 100 of 900 REJ09B0291-0400

controller has the following features:

- Two interrupt control modes
  - Any of two interrupt control modes can be set by means of the INTM1 and IN'
    the system control register (SYSCR).
  - Priorities settable with IPR
    - An interrupt priority register (IPR) is provided for setting interrupt priorities. E
      levels can be set for each module for all interrupts except NMI.
    - NMI is assigned the highest priority level of 8, and can be accepted at all times
- Independent vector addresses
  - All interrupt sources are assigned independent vector addresses, making it unn
    the source to be identified in the interrupt handling routine.
- Nine external interrupts
  - NMI is the highest-priority interrupt, and is accepted at all times. Rising edge edge can be selected for NMI.
  - Falling edge, rising edge, or both edge detection, or level sensing, can be selected to IRQ0.
- DTC control
  - DTC activation is performed by means of interrupts.




Figure 5.1 Block Diagram of Interrupt Controller

Rev. 4.00 Feb 15, 2006 page 102 of 900

REJ09B0291-0400



External interrupt requests 7 to 0	IRQ7 to IRQ0 Input	Maskable external interrupts; risin both edges, or level sensing, can l

**Abbreviation** 

**SYSCR** 

R/W

R/W

# 5.1.4 Register Configuration

Name

System control register

Table 5.2 summarizes the registers of the interrupt controller.

**Table 5.2** Interrupt Controller Registers

ISCRH	R/W	H'00	H'F
ISCRL	R/W	H'00	H'F
IER	R/W	H'00	H'F
ISR	R/(W)*2	H'00	H'F
IPRA	R/W	H'77	H'F
IPRB	R/W	H'77	H'F
IPRC	R/W	H'77	H'F
IPRD	R/W	H'77	H'F
IPRE	R/W	H'77	H'F
IPRF	R/W	H'77	H'F
IPRG	R/W	H'77	H'F
IPRH	R/W	H'77	H'F
IPRI	R/W	H'77	H'F
IPRJ	R/W	H'77	H'F
IPRK	R/W	H'77	H'F
	ISCRL IER ISR IPRA IPRB IPRC IPRD IPRE IPRF IPRG IPRH IPRI IPRJ	ISCRL R/W IER R/W ISR R/(W)*2 IPRA R/W IPRB R/W IPRC R/W IPRD R/W IPRE R/W IPRF R/W IPRG R/W IPRH R/W IPRI R/W IPRI R/W IPRI R/W IPRI R/W	ISCRL         R/W         H'00           IER         R/W         H'00           ISR         R/(W)*2         H'00           IPRA         R/W         H'77           IPRB         R/W         H'77           IPRC         R/W         H'77           IPRD         R/W         H'77           IPRE         R/W         H'77           IPRF         R/W         H'77           IPRG         R/W         H'77           IPRH         R/W         H'77           IPRI         R/W         H'77           IPRJ         R/W         H'77

Notes: 1. Lower 16 bits of the address.

2. Can only be written with 0 for flag clearing.



**Initial Value** 

H'01

Ad

H'F

SYSCR is an 8-bit readable/writable register that selects the interrupt control mode, and detected edge for NMI.

Only bits 5 to 3 are described here; for details of the other bits, see section 3.2.2, System Register (SYSCR).

SYSCR is initialized to H'01 by a reset and in hardware standby mode. It is not initialized software standby mode.

Bits 5 and 4—Interrupt Control Mode 1 and 0 (INTM1, INTM0): These bits select interrupt control modes for the interrupt controller.

Bit 5	Bit 4	Interrupt	
INTM1	INTM0	Control Mode	Description
0	0	0	Interrupts are controlled by I bit
	1	_	Setting prohibited
1	0	2	Interrupts are controlled by bits I2 to I0, and IPR
	1	_	Setting prohibited

Bit 3—NMI Edge Select (NMIEG): Selects the input edge for the NMI pin.

## Bit 3

Bit 3	
NMIEG	Description
0	Interrupt request generated at falling edge of NMI input
1	Interrupt request generated at rising edge of NMI input

Rev. 4.00 Feb 15, 2006 page 104 of 900 REJ09B0291-0400

0231-0400

interrupts other than NMI.

The correspondence between IPR settings and interrupt sources is shown in table 5.3.

The IPR registers set a priority (level 7 to 0) for each interrupt source other than NMI

The IPR registers are initialized to H'77 by a reset and in hardware standby mode.

**Bits 7 and 3—Reserved:** Read-only bits, always read as 0.

**Table 5.3 Correspondence between Interrupt Sources and IPR Settings** 

	Bits				
Register	6 to 4	2 to 0			
IPRA	IRQ0	IRQ1			
IPRB	IRQ2 IRQ3	IRQ4 IRQ5			
IPRC	IRQ6 IRQ7	DTC			
IPRD	Watchdog timer	*			
IPRE	_*	A/D converter			
IPRF	TPU channel 0	TPU channel 1			
IPRG	TPU channel 2	TPU channel 3			
IPRH	TPU channel 4	TPU channel 5			
IPRI	8-bit timer channel 0	8-bit timer channel 1			
IPRJ	*	SCI channel 0			

**IPRK** SCI channel 1 Note: Reserved bits. Only 1 should be written to these bits.

Rev. 4.00 Feb 15, 2006 pag

REJ09



the CPU.

#### 5.2.3 IRQ Enable Register (IER)

IER is an 8-bit readable/writable register that controls enabling and disabling of interru IRQ7 to IRQ0.

Bit	:	7	6	5	4	3	2	1
		IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E
Initial va	alue:	0	0	0	0	0	0	0
R/W	:	R/W						

IER is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 to 0—IRQ7 to IRQ0 Enable (IRQ7E to IRQ0E): These bits select whether II IRQ0 are enabled or disabled.

# Bit n

IRQnE	Description	
0	IRQn interrupts disabled	
1	IRQn interrupts enabled	

### **ISCRL**

Bit	:	7	6	5	4	3	2	1
		IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB
Initial valu	e:	0	0	0	0	0	0	0
R/W	:	R/W						

The ISCR registers are 16-bit readable/writable registers that select rising edge, falling both edge detection, or level sensing, for the input at pins  $\overline{IRQ7}$  to  $\overline{IRQ0}$ .

The ISCR registers are initialized to H'0000 by a reset and in hardware standby mode.

**Bits 15 to 0:** IRQ7 Sense Control A and B (IRQ7SCA, IRQ7SCB) to IRQ0 Sense Co B (IRQ0SCA, IRQ0SCB)

Bits	15	to	C
------	----	----	---

IRO7SCR to

IRO7SCA to

IRQ0SCB	IRQ0SCA	Description
0	0	Interrupt request generated at IRQ7 to IRQ0 input lov
	1	Interrupt request generated at falling edge of IRQ7 to
1	0	Interrupt request generated at rising edge of IRQ7 to
	1	Interrupt request generated at both falling and rising $\overline{\text{IRQ7}}$ to $\overline{\text{IRQ0}}$ input

Rev. 4.00 Feb 15, 2006 pag REJ09 ISR is an 8-bit readable/writable register that indicates the status of IRO7 to IRO0 inter requests.

Bits 7 to 0—IRQ7 to IRQ0 flags (IRQ7F to IRQ0F): These bits indicate the status of

ISR is initialized to H'00 by a reset and in hardware standby mode.

# Bit n

### **IRQnF** Description

IRQ0 interrupt requests.

- 0 [Clearing conditions] Cleared by reading IRQnF flag when IRQnF = 1, then writing 0 to IRQnF f
  - When interrupt exception handling is executed when low-level detection is (IRQnSCB = IRQnSCA = 0) and  $\overline{IRQn}$  input is high

(Ir

- When IRQn interrupt exception handling is executed when falling, rising, or edge detection is set (IRQnSCB = 1 or IRQnSCA = 1)
- When the DTC is activated by an IRQn interrupt, and the DISEL bit in MR DTC is cleared to 0 [Setting conditions]
- 1 When IRQn input goes low when low-level detection is set (IRQnSCB = IF
  - 0)
  - When a falling edge occurs in IRQn input when falling edge detection is see (IRQnSCB = 0, IRQnSCA = 1)
  - When a rising edge occurs in IRQn input when rising edge detection is set (IRQnSCB = 1, IRQnSCA = 0)When a falling or rising edge occurs in IRQn input when both-edge detect
  - (IRQnSCB = IRQnSCA = 1)

Rev. 4.00 Feb 15, 2006 page 108 of 900

REJ09B0291-0400

be used to restore the H8S/2345 Group from software standby mode.

regardless of the status of the CPU interrupt mask bits. The NMIEG bit in SYSCR can select whether an interrupt is requested at a rising edge or a falling edge on the NMI p

**NMI Interrupt:** NMI is the highest-priority interrupt, and is always accepted by the

The vector number for NMI interrupt exception handling is 7.

**IRQ7 to IRQ0 Interrupts:** Interrupts IRQ7 to IRQ0 are requested by an input signal  $\overline{IRQ7}$  to  $\overline{IRQ0}$ . Interrupts IRQ7 to IRQ0 have the following features:

- Using ISCR, it is possible to select whether an interrupt is generated by a low leve edge, rising edge, or both edges, at pins IRQ7 to IRQ0.
  - Enabling or disabling of interrupt requests IRQ7 to IRQ0 can be selected with IER
  - The interrupt priority level can be set with IPR.
  - The status of interrupt requests IRQ7 to IRQ0 is indicated in ISR. ISR flags can b 0 by software.

A block diagram of interrupts IRQ7 to IRQ0 is shown in figure 5.2.




Figure 5.2 Block Diagram of Interrupts IRQ7 to IRQ0

Rev. 4.00 Feb 15, 2006 pag REJ09



### Figure 5.3 Timing of Setting IRQnF

The vector numbers for IRQ7 to IRQ0 interrupt exception handling are 23 to 16.

Detection of IRQ7 to IRQ0 interrupts does not depend on whether the relevant pin has input or output. However, when a pin is used as an external interrupt input pin, do not corresponding DDR to 0 and use the pin as an I/O pin for another function.

### 5.3.2 Internal Interrupts

There are 43 sources for internal interrupts from on-chip supporting modules.

- For each on-chip supporting module there are flags that indicate the interrupt reque
  and enable bits that select enabling or disabling of these interrupts. If both of these
  for a particular interrupt source, an interrupt request is issued to the interrupt control
- The interrupt priority level can be set by means of IPR.
- The DTC can be activated by a TPU, 8-bit timer, SCI, or other interrupt request. W
   DTC is activated by an interrupt, the interrupt control mode and interrupt mask bits affected.

# 5.3.3 Interrupt Exception Handling Vector Table

Table 5.4 shows interrupt exception handling sources, vector addresses, and interrupt p For default priorities, the lower the vector number, the higher the priority.

Priorities among modules can be set by means of the IPR. The situation when two or modules are set to the same priority, and priorities within a module, are fixed as shown table 5.4.

Rev. 4.00 Feb 15, 2006 page 110 of 900

REJ09B0291-0400



ADI (A/D conversion end)	A/D	28	H'0038
Reserved	_	29	H'003A
		30	H'003C
		31	H'003E
TGI0A (TGR0A input	TPU	32	H'0040
capture/compare match)	channel 0		
TGI0B (TGR0B input		33	H'0042
capture/compare match)			
TGI0C (TGR0C input		34	H'0044
capture/compare match)			
TGI0D (TGR0D input		35	H'0046
capture/compare match)			
TCI0V (overflow 0)		36	H'0048
Reserved	_	37	H'004A
		38	H'004C
		39	H'004E

IRQ3

IRQ4

IRQ5

IRQ6

IRQ7

Reserved

SWDTEND (software

activation interrupt end)
WOVI (interval timer)



19

20

21

22

23

24

25

26

27

DTC

timer

Watchdog

H'0026

H'0028

H'002A

H'002C

H'002E

H'0030

H'0032

H'0034

H'0036

H'004C

H'0050

H'0054

H'0058

H'005C

H'0060

H'0064

H'0068

H'006C

H'0070

H'0074

H'0078

H'007C

H'0080

H'0084

H'0088

H'008C

H'0090

H'0094

H'0098

H'009C

Rev. 4.00 Feb 15, 2006 pag

IPRB2 to

IPRC6 to

IPRC2 to

IPRD6 to

IPRE2 to

IPRF6 to

REJ09

capture/compare match)		.0	
TGI3C (TGR3C input capture/compare match)		50	H'0064
TGI3D (TGR3D input capture/compare match)		51	H'0066
TCI3V (overflow 1)		52	H'0068
Reserved	_	53 54 55	H'006A H'006C H'006E
TGI4A (TGR4A input capture/compare match)	TPU channel 4	56	H'0070
TGI4B (TGR4B input capture/compare match)		57	H'0072
TCI4V (overflow 4)		58	H'0074
TCI4U (underflow 4)		59	H'0076
TGI5A (TGR5A input capture/compare match)	TPU channel 5	60	H'0078
TGI5B (TGR5B input capture/compare match)		61	H'007A
TCI5V (overflow 5)		62	H'007C
TCI5U (underflow 5)		63	H'007E

TPU

TPU

channel 3

channel 2

44

45

46

47

48

49

H'0058

H'005A

H'005C

H'005E

H'0060

H'0062

H'00B0

H'00B4

H'00B8

H'00BC

H'00C0

H'00C4

H'00C8

H'00CC

H'00D0 H'00D4 H'00D8 H'00DC H'00E0

H'00E4

H'00E8 H'00EC

H'00F0

H'00F4

H'00F8 H'00FC IPRG6 to 4

IPRG2 to 0

IPRH6 to 4

IPRH2 to 0

TGI2A (TGR2A input

TGI2B (TGR2B input

TCI2U (underflow 2)

TGI3A (TGR3A input

capture/compare match) TGI3B (TGR3B input

capture/compare match)

capture/compare match) TCI2V (overflow 2)

Rev. 4.00 Feb 15, 2006 page 112 of 900 REJ09B0291-0400

TXI0 (transmit data empty 0)		82	H'00A4		
TEI0 (transmission end 0)		83	H'00A6		
ERI1 (receive error 1)	SCI	84	H'00A8		
RXI1 (reception completed 1)	channel 1	85	H'00AA		
TXI1 (transmit data empty 1)		86	H'00AC		
TEI1 (transmission end 1)		87	H'00AE		
Notes: 1. Lower 16 bits of	the start ad	dress.			
2. ZTAT, mask RC	M, and ROM	/lless vers	sions only.		

SCI

channel 0

channel 1

69

70

71

72

73

74

75

76

77

78

79

80

81

H'008A

H'008C

H'008E

H'0090

H'0092

H'0094

H'0096

H'0098

H'009A

H'009C

H'009E

H'00A0

H'00A2

H'0114

H'0118

H'011C

H'0120

H'0124

H'0128

H'012C

H'0130

H'0134

H'0138

H'013C

H'0140

H'0144

H'0148

H'014C

H'0150

H'0154

H'0158

H'015C

IPRJ2 to

IPRK6 to

CMIB1 (compare match B1)

OVI1 (overflow 1)

ERI0 (receive error 0)

RXI0 (reception completed 0)

Reserved



Rev. 4.00 Feb 15, 2006 pag

REJ09

each interrupt. Clearing an enable bit to 0 disables the corresponding interrupt request. sources for which the enable bits are set to 1 are controlled by the interrupt controller.

Table 5.5 shows the interrupt control modes.

The interrupt controller performs interrupt control according to the interrupt control mo the INTM1 and INTM0 bits in SYSCR, the priorities set in IPR, and the masking state by the I and UI bits in the CPU's CCR, and bits I2 to I0 in EXR.

**Table 5.5 Interrupt Control Modes** 

Interrupt	SYSCR		Priority Setting	Interrupt		
Control Mode	INTM1	INTM0	Registers	Mask Bits	Description	
0	0	0	_	I	Interrupt mask con performed by the I	
_	_	1	_	_	Setting prohibited	
2	1	0	IPR	I2 to I0	8-level interrupt mais performed by bit 8 priority levels can with IPR.	
_	=	1	_	_	Setting prohibited	




Figure 5.4 Block Diagram of Interrupt Control Operation

# (1) Interrupt Acceptance Control

In interrupt control mode 0, interrupt acceptance is controlled by the I bit in CCR.

Table 5.6 shows the interrupts selected in each interrupt control mode.

**Table 5.6** Interrupts Selected in Each Interrupt Control Mode (1)

	Interrupt Mask Bits	Selected Interrupts	
Interrupt Control Mode	Ī		
0	0	All interrupts	
	1	NMI interrupts	
2	*	All interrupts	
7			

Legend:

\*: Don't care

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ09

Interrupt Control Mode	Selected Interrupts
0	All interrupts
2	Highest-priority-level (IPR) interrupt whose priority level is than the mask level (IPR > I2 to I0).

# (3) Default Priority Determination

When an interrupt is selected by 8-level control, its priority is determined and a vector generated.

If the same value is set for IPR, acceptance of multiple interrupts is enabled, and so only

interrupt source with the highest priority according to the preset default priorities is sele has a vector number generated.

Interrupt sources with a lower priority than the accepted interrupt source are held pendi

Table 5.8 shows operations and control signal functions in each interrupt control mode

Rev. 4.00 Feb 15, 2006 page 116 of 900 REJ09B0291-0400

X : No operation. (All interrupts enabled)

IM : Used as interrupt mask bit

PR: Sets priority.

— : Not used.

Note: 1. Set to 1 when interrupt is accepted.

2. Keep the initial setting.

## 5.4.2 Interrupt Control Mode 0

Enabling and disabling of IRQ interrupts and on-chip supporting module interrupts cameans of the I bit in the CPU's CCR. Interrupts are enabled when the I bit is cleared to disabled when set to 1.

Figure 5.5 shows a flowchart of the interrupt acceptance operation in this case.

- [1] If an interrupt source occurs when the corresponding interrupt enable bit is set to 1 interrupt request is sent to the interrupt controller.
  - [2] The I bit is then referenced. If the I bit is cleared to 0, the interrupt request is accept bit is set to 1, only an NMI interrupt is accepted, and other interrupt requests are h
  - [3] Interrupt requests are sent to the interrupt controller, the highest-ranked interrupt a the priority system is accepted, and other interrupt requests are held pending.
  - [4] When an interrupt request is accepted, interrupt exception handling starts after execurrent instruction has been completed.
  - [5] The PC and CCR are saved to the stack area by interrupt exception handling. The the stack shows the address of the first instruction to be executed after returning fr interrupt handling routine.
  - [6] Next, the I bit in CCR is set to 1. This masks all interrupts except NMI.

Rev. 4.00 Feb 15, 2006 pag REJ09






Figure 5.5 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0

Rev. 4.00 Feb 15, 2006 page 118 of 900

REJ09B0291-0400

- [2] When interrupt requests are sent to the interrupt controller, the interrupt with the h priority according to the interrupt priority levels set in IPR is selected, and lower-priority requests are held pending. If a number of interrupt requests with the same generated at the same time, the interrupt request with the highest priority according
- [3] Next, the priority of the selected interrupt request is compared with the interrupt m in EXR. An interrupt request with a priority no higher than the mask level set at the held pending, and only an interrupt request with a priority higher than the interrupt

priority system shown in table 5.4 is selected.

is accepted.

- [4] When an interrupt request is accepted, interrupt exception handling starts after execurrent instruction has been completed.
- saved on the stack shows the address of the first instruction to be executed after re the interrupt handling routine.

[5] The PC, CCR, and EXR are saved to the stack area by interrupt exception handling

[6] The T bit in EXR is cleared to 0. The interrupt mask level is rewritten with the printer accepted interrupt.

If the accepted interrupt is NMI, the interrupt mask level is set to H'7.

[7] A vector address is generated for the accepted interrupt, and execution of the interhandling routine starts at the address indicated by the contents of that vector addre





Figure 5.6 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 2

Rev. 4.00 Feb 15, 2006 page 120 of 900



Rev. 4.00 Feb 15, 2006 pag REJ09

RENESAS



Interrupt handling routine start

(13)

Instruction prefetch address (Not executed.)

SP-2

address contents)

Figure 5.7 **Interrupt Exception Handling** 

Rev. 4.00 Feb 15, 2006 page 122 of 900 REJ09B0291-0400



Table 5.9 **Interrupt Response Times** 

		Norma	Advance	
No.	Execution Status	INTM1 = 0	INTM1 = 1	INTM1 = 0
1	Interrupt priority determination*1	3	3	3
2	Number of wait states until executing instruction ends*2	1 to 19+2⋅S <sub>i</sub>	1 to 19+2⋅S <sub>ı</sub>	1 to 19+2·S <sub>,</sub>
3	PC, CCR, EXR stack save	2-S <sub>K</sub>	3.S <sub>K</sub>	2-S <sub>K</sub>
4	Vector fetch	S <sub>i</sub>	S <sub>i</sub>	2·S <sub>1</sub>
5	Instruction fetch*3	2·S <sub>1</sub>	2·S <sub>1</sub>	2·S <sub>1</sub>
6	Internal processing*4	2	2	2
Total	(using on-chip memory)	11 to 31	12 to 32	12 to 32

Notes: 1. Two states in case of internal interrupt.

- 2. Refers to MULXS and DIVXS instructions.
- 3. Prefetch after interrupt acceptance and interrupt handling routine prefetch.
- 4. Internal processing after interrupt acceptance and internal processing after
- 5. ZTAT, mask ROM, and ROMless versions only.



Branch address read	S
Stack manipulation	S <sub>K</sub>

Legend:

m: Number of wait states in an external device access.

## 5.5 Usage Notes

## 5.5.1 Contention between Interrupt Generation and Disabling

When an interrupt enable bit is cleared to 0 to disable interrupts, the disabling becomes after execution of the instruction.

In other words, when an interrupt enable bit is cleared to 0 by an instruction such as BO MOV, if an interrupt is generated during execution of the instruction, the interrupt cond still be enabled on completion of the instruction, and so interrupt exception handling for interrupt will be executed on completion of the instruction. However, if there is an interrupt of higher priority than that interrupt, interrupt exception handling will be executed higher-priority interrupt, and the lower-priority interrupt will be ignored.

The same also applies when an interrupt source flag is cleared.

Figure 5.8 shows and example in which the CMIEA bit in 8-bit timer TCR is cleared to






Figure 5.8 Contention between Interrupt Generation and Disabling

The above contention will not occur if an enable bit or interrupt source flag is cleared the interrupt is masked.

## **5.5.2** Instructions that Disable Interrupts

Instructions that disable interrupts are LDC, ANDC, ORC, and XORC. After any of the instructions is executed, all interrupts including NMI are disabled and the next instructions always executed. When the I bit is set by one of these instructions, the new value becomes two states after execution of the instruction ends.

## 5.5.3 Times when Interrupts Are Disabled

There are times when interrupt acceptance is disabled by the interrupt controller.

The interrupt controller disables interrupt acceptance for a 3-state period after the CPU updated the mask level with an LDC, ANDC, ORC, or XORC instruction.

Rev. 4.00 Feb 15, 2006 pag REJ09



case is the address of the next instruction.

Therefore, if an interrupt is generated during execution of an EEPMOV.W instruction, following coding should be used.

L1: EEPMOV.W

MOV.W R4,R4

BNE L1

## 5.6 DTC Activation by Interrupt

## 5.6.1 Overview

The DTC can be activated by an interrupt. In this case, the following options are availa

- Interrupt request to CPU
- Activation request to DTC
- Selection of a number of the above

For details of interrupt requests that can be used with to activate the DTC, see section 7 Transfer Controller.

Rev. 4.00 Feb 15, 2006 page 126 of 900






Figure 5.9 Interrupt Control for DTC and DMAC

## 5.6.3 Operation

The interrupt controller has three main functions in DTC control.

## (1) Selection of Interrupt Source

Interrupt sources can be specified as DTC activation requests or CPU interrupt reques of the DTCE bit of DTCEA to DTCEE in the DTC.

After a DTC data transfer, the DTCE bit can be cleared to 0 and an interrupt request s CPU in accordance with the specification of the DISEL bit of MRB in the DTC.

When the DTC has performed the specified number of data transfers and the transfer of is zero, the DTCE bit is cleared to 0 and an interrupt request is sent to the CPU after the transfer.

Rev. 4.00 Feb 15, 2006 pag REJ09



data transfer is performed first, followed by CPU interrupt exception handling.

If the same interrupt is selected as a DTC activation source or CPU interrupt source, or performed for them independently according to their respective operating statuses and mastership priorities.

Table 5.11 summarizes interrupt source selection and interrupt source clearance contro to the settings of the DTCE bit of DTCEA to DTCEE in the DTC and the DISEL bit of the DTC.

**Table 5.11 Interrupt Source Selection and Clearing Control** 

	Settings		
DTC		Interrupt Sou	rce Selection/Clearing (
DTCE	DISEL	DTC	CPU
0	*	Χ	Δ
1	0	Δ	X
	1	0	Δ

#### Legend:

 $\Delta$ : The relevant interrupt is used. Interrupt source clearing is performed.

(The CPU should clear the source flag in the interrupt handling routine.)

O: The relevant interrupt is used. The interrupt source is not cleared.

X: The relevant bit cannot be used.

\* : Don't care

#### (4) Notes on Use

SCI and A/D converter interrupt sources are cleared when the DTC reads or writes to the prescribed register, and are not dependent upon the DISEL bit.

Rev. 4.00 Feb 15, 2006 page 128 of 900



The bus controller also has a bus arbitration function, and controls the operation of the masters: the CPU and data transfer controller (DTC).

#### 6.1.1 **Features**

The features of the bus controller are listed below.

- Manages external address space in area units
  - In advanced mode, manages the external space as 8 areas of 2-Mbytes
  - In normal mode\*, manages the external space as a single area
  - Bus specifications can be set independently for each area
- Basic bus interface
  - Chip select ( $\overline{CS0}$  to  $\overline{CS3}$ ) can be output for areas 0 to 3
  - 8-bit access or 16-bit access can be selected for each area
  - 2-state access or 3-state access can be selected for each area
  - Program wait states can be inserted for each area
- Burst ROM interface
  - Burst ROM interface can be set for area 0
  - Choice of 1- or 2-state burst access
- Idle cycle insertion
  - An idle cycle can be inserted in case of an external read cycle between different
  - An idle cycle can be inserted in case of an external write cycle immediately after external read cycle
- Bus arbitration function
  - Includes a bus arbiter that arbitrates bus mastership among the CPU and DTC
- Other features
  - External bus release function

Note: \* ZTAT, mask ROM, and ROMless versions only.

Rev. 4.00 Feb 15, 2006 pag






Figure 6.1 Block Diagram of Bus Controller

Rev. 4.00 Feb 15, 2006 page 130 of 900

REJ09B0291-0400

RENESAS

Low write	LWR	Output	Strobe signal indicating that external space is written, and lower half ( $D_7$ to $D_0$ ) of data bus is
Chip select 0 to 3	CS0 to	Output	Strobe signal indicating that areas 0 to 3 are s
Wait	WAIT	Input	Wait request signal when accessing external access space.
Bus request	BREQ	Input	Request signal that releases bus to external of
Bus request acknowledge	BACK	Output	Acknowledge signal indicating that bus has be released.
6.1.4 Regis	ter Configu	ıration	

Output

Output

 $\overline{\mathsf{RD}}$ 

**HWR** 

Read

Name

High write

Table 6.2 summarizes the registers of the bus controller.

**Table 6.2 Bus Controller Registers** 

Hamo	Abbieviation	,	110001	110001
Bus width control register	ABWCR	R/W	H'FF/H'00*2	Retained
Access state control register	ASTCR	R/W	H'FF	Retained
Wait control register H	WCRH	R/W	H'FF	Retained
Wait control register L	WCRL	R/W	H'FF	Retained
Bus control register H	BCRH	R/W	H'D0	Retained

**Abbreviation** 

Notes: 1. Lower 16 bits of the address.

Bus control register L

**BCRL** 

2. Determined by the MCU operating mode.

R/W

R/W

H'3C

Strobe signal indicating that external space is

Strobe signal indicating that external space is

written, and upper half (D<sub>15</sub> to D<sub>8</sub>) of data bus

Rev. 4.00 Feb 15, 2006 pag

**Initial Value** 

Manual

Retained

Reset

Power-On

Reset

RENESAS

RW	:	R/W						
Mode 4								
Initial value	:	0	0	0	0	0	0	0
RW	:	R/W						

ABWCR sets the data bus width for the external memory space. The bus width for onmemory and internal I/O registers is fixed regardless of the settings in ABWCR.

ABWCR is an 8-bit readable/writable register that designates each area for either 8-bit

In normal mode\*, the settings of bits ABW7 to ABW1 have no effect on operation.

After a power-on reset and in hardware standby mode, ABWCR is initialized to H'FF i 2, 3\*, and 5, 6, 7, and to H'00 in mode 4. It is not initialized by a manual reset or in so standby mode.

Bits 7 to 0—Area 7 to 0 Bus Width Control (ABW7 to ABW0): These bits select wh corresponding area is to be designated for 8-bit access or 16-bit access. In normal mode

part of area 0 is enabled, and the ABW0 bit selects whether external space is to be desi-8-bit access or 16-bit access.

ZTAT, mask ROM, and ROMless versions only. Note:

## Bit n

16-bit access.

ABWn	Description
0	Area n is designated for 16-bit access
1	Area n is designated for 8-bit access

Rev. 4.00 Feb 15, 2006 page 132 of 900 REJ09B0291-0400

RENESAS

space or a 3-state access space.

ASTCR sets the number of access states for the external memory space. The number of states for on-chip memory and internal I/O registers is fixed regardless of the settings

In normal mode\*, the settings of bits AST7 to AST1 have no effect on operation.

ASTCR is initialized to HFF by a power-on reset and in hardware standby mode. It is initialized by a manual reset or in software standby mode.

Bits 7 to 0—Area 7 to 0 Access State Control (AST7 to AST0): These bits select we corresponding area is to be designated as a 2-state access space or a 3-state access space normal mode\*, only part of area 0 is enabled, and the AST0 bit selects whether extern to be designated for 2-state access or 3-state access.

Wait state insertion is enabled or disabled at the same time.

Note: \* ZTAT, mask ROM, and ROMless versions only.

#### Bit n

ASTn	Description
0	Area n is designated for 2-state access Wait state insertion in area n external space is disabled
1	Area n is designated for 3-state access Wait state insertion in area n external space is enabled

Program waits are not inserted in the case of on-chip memory or internal I/O registers.

WCRH and WCRL are initialized to H'FF by a power-on reset and in hardware standby. They are not initialized by a manual reset or in software standby mode.

Note: \* ZTAT, mask ROM, and ROMless versions only.

## (1) WCRH

Bit 7

Bit 6

Bit :	7	6	5	4	3	2	1
	W71	W70	W61	W60	W51	W50	W41
Initial value :	1	1	1	1	1	1	1
R/W :	R/W						

**Bits 7 and 6—Area 7 Wait Control 1 and 0 (W71, W70):** These bits select the numb program wait states when area 7 in external space is accessed while the AST7 bit in Act to 1.

W71	W70	Description
0	0	Program wait not inserted when external space area 7 is acce
	1	1 program wait state inserted when external space area 7 is a
1	0	2 program wait states inserted when external space area 7 is
	1	3 program wait states inserted when external space area 7 is

Rev. 4.00 Feb 15, 2006 page 134 of 900

REJ09B0291-0400



(

1	0	2 program wait states inserted when external space area 6
	1	3 program wait states inserted when external space area 6

**Bits 3 and 2—Area 5 Wait Control 1 and 0 (W51, W50):** These bits select the num program wait states when area 5 in external space is accessed while the AST5 bit in A to 1.

Bit 3

Bit 2

W51	W50	 Description
0	0	Program wait not inserted when external space area 5 is acce
	1	1 program wait state inserted when external space area 5 is a
1	0	2 program wait states inserted when external space area 5 is
	1	3 program wait states inserted when external space area 5 is

Bits 1 and 0—Area 4 Wait Control 1 and 0 (W41, W40): These bits select the num program wait states when area 4 in external space is accessed while the AST4 bit in A to 1.

Bit 1	Bit 0	
W41	W40	Description
0	0	Program wait not inserted when external space area 4 is acce
	1	1 program wait state inserted when external space area 4 is a
1	0	2 program wait states inserted when external space area 4 is
	1	3 program wait states inserted when external space area 4 is

is is program wait states when area 3 in external space is accessed while the AST3 bit in A to 1.

W31	W30	Description
0	0	Program wait not inserted when external space area 3 is access
	1	1 program wait state inserted when external space area 3 is a
1	0	2 program wait states inserted when external space area 3 is a
	1	3 program wait states inserted when external space area 3 is a

Bits 5 and 4—Area 2 Wait Control 1 and 0 (W21, W20): These bits select the numb program wait states when area 2 in external space is accessed while the AST2 bit in A to 1.

W21	W20	Description
0	0	Program wait not inserted when external space area 2 is access
	1	1 program wait state inserted when external space area 2 is a
1	0	2 program wait states inserted when external space area 2 is a
	1	3 program wait states inserted when external space area 2 is a

Bit 7

Bit 5

Bit 6

Bit 4



1	0	2 program wait states inserted when external space area 1 is
	1	3 program wait states inserted when external space area 1 is

**Bits 1 and 0—Area 0 Wait Control 1 and 0 (W01, W00):** These bits select the num program wait states when area 0 in external space is accessed while the AST0 bit in A to 1.

W01	W00	Description
0	0	Program wait not inserted when external space area 0 is acce
	1	1 program wait state inserted when external space area 0 is a
1	0	2 program wait states inserted when external space area 0 is
	1	3 program wait states inserted when external space area 0 is

## 6.2.4 Bus Control Register H (BCRH)

Bit 0

Bit 1

Bit	:	7	6	5	4	3	2	1
		ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	_	_
Initial va	alue :	1	1	0	1	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

BCRH is an 8-bit readable/writable register that selects enabling or disabling of idle c insertion, and the memory interface for areas 2 to 5 and area 0.

BCRH is initialized to H'D0 by a power-on reset and in hardware standby mode. It is initialized by a manual reset or in software standby mode.

RENESAS

Bit 6—Idle Cycle Insert 0 (ICIS0): Selects whether or not one idle cycle state is to be between bus cycles when successive external read and external write cycles are perform

### Bit 6

ICIS0	Description
0	Idle cycle not inserted in case of successive external read and external v
1	Idle cycle inserted in case of successive external read and external write

Bit 5—Burst ROM Enable (BRSTRM): Selects whether area 0 is used as a burst RO

interface. In normal mode  $^{\ast}$ , the selection can be made from the entire external space.

Burst ROM interface and PSRAM burst operation cannot be set at the same time.

Note: \* ZTAT, mask ROM, and ROMless versions only.

## Bit 5

BRSTRM	Description	
0	Area 0 is basic bus interface	
1	Area 0 is burst ROM interface	

Bit 4—Burst Cycle Select 1 (BRSTS1): Selects the number of burst cycles for the bur interface.

#### Bit 4

BRSTS1	Description
0	Burst cycle comprises 1 state
1	Burst cycle comprises 2 states

Rev. 4.00 Feb 15, 2006 page 138 of 900



Bits 2 to 0—Reserved: Only 0 should be written to these bits.

### 6.2.5 Bus Control Register L (BCRL)

Bit :	7	6	5	4	3	2	1
	BRLE	_	EAE	_	_	_	_
Initial value:	0	0	1	1	1	1	0
R/W ·	R/W	R/W	R/W	R/W	R/W	R/W	R/W

BCRL is an 8-bit readable/writable register that performs selection of the external bus state protocol, and enabling or disabling of WAIT pin input.

BCRL is initialized to H'3C by a power-on reset and in hardware standby mode. It is rinitialized by a manual reset or in software standby mode.

Bit 7—Bus Release Enable (BRLE): Enables or disables external bus release.

## Bit 7

DIL 1	
BRLE	Description
0	External bus release is disabled. BREQ and BACK can be used as I/O po
1	External bus release is enabled.

Bit 5—External Address Enable (EAE): Selects whether addresses H'010000 to H'0

Bit 6—Reserved: Only 0 should be written to this bit.

to be internal addresses or external addresses.

This setting is invalid in normal mode\*.

Note: \* ZTAT, mask ROM, and ROMless versions only.

Rev. 4.00 Feb 15, 2006 pag

r, 2000 pag REJ09



		or a reserved area* (single-chip mode)
Note:	*	Reserved areas should not be accessed.

Bits 4 to 2—Reserved: Only 1 should be written to these bits.

Bit 1—Reserved: Only 0 should be written to this bit.

Bit 0—WAIT Pin Enable (WAITE): Selects enabling or disabling of wait input by the pin.

(

## Bit 0

WAITE	Description
0	Wait input by WAIT pin disabled. WAIT pin can be used as I/O port.
1	Wait input by WAIT pin enabled

## 6.3 Bus Control

## **6.3.1** Area Divisions

In advanced mode, the bus controller partitions the 16-Mbyte address space into eight a 7, in 2-Mbyte units, and performs bus control for external space in area units. In norma controls a 64-kbyte address space comprising part of area 0. Figure 6.2 shows an outlin memory map.

Chip select signals ( $\overline{\text{CS0}}$  to  $\overline{\text{CS3}}$ ) can be output for areas 0 to 3.

Note: \* ZTAT, mask ROM, and ROMless versions only.

Rev. 4.00 Feb 15, 2006 page 140 of 900






Figure 6.2 Overview of Area Partitioning

Rev. 4.00 Feb 15, 2006 pag

8-bit bus is selected functions as an 8-bit access space, and an area for which a 16-bit b selected functions as a16-bit access space.

If all areas are designated for 8-bit access, 8-bit bus mode is set; if any area is designated access, 16-bit bus mode is set. When the burst ROM interface is designated, 16-bit bus always set.

(2) Number of Access States: Two or three access states can be selected with ASTCR for which 2-state access is selected functions as a 2-state access space, and an area for state access is selected functions as a 3-state access space.

With the burst ROM interface, the number of access states may be determined without ASTCR.

When 2-state access space is designated, wait insertion is disabled.

(3) Number of Program Wait States: When 3-state access space is designated by AS number of program wait states to be inserted automatically is selected with WCRH and From 0 to 3 program wait states can be selected.

Table 6.3 shows the bus specifications for each basic bus interface area.

Rev. 4.00 Feb 15, 2006 page 142 of 900



		1	0			2
			1			3
1	0	_	_	8	2	0
	1	0	0	<del></del>	3	0
			1			1
		1	0	<del></del>		2
			1			3

## **6.3.3** Memory Interfaces

connection of ROM, SRAM, and so on, and a burst ROM interface (for area 0 only) the direct connection of burst ROM.

The H8S/2345 Group memory interfaces comprise a basic bus interface that allows di

An area for which the basic bus interface is designated functions as normal space, and which the burst ROM interface is designated functions as burst ROM space.


#### 6.3.4 Advanced Mode

The initial state of each area is basic bus interface, 3-state access space. The initial bu selected according to the operating mode. The bus specifications described here cover only, and the sections on each memory interface (6.4, Basic Bus Interface and 6.5, Bu Interface) should be referred to for further details.

**Area 0:** Area 0 includes on-chip ROM, and in ROM-disabled expansion mode, all of external space. In ROM-enabled expansion mode, the space excluding on-chip ROM space.

When area 0 external space is accessed, the  $\overline{CSO}$  signal can be output.

Either basic bus interface or burst ROM interface can be selected for area 0.





RAM is enabled when the RAME bit in the system control register (SYSCR) is set to 1 RAME bit is cleared to 0, the on-chip RAM is disabled and the corresponding space be external space.

Only the basic bus interface can be used for the area 7 memory interface.

# 6.3.5 Areas in Normal Mode (ZTAT, Mask ROM, and ROMless Versions Onl

In normal mode, a 64-kbyte address space comprising part of area 0 is controlled. Area

partitioning is not performed in normal mode. In ROM-disabled expansion mode, the sexcluding the on-chip RAM and internal I/O registers is external space. In ROM-enable expansion mode the space excluding the on-chip ROM, on-chip RAM, and internal I/O external space. The on-chip RAM is enabled when the RAME bit in the system control (SYSCR) is set to 1; when the RAME bit is cleared to 0, the on-chip RAM is disabled a corresponding space becomes external space.

When external space is accessed, the  $\overline{CSO}$  signal can be output.

The basic bus interface or burst ROM interface can be selected.

Rev. 4.00 Feb 15, 2006 page 144 of 900



for the port corresponding to the particular  $\overline{CSn}$  pin.

In ROM-disabled expansion mode, the CSO pin is placed in the output state after a po Pins  $\overline{CS1}$  to  $\overline{CS3}$  are placed in the input state after a power-on reset, and so the corresponding to  $\overline{CS3}$  are placed in the input state after a power-on reset, and so the corresponding to  $\overline{CS3}$  are placed in the input state after a power-on reset, and so the corresponding to  $\overline{CS3}$  are placed in the input state after a power-on reset, and so the corresponding to  $\overline{CS3}$  are placed in the input state after a power-on reset, and so the corresponding to  $\overline{CS3}$  are placed in the input state after a power-on reset, and so the corresponding to  $\overline{CS3}$  are placed in the input state after a power-on reset, and so the corresponding to  $\overline{CS3}$  are placed in the input state after a power-on reset, and so the corresponding to  $\overline{CS3}$  are placed in the input state after a power-on reset, and so the corresponding to  $\overline{CS3}$  are placed in the input state after a power-on reset, and  $\overline{CS3}$  are placed in the input state after a power-on reset.

DDR should be set to 1 when outputting signals  $\overline{CS1}$  to  $\overline{CS3}$ .

In ROM-enabled expansion mode, pins  $\overline{CSO}$  to  $\overline{CSO}$  are all placed in the input state af on reset, and so the corresponding DDR should be set to 1 when outputting signals  $\overline{CS}$ 

For details, see section 8, I/O Ports.

ZTAT, mask ROM, and ROMless versions only. Note:




Figure 6.3  $\overline{CSn}$  Signal Output Timing (n = 0 to 3)

### 6.4.2 Data Size and Data Alignment

controller has a data alignment function, and when accessing external space, controls we upper data bus ( $D_{15}$  to  $D_{8}$ ) or lower data bus ( $D_{7}$  to  $D_{0}$ ) is used according to the bus spec for the area being accessed (8-bit access space or 16-bit access space) and the data size

Data sizes for the CPU and other internal bus masters are byte, word, and longword. The

**8-Bit Access Space:** Figure 6.4 illustrates data alignment control for the 8-bit access space, the upper data bus ( $D_{15}$  to  $D_{8}$ ) is always used for accesses. The addata that can be accessed at one time is one byte; a word transfer instruction is perform byte accesses, and a longword transfer instruction, as four byte accesses.




Figure 6.4 Access Sizes and Data Alignment Control (8-Bit Access Spac

Rev. 4.00 Feb 15, 2006 page 146 of 900

REJ09B0291-0400

RENESAS

		Upper data bus <sub>L</sub> D <sub>15</sub>	Lower data bu $D_{8 }D_{7}$
Byte size Byte size	<ul><li>Even address</li><li>Odd address</li></ul>		
Word size			
Longword size	1st bus cycle 2nd bus cycle		

Figure 6.5 Access Sizes and Data Alignment Control (16-Bit Access Spa

Rev. 4.00 Feb 15, 2006 pag REJ09

Table 6.4 Data Buses Used and Valid Strobes

Area	Access Size	Read/ Write	Address	Valid Strobe	Upper Data Bus (D <sub>15</sub> to D <sub>8</sub> )	Lowe (D <sub>7</sub> to
8-bit access	Byte	Read	_	RD	Valid	Invalid
space		Write	_	HWR		Hi-Z
16-bit access	Byte	Read	Even	RD	Valid	Invalid
space			Odd		Invalid	Valid
		Write	Even	HWR	Valid	Hi-Z
			Odd	LWR	Hi-Z	Valid
	Word	Read	_	RD	Valid	Valid
		Write	_	HWR, LWR	Valid	Valid

Notes: Hi-Z: High impedance.

Invalid: Input state; input value is ignored.

Rev. 4.00 Feb 15, 2006 page 148 of 900






Figure 6.6 Bus Timing for 8-Bit 2-State Access Space

RENESAS

Rev. 4.00 Feb 15, 2006 pag

REJO




Figure 6.7 Bus Timing for 8-Bit 3-State Access Space

Rev. 4.00 Feb 15, 2006 page 150 of 900

REJ09B0291-0400

RENESAS




Figure 6.8 Bus Timing for 16-Bit 2-State Access Space (1) (Even Address Byte

Rev. 4.00 Feb 15, 2006 pag




Figure 6.9 Bus Timing for 16-Bit 2-State Access Space (2) (Odd Address Byte




Figure 6.10 Bus Timing for 16-Bit 2-State Access Space (3) (Word Acc

Rev. 4.00 Feb 15, 2006 pag




Figure 6.11 Bus Timing for 16-Bit 3-State Access Space (1) (Even Address Byt

Rev. 4.00 Feb 15, 2006 page 154 of 900

REJ09B0291-0400

RENESAS




Figure 6.12 Bus Timing for 16-Bit 3-State Access Space (2) (Odd Address By

Rev. 4.00 Feb 15, 2006 pag

REJ0




Figure 6.13 Bus Timing for 16-Bit 3-State Access Space (3) (Word Access

individual area basis in 3-state access space, according to the settings of BWCRH and

## **Pin Wait Insertion**

Setting the WAITE bit in BCRL to 1 enables wait insertion by means of the  $\overline{WAIT}$  pi wait insertion is first carried out according to the settings in WCRH and WCRL. Ther  $\overline{WAIT}$  pin is low at the falling edge of  $\phi$  in the last T, or T state, a T state is inserted

 $\overline{WAIT}$  pin is low at the falling edge of  $\phi$  in the last  $T_2$  or  $T_w$  state, a  $T_w$  state is inserted  $\overline{WAIT}$  pin is held low,  $T_w$  states are inserted until it goes high.

This is useful when inserting four or more  $T_{\scriptscriptstyle w}$  states, or when changing the number of different external devices.

The WAITE bit setting applies to all areas.




Figure 6.14 Example of Wait State Insertion Timing

The settings after a power-on reset are: 3-state access, 3 program wait state insertion, a input disabled. When a manual reset is performed, the contents of bus controller register retained, and the wait control settings remain the same as before the reset.

Rev. 4.00 Feb 15, 2006 page 158 of 900 REJ09B0291-0400

RENESAS

Consecutive burst accesses of a maximum of 4 words or 8 words can be performed fo instruction fetches only. One or two states can be selected for burst access.

# 6.5.2 Basic Timing

The number of states in the initial cycle (full access) of the burst ROM interface is in with the setting of the AST0 bit in ASTCR. Also, when the AST0 bit is set to 1, wait insertion is possible. One or two states can be selected for the burst cycle, according to of the BRSTS1 bit in BCRH. Wait states cannot be inserted. When area 0 is designate ROM space, it becomes 16-bit access space regardless of the setting of the ABW0 bit

When the BRSTS0 bit in BCRH is cleared to 0, burst access of up to 4 words is performed.

The basic access timing for burst ROM space is shown in figures 6.15 (a) and (b). The shown in figure 6.15 (a) is for the case where the AST0 and BRSTS1 bits are both set that in figure 6.15 (b) is for the case where both these bits are cleared to 0.




Figure 6.15 (a) Example of Burst ROM Access Timing (When AST0 = BRST




Figure 6.15 (b) Example of Burst ROM Access Timing (When AST0 = BRS

## 6.5.3 Wait Control

As with the basic bus interface, either program wait insertion or pin wait insertion using pin can be used in the initial cycle (full access) of the burst ROM interface. See section Control.

Wait states cannot be inserted in a burst cycle.

Rev. 4.00 Feb 15, 2006 pag REJ09 floating time, and high-speed memory, I/O interfaces, and so on.

#### (1) Consecutive Reads between Different Areas

If consecutive reads between different areas occur while the ICIS1 bit in BCRH is set to cycle is inserted at the start of the second read cycle. This is enabled in advanced model and the start of the second read cycle.

Figure 6.16 shows an example of the operation in this case. In this example, bus cycle cycle from ROM with a long output floating time, and bus cycle B is a read cycle from each being located in a different area. In (a), an idle cycle is not inserted, and a collisio cycle B between the read data from ROM and that from SRAM. In (b), an idle cycle is and a data collision is prevented.




Figure 6.16 Example of Idle Cycle Operation (1)

Rev. 4.00 Feb 15, 2006 page 162 of 900






Figure 6.17 Example of Idle Cycle Operation (2)

Rev. 4.00 Feb 15, 2006 pag

REJ0

signals.

In the initial state after reset release, idle cycle insertion (b) is set.




Figure 6.18 Relationship between Chip Select  $(\overline{CS})$  and Read  $(\overline{RD})$ 

Rev. 4.00 Feb 15, 2006 page 164 of 900



10 0	<del>-</del> -
CSn	High
AS	High
RD	High
HWR	High
LWR	High

# 6.7 Bus Release

## 6.7.1 Overview

The H8S/2345 Group can release the external bus in response to a bus request from an device. In the external bus released state, the internal bus master continues to operate there is no external access.

# 6.7.2 Operation

In external expansion mode, the bus can be released to an external device by setting the BCRL to 1. Driving the  $\overline{BREQ}$  pin low issues an external bus request to the H8S/23. When the  $\overline{BREQ}$  pin is sampled, at the prescribed timing the  $\overline{BACK}$  pin is driven low address bus, data bus, and bus control signals are placed in the high-impedance state, the external bus-released state.

In the external bus released state, an internal bus master can perform accesses using the bus. When an internal bus master wants to make an external access, it temporarily defactivation of the bus cycle, and waits for the bus request from the external bus master dropped.

When the  $\overline{BREQ}$  pin is driven high, the  $\overline{BACK}$  pin is driven high at the prescribed time external bus released state is terminated.




**Table 6.6** Pin States in Bus Released State

Pins	Pin State
$A_{23}$ to $A_0$	High impedance
D <sub>15</sub> to D <sub>0</sub>	High impedance
CSn	High impedance
ĀS	High impedance
RD	High impedance
HWR	High impedance
LWR	High impedance

Rev. 4.00 Feb 15, 2006 page 166 of 900





- [2] BACK pin is driven low at end of CPU read cycle, releasing bus to external
- bus master.
- [3] BREQ pin state is still sampled in external bus released state. [4] High level of BREQ pin is sampled.

[5] BACK pin is driven high, ending bus release cycle.

Figure 6.19 Bus-Released State Transition Timing

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ09

#### 6.8.1 Overview

The H8S/2345 Group has a bus arbiter that arbitrates bus master operations.

There are two bus masters, the CPU and DTC, which perform read/write operations when have possession of the bus. Each bus master requests the bus by means of a bus request bus arbiter determines priorities at the prescribed timing, and permits use of the bus by bus request acknowledge signal. The selected bus master then takes possession of the bus begins its operation.

## 6.8.2 Operation

The bus arbiter detects the bus masters' bus request signals, and if the bus is requested, request acknowledge signal to the bus master making the request. If there are bus request more than one bus master, the bus request acknowledge signal is sent to the one with the priority. When a bus master receives the bus request acknowledge signal, it takes posses bus until that signal is canceled.

The order of priority of the bus masters is as follows:

An internal bus access by an internal bus master, and external bus release, can be execuparallel.

In the event of simultaneous external bus release request, and internal bus master externequest generation, the order of priority is as follows:

(High) External bus release > Internal bus master external access (Low)

Rev. 4.00 Feb 15, 2006 page 168 of 900



- The bus is transferred at a break between bus cycles. However, if a bus cycle is ex
  discrete operations, as in the case of a longword-size access, the bus is not transfer
  the operations. See appendix A.5, Bus States during Instruction Execution, for tim
  which the bus is not transferred.
- If the CPU is in sleep mode, it transfers the bus immediately.

DTC: The DTC sends the bus arbiter a request for the bus when an activation request

The DTC can release the bus after a vector read, a register information read (3 states), transfer, or a register information write (3 states). It does not release the bus during a information read (3 states), a single data transfer, or a register information write (3 states)

# 6.8.4 External Bus Release Usage Note

External bus release can be performed on completion of an external bus cycle. The  $\overline{R}$   $\overline{CS0}$  to  $\overline{CS3}$  signals remain low until the end of the external bus cycle. Therefore, wh bus release is performed, the  $\overline{RD}$  and  $\overline{CS0}$  to  $\overline{CS3}$  signals may change from the low le high-impedance state.

# 6.9 Resets and the Bus Controller

In a power-on reset, the H8S/2345, including the bus controller, enters the reset state and an executing bus cycle is discontinued.

In a manual reset, the bus controller's registers and internal state are maintained, and external bus cycle is completed. In this case, WAIT input is ignored and write data is guaranteed.

Rev. 4.00 Feb 15, 2006 pag REJ09



Rev. 4.00 Feb 15, 2006 page 170 of 900 REJ09B0291-0400

RENESAS

#### 7.1.1 Features

The features of the DTC are:

- Transfer possible over any number of channels
  - Transfer information is stored in memory
  - One activation source can trigger a number of data transfers (chain transfer)
- Wide range of transfer modes
  - Normal, repeat, and block transfer modes available
  - Incrementing, decrementing, and fixing of source and destination addresses can
- Direct specification of 16-Mbyte address space possible
   24-bit transfer source and destination addresses can be specified
- Transfer can be set in byte or word units
- A CPU interrupt can be requested for the interrupt that activated the DTC
  - An interrupt request can be issued to the CPU after one data transfer ends
  - An interrupt request can be issued to the CPU after the specified data transfers
- Activation by software is possible
- Module stop mode can be set

completely ended

 The initial setting enables DTC registers to be accessed. DTC operation is halt module stop mode.




Figure 7.1 Block Diagram of DTC

Rev. 4.00 Feb 15, 2006 page 172 of 900 REJ09B0291-0400

RENESAS

DTC destination address register	DAR	*2
DTC transfer count register A	CRA	*2
DTC transfer count register B	CRB	*2
DTC enable registers	DTCER	R/W
DTC vector register	DTVECR	R/W
Module stop control register	MSTPCR	R/W
Notes: 1. Lower 16 bits of the add	dress.	

DTC source address register

SAR

- - 2. Registers within the DTC cannot be read or written to directly. 3. Register information is located in on-chip RAM addresses H'F800 to H'FBF be located in external space. When the DTC is used, do not clear the RAM SYSCR to 0.

\_\_\*2

Undefined

Undefined

Undefined

Undefined H'00

H'00

H'3FFF

\*3

**\***3

\*3

H'FF:

H'FF:

H'FF

Rev. 4.00 Feb 15, 2006 pag

REJ0

Initial value:	Unde- fined					Unde- fined	
R/W :	_	_	_	_	_	_	_

Bits 7 and 6—Source Address Mode 1 and 0 (SM1, SM0): These bits specify whether to be incremented, decremented, or left fixed after a data transfer.

Bit 7 Bit 6

Bit 7	Bit 6	
SM1	SM0	Description
0	_	SAR is fixed
1	0	SAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)
	1	SAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)

Bits 5 and 4—Destination Address Mode 1 and 0 (DM1, DM0): These bits specify v

DAR is to be incremented, decremented, or left fixed after a data transfer.									
Bit 5	Bit 4								
DM1	DM0	Description							
0	_	DAR is fixed							
1	0	DAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)							
	1	DAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)							



**Bit 1—DTC Transfer Mode Select (DTS):** Specifies whether the source side or the side is set to be a repeat area or block area, in repeat mode or block transfer mode.

# Bit 1

DTS	Description
0	Destination side is repeat area or block area
1	Source side is repeat area or block area

Bit 0—DTC Data Transfer Size (Sz): Specifies the size of data to be transferred.

# Bit 0

Sz	Description	
0	Byte-size transfer	
1	Word-size transfer	

Rev. 4.00 Feb 15, 2006 pag REJ09 MRB is an 8-bit register that controls the DTC operating mode.

Bit 7—DTC Chain Transfer Enable (CHNE): Specifies chain transfer. With chain t number of data transfers can be performed consecutively in response to a single transfe

In data transfer with CHNE set to 1, determination of the end of the specified number of clearing of the interrupt source flag, and clearing of DTCER is not performed.

## Bit 7

CHNE	Description
0	End of DTC data transfer (activation waiting state is entered)
1	DTC chain transfer (new register information is read, then data is transferre

Bit 6—DTC Interrupt Select (DISEL): Specifies whether interrupt requests to the CF disabled or enabled after a data transfer.

# Bit 6

DISEL	Description
0	After a data transfer ends, the CPU interrupt is disabled unless the transfe 0 (the DTC clears the interrupt source flag of the activating interrupt to 0)
1	After a data transfer ends, the CPU interrupt is enabled (the DTC does not interrupt source flag of the activating interrupt to 0)

Bits 5 to 0—Reserved: These bits have no effect on DTC operation in the H8S/2345 ( should always be written with 0 in a write.

Rev. 4.00 Feb 15, 2006 page 176 of 900 REJ09B0291-0400



SAR is a 24-bit register that designates the source address of data to be transferred by For word-size transfer, specify an even source address.

#### 7.2.4 DTC Destination Address Register (DAR)

Bit	:	23	22	21	20	19		4	3	2
							= = =			
Initial value	:	Unde-	Unde-	Unde-	Unde-	Unde-		Unde-	Unde-	Un
		fined	fined	fined	fined	fined		fined	fined	fin
R/W	:	_	_	_	_	_		_	_	-

DAR is a 24-bit register that designates the destination address of data to be transferred DTC. For word-size transfer, specify an even destination address.

REJ09

CRA is a 16-bit register that designates the number of times data is to be transferred by

In normal mode, the entire CRA functions as a 16-bit transfer counter (1 to 65536). It is decremented by 1 every time data is transferred, and transfer ends when the count reach

In repeat mode or block transfer mode, the CRA is divided into two parts: the upper 8 to (CRAH) and the lower 8 bits (CRAL). CRAH holds the number of transfers while CR functions as an 8-bit transfer counter (1 to 256). CRAL is decremented by 1 every time transferred, and the contents of CRAH are sent when the count reaches H'00. This oper repeated.

# 7.2.6 DTC Transfer Count Register B (CRB)

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial valu	ıe:	Unde-	Unde												
		fined	fine												
R/W	:	_					_	_				_	_	_	_

CRB is a 16-bit register that designates the number of times data is to be transferred by block transfer mode. It functions as a 16-bit transfer counter (1 to 65536) that is decren every time data is transferred, and transfer ends when the count reaches H'0000.

Rev. 4.00 Feb 15, 2006 page 178 of 900



The DTC enable registers comprise five 8-bit readable/writable registers, DTCERA to with bits corresponding to the interrupt sources that can activate the DTC. These bits disable DTC service for the corresponding interrupt sources.

The DTC enable registers are initialized to H'00 by a reset and in hardware standby m

A DTCE bit can be set for each interrupt source that can activate the DTC. The corres between interrupt sources and DTCE bits is shown in table 7.4, together with the vector

generated for each interrupt controller. For DTCE bit setting, read/write operations must be performed using bit-manipulation such as BSET and BCLR. For the initial setting only, however, when multiple activate are set at one time, it is possible to disable interrupts and write after executing a dumn the relevant register.

# Bit n—DTC Activation Enable (DTCEn)

D:4			

generated for each interrupt controller.

Bit n	
DTCEn	Description
0	DTC activation by this interrupt is disabled
	[Clearing conditions]
	When the DISEL bit is 1 and the data transfer has ended
	When the specified number of transfers have ended
1	DTC activation by this interrupt is enabled
	[Holding condition]

A DTCE bit can be set for each interrupt source that can activate the DTC. The corre between interrupt sources and DTCE bits is shown in table 7.4, together with the vector

RENESAS

When the DISEL bit is 0 and the specified number of transfers have not en

is read.

DTVECR is an 8-bit readable/writable register that enables or disables DTC activation software, and sets a vector number for the software activation interrupt.

DTVECR is initialized to H'00 by a reset and in hardware standby mode.

Bit 7—DTC Software Activation Enable (SWDTE): Enables or disables DTC activation software.

When clearing the SWDTE bit to 0 by software, write 0 to SWDTE after reading SWD

Bit 7	
SWDTE	Description
0	DTC software activation is disabled
	[Clearing condition]
	When the DISEL bit is 0 and the specified number of transfers have not e
1	DTC software activation is enabled
	[Holding conditions]
	<ul> <li>When the DISEL bit is 1 and data transfer has ended</li> </ul>
	When the specified number of transfers have ended
	During data transfer due to software activation

Bits 6 to 0—DTC Software Activation Vectors 6 to 0 (DTVEC6 to DTVEC0): The specify a vector number for DTC software activation.

The vector address is expressed as H'0400 + ((vector number) << 1). <<1 indicates a o shift. For example, when DTVEC6 to DTVEC0 = H'10, the vector address is H'0420.

Rev. 4.00 Feb 15, 2006 page 180 of 900



MSTPCR is a 16-bit readable/writable register that performs module stop mode control

and a transition is made to module stop mode. However, 1 cannot be written in the Ma while the DTC is operating. For details, see section 19.5, Module Stop Mode.

When the MSTP14 bit in MSTPCR is set to 1, the DTC operation stops at the end of t

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not in software standby mode.

Bit 14—Module Stop (MSTP14): Specifies the DTC module stop mode.

Rit 14	1	1	1	it	ł	R	

DIL 14	
MSTP14	
0	DTC module stop mode cleared
1	DTC module stop mode set

REJ09

to perform a number of transfers with a single activation.

Figure 7.2 shows a flowchart of DTC operation.




Figure 7.2 Flowchart of DTC Operation

Rev. 4.00 Feb 15, 2006 page 182 of 900 REJ09B0291-0400



Tr	ansfer Mode	Activation Source	Transfer Source	1
•	Normal mode  One transfer request transfers one byte or one word  Memory addresses are incremented or decremented by 1 or 2  Up to 65,536 transfers possible Repeat mode  One transfer request transfers one byte or one word	<ul> <li>IRQ</li> <li>TPU TGI</li> <li>8-bit timer CMI</li> <li>SCI TXI or RXI</li> <li>A/D converter ADI</li> <li>Software</li> </ul>	24 bits	2
	<ul> <li>Memory addresses are incremented or decremented by 1 or 2</li> <li>After the specified number of transfers (1 to 256), the initial state resumes and operation continues</li> </ul>			
•	<ul> <li>Block transfer mode</li> <li>One transfer request transfers a block of the specified size</li> <li>Block size is from 1 to 256 bytes or words</li> <li>Up to 65,536 transfers possible</li> <li>A block area can be designated at</li> </ul>			
	<b>~</b>			

either the source or destination

RENESAS

Address I

DTCER clearance. The activation source flag, in the case of RXIO, for example, is the of SCIO.

**Table 7.3** Activation Source and DTCER Clearance

Activation Source	When the DISEL Bit Is 0 and the Specified Number of Transfers Have Not Ended	When the DISEL Bit Is 1, or whe the Specified Number of Transfers Have Ended
Software	The SWDTE bit is cleared to 0	The SWDTE bit remains set to 1
activation		An interrupt is issued to the CPU
Interrupt activation	The corresponding DTCER bit remains set to 1	The corresponding DTCER bit is control of the corresponding DTCER bit is
	The activation source flag is cleared to 0	A request is issued to the CPU for activation source interrupt

Figure 7.3 shows a block diagram of activation source control. For details see section 5 Controller.

Rev. 4.00 Feb 15, 2006 page 184 of 900 REJ09B0291-0400






Figure 7.3 Block Diagram of DTC Activation Source Control

When an interrupt has been designated a DTC activation source, existing CPU mask interrupt controller priorities have no effect. If there is more than one activation source time, the DTC operates in accordance with the default priorities.

## 7.3.3 DTC Vector Table

Figure 7.4 shows the correspondence between DTC vector addresses and register info

Table 7.4 shows the correspondence between activation, vector addresses, and DTCE the DTC is activated by software, the vector address is obtained from: H'0400 + (DTV << 1) (where << 1 indicates a 1-bit left shift). For example, if DTVECR is H'10, the vaddress is H'0420.

The DTC reads the start address of the register information from the vector address se activation source, and then reads the register information from that start address. The information can be placed at predetermined addresses in the on-chip RAM. The start the register information should be an integral multiple of four.

The configuration of the vector address is the same in both normal and advanced mod unit being used in both cases. These two bytes specify the lower bits of the address in RAM.

Rev. 4.00 Feb 15, 2006 pag REJ09



IRQ3	<del>_</del>	19
IRQ4	<del>_</del>	20
IRQ5	<del></del>	21
IRQ6	<del></del>	22
IRQ7		23
ADI (A/D conversion end)	A/D	28
TGI0A (GR0A compare match/ input capture)	TPU channel 0	32
TGI0B (GR0B compare match/ input capture)	<del></del>	33
TGI0C (GR0C compare match/ input capture)		34
TGI0D (GR0D compare match/ input capture)		35
TGI1A (GR1A compare match/ input capture)	TPU channel 1	40
TGI1B (GR1B compare match/ input capture)	<u> </u>	41
TGI2A (GR2A compare match/ input capture)	TPU channel 2	44
TGI2B (GR2B compare match/ input capture)		45

17

18

H'0422

H'0424

H'0426

H'0428

H'042A

H'042C

H'042E

H'0438

H'0440

H'0442

H'0444

H'0446

H'0450

H'0452

H'0458

H'045A

DTCEA6

DTCEA5

DTCEA4

DTCEA3

DTCEA2

DTCEA1

DTCEA0

DTCEB6

DTCEB5

DTCEB4

DTCEB3

DTCEB2

DTCEB1

DTCEB0

DTCEC7

DTCEC6

RENESAS

REJ09B0291-0400

Rev. 4.00 Feb 15, 2006 page 186 of 900

IRQ1

IRQ2

RXI0 (reception complete 0)  TXI0 (transmit data empty 0)  RXI1 (reception complete 1)  TXI1 (transmit data empty 1)  SCI channel 0  82  H'04A4  DTC  85  H'04AA  DTC  Channel 1  RXI1 (transmit data empty 1)	RXI0 (reception complete 0) TXI0 (transmit data empty 0)	SCI	81	H'04A2	DTCE!
TXI0 (transmit data empty 0)  RXI1 (reception complete 1)  TXI1 (transmit data empty 1)  Channel 0  82  H'04A4  DTC  85  H'04AA  DTC  Channel 1  86  H'04AC  DTC	TXI0 (transmit data empty 0)				DTCE
RXI1 (reception complete 1)  TXI1 (transmit data empty 1)  SCI channel 1  82  H04A4  DTC  85  H'04AA  DTC  86  H'04AC  DTC		channel 0	82	1.110.4.4.4	
TXI1 (transmit data empty 1) channel 1 86 H'04AC DTC	D)(14 /		02	H'04A4	DTCE
TATT (transmit data empty 1) 86 H 04AC DTC	RXI1 (reception complete 1)		85	H'04AA	DTCE
Note: * DTCE bits with no corresponding interrupt are reserved, and should be	TXI1 (transmit data empty 1)	channel 1	86	H'04AC	DTCE

TGI3D (GR3D compare match/

TGI4A (GR4A compare match/

TGI4B (GR4B compare match/

TGI5A (GR5A compare match/

TGI5B (GR5B compare match/

input capture)

input capture)

input capture)

input capture)

input capture)

CMIA0

CMIB0

RENESAS

51

56

57

60

61

64

65

TPU

TPU

channel 4

channel 5

8-bit timer

channel 0

DTCEC

DTCEC

DTCEC

DTCED:

DTCED.

DTCED:

DTCED:

REJ09

H'0466

H'0470

H'0472

H'0478

H'047A

H'0480

H'0482

Rev. 4.00 Feb 15, 2006 pag

Chain transfer

Figure 7.4 Correspondence between DTC Vector Address and Register Infor

# 7.3.4 Location of Register Information in Address Space

Figure 7.5 shows how the register information should be located in the address space.

Locate the MRA, SAR, MRB, DAR, CRA, and CRB registers, in that order, from the s of the register information (contents of the vector address). In the case of chain transfer information should be located in consecutive areas.

Locate the register information in the on-chip RAM (addresses: H'FFF800 to H'FFFBF




Figure 7.5 Location of Register Information in Address Space

Rev. 4.00 Feb 15, 2006 page 188 of 900



 Table 7.5
 Register Information in Normal Mode

Name	Abbreviation	Function
DTC source address register	SAR	Designates source addre
DTC destination address register	DAR	Designates destination a
DTC transfer count register A	CRA	Designates transfer cour
DTC transfer count register B	CRB	Not used




Figure 7.6 Memory Mapping in Normal Mode

Rev. 4.00 Feb 15, 2006 pag REJ09

RENESAS

Table 7.6 lists the register information in repeat mode and figure 7.7 shows memory marepeat mode.

**Table 7.6** Register Information in Repeat Mode

Name	Abbreviation	Function
DTC source address register	SAR	Designates source addres
DTC destination address register	DAR	Designates destination ad
DTC transfer count register AH	CRAH	Holds number of transfers
DTC transfer count register AL	CRAL	Designates transfer count
DTC transfer count register B	CRB	Not used




Figure 7.7 Memory Mapping in Repeat Mode

Rev. 4.00 Feb 15, 2006 page 190 of 900



CPU interrupt is requested.

Table 7.7 lists the register information in block transfer mode and figure 7.8 shows me mapping in block transfer mode.

**Table 7.7 Register Information in Block Transfer Mode** 

Name	Abbreviation	Function
DTC source address register	SAR	Designates transfer sour
DTC destination address register	DAR	Designates destination a
DTC transfer count register AH	CRAH	Holds block size
DTC transfer count register AL	CRAL	Designates block size co
DTC transfer count register B	CRB	Transfer count

Rev. 4.00 Feb 15, 2006 pag

REJ0




Figure 7.8 Memory Mapping in Block Transfer Mode

Rev. 4.00 Feb 15, 2006 page 192 of 900 REJ09B0291-0400




Figure 7.9 Chain Transfer Memory Map

In the case of transfer with CHNE set to 1, an interrupt request to the CPU is not gene end of the specified number of transfers or by setting of the DISEL bit to 1, and the in source flag for the activation source is not affected.

Rev. 4.00 Feb 15, 2006 pag REJ09






Figure 7.10 DTC Operation Timing (Example in Normal Mode or Repeat M




Figure 7.11 DTC Operation Timing (Example of Block Transfer Mode with Block Size of 2)

Rev. 4.00 Feb 15, 2006 page 194 of 900

REJ09B0291-0400

Transfer Transfer Transfer information information read write read

Figure~7.12~~DTC~Operation~Timing~(Example~of~Chain~Transfer)

## 7.3.10 Number of DTC Execution States

Table 7.8 lists execution statuses for a single DTC data transfer, and table 7.9 shows the states required for each execution status.

**Table 7.8 DTC Execution Statuses** 

Mode	Vector Read I	Register Information Read/Write J	Data Read K	Data Write L
Normal	1	6	1	1
Repeat	1	6	1	1
Block transfer	1	6	N	N

N: Block size (initial setting of CRA

read/write	S	ı	_	_		_	_	•
Byte data read	S <sub>K</sub>	1	1	2	2	2	3+m	
Word data read	S <sub>K</sub>	1	1	4	2	4	6+2m	
Byte data write	S <sub>L</sub>	1	1	2	2	2	3+m	
Word data write	S <sub>L</sub>	1	1	4	2	4	6+2m	
Internal operation	$S_{_{\rm M}}$		•	•	,	1		

The number of execution states is calculated from the formula below. Note that  $\Sigma$  mea of all transfers activated by one activation event (the number in which the CHNE bit is plus 1).

Number of execution states = 
$$I \cdot S_{_{I}} + \Sigma (J \cdot S_{_{J}} + K \cdot S_{_{K}} + L \cdot S_{_{L}}) + M \cdot S_{_{M}}$$

For example, when the DTC vector address table is located in on-chip ROM, normal m and data is transferred from the on-chip ROM to an internal I/O register, the time requi DTC operation is 13 states. The time from activation to the end of the data write is 10 s [4] Set the enable bits for the interrupt sources to be used as the activation sources to is activated when an interrupt used as an activation source is generated.

[5] After the end of one data transfer, or after the specified number of data transfers have

the DTCE bit is cleared to 0 and a CPU interrupt is requested. If the DTC is to cortransferring data, set the DTCE bit to 1.

Activation by Software: The procedure for using the DTC with software activation is

- [1] Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in the on-ch
- [2] Set the start address of the register information in the DTC vector address.
- [3] Check that the SWDTE bit is 0.
- [4] Write 1 to SWDTE bit and the vector number to DTVECR.
- [5] Check the vector number written to DTVECR.
- [6] After the end of one data transfer, if the DISEL bit is 0 and a CPU interrupt is not the SWDTE bit is cleared to 0. If the DTC is to continue transferring data, set the to 1. When the DISEL bit is 1, or after the specified number of data transfers have SWDTE bit is held at 1 and a CPU interrupt is requested.

SCI RDR address in SAR, the start address of the RAM area where the data will be DAR, and 128 (H'0080) in CRA. CRB can be set to any value.

- [2] Set the start address of the register information at the DTC vector address.
- [3] Set the corresponding bit in DTCER to 1.
- [4] Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable reception complete (RXI) interrupt. Since the generation of a receive error during the reception operation will disable subsequent reception, the CPU should be enabled to receive error interrupts.
- RXI interrupt is generated, and the DTC is activated. The receive data is transferred to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF fautomatically cleared to 0.

[5] Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is s

[6] When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is he DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. The interhandling routine should perform wrap-up processing.

Rev. 4.00 Feb 15, 2006 page 198 of 900 REJ09B0291-0400

- 0). Set the transfer source address (H'1000) in SAR, the destination address (H'200 and 128 (H'8080) in CRA. Set 1 (H'0001) in CRB.
- [2] Set the start address of the register information at the DTC vector address (H'04C0
- [3] Check that the SWDTE bit in DTVECR is 0. Check that there is currently no transby software.
- [4] Write 1 to the SWDTE bit and the vector number (H'60) to DTVECR. The write d
- [5] Read DTVECR again and check that it is set to the vector number (H'60). If it is n indicates that the write failed. This is presumably because an interrupt occurred b 3 and 4 and led to a different software activation. To activate this transfer, go back
- [6] If the write was successful, the DTC is activated and a block of 128 bytes of data in
- [7] After the transfer, an SWDTEND interrupt occurs. The interrupt handling routine the SWDTE bit to 0 and perform other wrap-up processing.

When the DISEL bit is 1 and one data transfer has ended, or the specified number of transfer has ended as the specified number of transfer has the specified number of transfer has ended as the specified number of transfer has the specified number of transfer has

have ended, after data transfer ends, the SWDTE bit is held at 1 and an SWDTEND int generated. The interrupt handling routine should clear the SWDTE bit to 0.

When the DTC is activated by software, an SWDTEND interrupt is not generated during transfer wait or during data transfer even if the SWDTE bit is set to 1.

#### 7.5 **Usage Notes**

**Module Stop:** When the MSTP14 bit in MSTPCR is set to 1, the DTC clock stops, and enters the module stop state. However, 1 cannot be written in the MSTP14 bit while the operating.

On-Chip RAM: The MRA, MRB, SAR, DAR, CRA, and CRB registers are all located RAM. When the DTC is used, the RAME bit in SYSCR must not be cleared to 0.

**DTCE Bit Setting:** For DTCE bit setting, read/write operations must be performed usi manipulation instructions such as BSET and BCLR. For the initial setting only, however multiple activation sources are set at one time, it is possible to disable interrupts and wi executing a dummy read on the relevant register.

Rev. 4.00 Feb 15, 2006 page 200 of 900

REJ09B0291-0400



Each port includes a data direction register (DDR) that controls input/output (not provinput-only port), a data register (DR) that stores output data, and a port register (POR read the pin states.

Ports A to E have a built-in MOS input pull-up function, and in addition to DR and D MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to c

Ports 3 and A include an open-drain control register (ODR) that controls the on/off state output buffer PMOS.

Ports 1, and A to F can drive a single TTL load and 90 pF capacitive load, and ports 2 can drive a single TTL load and 30 pF capacitive load. All the I/O ports can drive a D transistor when in output mode. Ports 1, and A to C can drive an LED (10 mA sink cut

Port 2, and interrupt input pins ( $\overline{IRQ0}$  to  $\overline{IRQ7}$ ) are Schmitt-triggered inputs.

For block diagrams of the ports see appendix C, I/O Port Block Diagrams.

		TMCI1	
		P2₄/TIOCA4/ TMRI1	
		P2,/TIOCD3/ TMCI0	
		P2,/TIOCC3/ TMRI0	
		P2,/TIOCB3	
		P2 <sub>0</sub> /TIOCA3	
Port 3	• 6-bit I/O port	P3 <sub>5</sub> /SCK1/ IRQ5	6-bit I/O port also functioning as SCI (channels 0 and 1) I/O pin RxD0, SCK0, TxD1, RxD1, SCK1) and interrupt input pins (IRC
	Open-drain output	P3₄/SCK0/ IRQ4	
	capability	P3 <sub>3</sub> /RxD1	
	<ul> <li>Schmitt- triggered</li> </ul>	P3 <sub>2</sub> /RxD0	
	input	P3₁/TxD1	
	(IRQ5, IRQ4)	P3 <sub>0</sub> /TxD0	
		-	
Rev. 4	.00 Feb 15,	2006 page :	202 of 900
REJ09	9B0291-0400	)	RENESAS
			•(ENES/12)

P1₄/TIOCA1 P1₄/TIOCD0/

TCLKB/A<sub>23</sub>

TCLKA/A<sub>22</sub>

A<sub>21</sub>

A<sub>20</sub>

TMO1

Port 2 • 8-bit I/O

port

Schmitt-

triggered input

P1./TIOCC0/

P1,/TIOCB0/

P1<sub>0</sub>/TIOCA0/

P2<sub>e</sub>/TIOCA5/ TMO0

P2/TIOCB4/

When DDR = 0: input port als

functioning as TPU I/O pins (TCLKA, TCLKB, TIOCA0,

TIOCB0, TIOCC0, TIOCD0)

When DDR = 1: address out

P2\_/TIOCB5/ 8-bit I/O port also functioning as TPU I/O pins (TIOCA3, TIOCE

TIOCD3, TIOCA4, TIOCB4, TIOCA5, TIOCB5), and 8-bit timer

and 1) I/O pins (TMRI0, TMCI0, TMO0, TMRI1, TMCI1, TMO1

Port A	• 4-bit I/O port	P4 <sub>2</sub> /AN2 P4 <sub>1</sub> /AN1 P4 <sub>0</sub> /AN0 PA <sub>3</sub> /A <sub>19</sub> to PA <sub>0</sub> /A <sub>16</sub>	I/O ports			Address output	When DDR = (after
	<ul><li>Built-in MOS input pull-up</li><li>Open-drain</li></ul>						reset): input ports
	output capability						When DDR = addres output
Port B	<ul><li>8-bit I/O port</li><li>Built-in MOS input pull-up</li></ul>	PB <sub>7</sub> /A <sub>15</sub> to PB <sub>7</sub> /A <sub>8</sub>	Address output	When DDR = 0 (after reset): input port	I/O port	Address output	When DDR = (after reset): input p
				When DDR = 1: address output			When DDR = addres output
Port C	8-bit I/O port     Built-in MOS input pull-up	PC <sub>7</sub> /A <sub>7</sub> to PC <sub>6</sub> /A <sub>0</sub>	Address output	When DDR = 0 (after reset): input port When DDR = 1:	I/O port	Address output	When DDR = (after reset): input put put put put put put put put put
Dow' D	- 0 h:+ 1/O	DD /D ++	Data hus :	address	1/0 = = = =	Data has in mat/autout	addres output
Port D	8-bit I/O port      Built-in MOS input pull-up	$PD_{\sigma}/D_{15}$ to $PD_{\sigma}/D_{8}$	Data bus i output	nput/	I/O port	Data bus input/output	

Rev. 4.00 Feb 15, 2006 pag REJ09

		φοαιραί	
PF <sub>4</sub> /AS PF <sub>4</sub> /HWR PF <sub>4</sub> /LWR/ IRQ3	AS, RD, HWR, LWR output	I/O port I/O port also func-	AS, RD, HWR, LWR output
PF <sub>2</sub> /WAIT/ IRQ2	When WAITE = 0 (after reset): I/O port also functioning as interrupt input pin (IRQ2)	tioning as interrupt input pins (IRQ3 to IRQ0)	When WAITE = 0 (after reset) I/O port also functioning as interrupt input pin (IRQ2)
	When WAITE = 1: WAIT input also functioning as interrupt input pin (IRQ2)		When WAITE = 1: WAIT inpuralso functioning as interrupt input pin (IRQ2)
PF,/BACK/ IRQ1 PF,/BREQ/ IRQ0	When BRLE = 0 (after reset): I/O port also functioning as interrupt input pins (IRQ1, IRQ0)		When BRLE = 0 (after reset): I/O port also functioning as interrupt input pins (IRQ1, IRQ0)
	When BRLE = 1:  BREQ input, BACK output also functioning as interrupt input pins (IRQ1, IRQ0)		When BRLE = 1: BREQ input BACK output also functioning as interrupt input pins (IRQ1, IRQ0)

When DDR = 1 (after | \arton

reset): o output

reset):

When DDR = 1: \$\phi\$ output

input port

φ output

Schmitt-

triggered

input (IRQ3 to IRQ0)

Rev. 4.00 Feb 15, 2006 page 204 of 900

		ĪRQ7	A/D converter input pin (ADTRG)	input pin	When DDR = 1: CS1, CS2, CS3 output also functioning interrupt input pin (IRQ7)
		PG <sub>V</sub> IRQ6/ ADTRG			I/O port also functioning as interrupt input pin (IRQ6) an A/D converter input pin (ADTRG)
Notes:	1. Mode	s 1 to 3 are no	ot available on the F	-ZTAT ver	sion.

- 2. Modes 2, 3, 6, and 7 are not available on the ROMless version.
- 3. After a reset in mode 2 or 6.
- 4. After a reset in mode 1, 4 or 5.

REJ0

Rev. 4.00 Feb 15, 2006 pag

Figure 8.1 snows the port 1 pin configuration. Port 1 pins Pin functions in modes 1 to P17 (I/O)/TIOCB2 (I/O)/TCLKD (input) P17 (I/O)/TIOCB2 (I/O)/TCLK P1<sub>6</sub> (I/O)/TIOCA2 (I/O) P1<sub>6</sub> (I/O)/TIOCA2 (I/O) P1<sub>5</sub> (I/O)/TIOCB1 (I/O)/TCLKC (input) P15 (I/O)/TIOCB1 (I/O)/TCLF P1<sub>4</sub> (I/O)/TIOCA1 (I/O) P1<sub>4</sub> (I/O)/TIOCA1 (I/O) Port 1 P1<sub>3</sub> (I/O)/TIOCD0 (I/O)/TCLKB (input)/A<sub>23</sub> (output) P13 (I/O)/TIOCD0 (I/O)/TCLF P1<sub>2</sub> (I/O)/TIOCC0 (I/O)/TCLKA (input)/A<sub>22</sub> (output) P12 (I/O)/TIOCC0 (I/O)/TCLF P1₁ (I/O)/TIOCB0 (I/O)/A₂₁ (output) P1<sub>1</sub> (I/O)/TIOCB0 (I/O) P1<sub>0</sub> (I/O)/TIOCA0 (I/O)/A<sub>20</sub> (output) P1<sub>0</sub> (I/O)/TIOCA0 (I/O) Pin functions in modes 4 to 6\* P17 (I/O)/TIOCB2 (I/O)/TCLKD (input) P1<sub>6</sub> (I/O)/TIOCA2 (I/O) P15 (I/O)/TIOCB1 (I/O)/TCLKC (input) P1<sub>4</sub> (I/O)/TIOCA1 (I/O) P1<sub>3</sub> (input)/TIOCD0 (I/O)/TCLKB (input)/A<sub>23</sub> (output) P1<sub>2</sub> (input)/TIOCC0 (I/O)/TCLKA (input)/A<sub>22</sub> (output) P1<sub>1</sub> (input)/TIOCB0 (I/O)/A<sub>21</sub> (output) P1<sub>0</sub> (input)/TIOCA0 (I/O)/A<sub>20</sub> (output)

Note: \* Modes 1 to 3 are not available on the F-ZTAT version.

Modes 2, 3, 6, and 7 are not available on the ROMless version.

### Figure 8.1 Port 1 Pin Functions

Rev. 4.00 Feb 15, 2006 page 206 of 900 REJ09B0291-0400



Port 1	reg	ister PORT1	
Note:	*	Lower 16 bits of the address.	

### Port 1 Data Direction Register (P1DDR)

Bit	:	7	6	5	4	3	2	
		P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	

0

W

to 0 makes the pin an input pin.

Initial value

R/W

0

W

0

W

R

0

W

Undefined

0

W

0

W

H'

1

P11DDI

0

W

P1DDR is an 8-bit write-only register, the individual bits of which specify input or ou pins of port 1. P1DDR cannot be read; if it is, an undefined value will be read.

Setting a P1DDR bit to 1 makes the corresponding port 1 pin an output pin, while clea

P1DDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It re prior state after a manual reset, and in software standby mode. As the TPU is initialized manual reset, the pin states are determined by the P1DDR and P1DR specifications.

Whether the address output pins maintain their output state or go to the high-impedant transition to software standby mode is selected by the OPE bit in SBYCR.

- Modes 1 to 3 and  $7^*$ The corresponding port 1 pins are output ports when P1DDR is set to 1, and input cleared to 0.
- Modes 4 to 6\*
  - The corresponding port 1 pins are address outputs when P13DDR to P10DDR are input ports when cleared to 0.

The corresponding port 1 pins are output ports when P17DDR to P14DDR are set input ports when cleared to 0.

> Rev. 4.00 Feb 15, 2006 pag REJ09



R/W : R/W R/W R/W R/W R/W R/W R/W P1DR is an 8-bit readable/writable register that stores output data for the port 1 pins (P

P1DR is initialized to H'00 by a power-on reset, and in hardware standby mode. It retainstate after a manual reset, and in software standby mode.

#### Port 1 Register (PORT1)

Bit	:	7	6	5	4	3	2	1
		P17	P16	P15	P14	P13	P12	P11
Initial valu	ie:	*	*	*	*	*	*	*
R/W	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins P1<sub>7</sub> to P1<sub>0</sub>.

PORT1 is an 8-bit read-only register that shows the pin states. It cannot be written to. Voutput data for the port 1 pins  $(P1_7 \text{ to } P1_0)$  must always be performed on P1DR.

If a port 1 read is performed while P1DDR bits are set to 1, the P1DR values are read. I read is performed while P1DDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORT1 contents are determined states, as P1DDR and P1DR are initialized. PORT1 retains its prior state after a manua in software standby mode.

P1 <sub>-</sub> /TIOCB2/	The pin function is switched as shown below according to the com
TCLKD	the TPU channel 2 setting by bits MD3 to MD0 in TMDR2, bits IOE
	TIOR2, bits CCLR1 and CCLR0 in TCR2, bits TPSC2 to TPSC0 in
	TCR5, and bit P17DDR.

**TPU Channel** 2 Setting

P17DDR Pin function

function

				I			
		TCLKD					
TPU Channel							
2 Setting	(2)	(1)	(2)	(2)			
MD3 to MD0	B'0000,	B'01xx	B'0010				
IOB3 to IOB0	B'0000	B'0001 to	_	B'xx00			
	B'0100	B'0011					
	B'1xxx	B'0101 to					
		B'0111					
CCLR1,	_	_	_	_			
CCLR0							
Output	_	Output	_	_			

Table Below (1)

TIOCB2 output

Table Belo

TIOCB2 in

(1) B'001

Other

Other than B'

**PWM** 

mode :

outpu<sup>-</sup>

REJ09

P1, input

(MD3 to MD0 = B'0000) and input capture is set (IOB3 B'1xxx). 2. TCLKD input when the setting for either TCR0 or TCR9

Notes: 1. TIOCB2 input when TPU channel 2 is in normal operat

compare

output

to TPSC0 = B'111. TCLKD input when channels 2 and 4 are set to phase mode (MD3 to MD0 = B'01xx).

Rev. 4.00 Feb 15, 2006 pag

TPU Channel					
2 Setting	(2)	(1)	(2)	(1)	(1)
MD3 to MD0	B'0000,	B'01xx	B'001x	B'0011	B'
IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	B'xx00	Oth	er than B
CCLR1, CCLR0	_	_	1	_	Other than B'0
Output	_	Output		PWM	PWM

output

mode 2

mode 1

output\*2

TIOCA2 inp

Notes: 1. TIOCA2 input when TPU channel 2 is in normal operation (MD3 to MD0 = B'0000) and input capture is set (IOA3 t B'10xx).

compare

output

2. TIOCB2 output is disabled.

Rev. 4.00 Feb 15, 2006 page 210 of 900 REJ09B0291-0400

function



1 Setting	(2)	(1)	(2)	(2)	(1)				
MD3 to MD0	B'0000,	B'01xx	B'0010		B'0011				
IOB3 to IOB0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	_	B'xx00	Other t				
CCLR1, CCLR0	_	_	_	_	Other than B'10				
Output function	_	Output compare output	_	_	PWM mode 2 output				
Notes: 1. TIOCB1 input when TPU channel 1 is in normal operat									

HOCB1 output

(MD3 to MD0 = B'0000) and input capture is set (IOB3

2. TCLKC input when the setting for either TCR0 or TCR2 to TPSC0 = B'110; or when the setting for either TCR4

P1, input

TCLKC input\*2

TIOCB1 in

REJ09

Pin function

**TPU Channel** 

TCLKC input when channels 2 and 4 are set to phase mode (MD3 to MD0 = B'01xx).

TPSC2 to TPSC0 = B'101.

B'10xx).

Rev. 4.00 Feb 15, 2006 pag

TPU Channel					
1 Setting	(2)	(1)	(2)	(1)	(1)
MD3 to MD0	B'0000,	B'01xx	B'001x	B'0010	В
IOA3 to IOA0	B'0000	B'0001 to	B'xx00	Oth	er than E
	B'0100	B'0011			
	B'1xxx	B'0101 to			
		B'0111			
CCLR1,	_	_	_	_	Other
CCLR0					than B'0
Output	_	Output	_	PWM	PWM
function		compare		mode 1	mode 2

output

mode 2

output\*2

TIOCA1 inp

Notes: 1. TIOCA1 input when TPU channel 1 is in normal operation (MD3 to MD0 = B'0000) and input capture is set (IOA3 t B'10xx).

output

2. TIOCB1 output is disabled.

Rev. 4.00 Feb 15, 2006 page 212 of 900 REJ09B0291-0400

		DOTT			
CCLR2 to	_	_	_	_	Other
CCLR0					than
					B'110
Output	_	Output	_	_	PWM
function		compare			mode
		output			outpu
Notes: 1. Mode	es 1 to 3 a	re not avai	lable on the	e F-ZTAT v	version.
Mode	es 2, 3, 6,	and 7 are r	not availab	le on the R	OMless
2. TIO	CD0 input v	when TPU	channel 0	is in norma	al operat
(MD	3 to MD0 =	= B'0000) a	nd input ca	apture is se	et (IOD3

B'10xx).

TPSC0 = B'101.

P13DDR

Pin function

**TPU Channel** 0 Setting

MD3 to MD0

IOD3 to IOD0

TCLKB input when channels 1 and 5 are set to phase mode (MD3 to MD0 = B'01xx).

3. TCLKB input when the TCR0, TCR1, or TCR2 setting i

1

P1<sub>3</sub>

output

(2)

B'0010

0

TIOCD0

output

(2)

B'xx00

TCLKB input\*3

0

P1<sub>3</sub>

input

(1)

B'0001 to

B'0101 to B'0111

B'0011

TIOCD0 input\*2

TIOCD0

output

(2)

B'0000

B'0100

B'1xxx

B'0000

1

 $A_{23}$ 

output

in

(1)

B'001

Other

REJ09

			OCC0 put*2	
			TC	
			1	
TPU Channel				
0 Setting	(2)	(1)	(2)	
MD3 to MD0	B'0	B'0000		
IOC3 to IOC0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	B'xx	
CCLR2 to CCLR0	_	_		

TIOCC0

output

P12DDR

Output

function

Pin function

mode 1 mode 2 compare output\*4 output output Notes: 1. Modes 1 to 3 are not available on the F-ZTAT version. Modes 2, 3, 6, and 7 are not available on the ROMless

Output

0

P1,

input

1

P1,

output

(2)

B'001x

B'xx00

0

TIOCC0

output

(1)

B'0010

PWM

TCLKA input\*3

(

Ρ

inp

(1)

Other than B'101 PWM

Other than B

B'

1

A,,2

output

2. TIOCC0 input when TPU channel 0 is in normal operation (MD3 to MD0 = B'0000) and input capture is set (IOC3 t B'10xx). 3. TCLKA input when the TCR0 to TCR5 setting is: TPSC2 = B'100.

setting (2) applies.

TCLKA input when channel 1 and 5 are set to phase co mode (MD3 to MD0 = B'01xx). 4. TIOCD0 output is disabled.

When BFA = 1 or BFB = 1 in TMDR0, output is disabled

Rev. 4.00 Feb 15, 2006 page 214 of 900

REJ09B0291-0400

	output		input	output	output	ou	tput	
				OCB0 out*2				
	<u>r</u>				1			
TPU Channel								
0 Setting	(2)	(	(1)	(2)	(2)		(	•
MD3 to MD0	B'0	000		B'0010			B'0	(
IOB3 to IOB0	B'0000 B'0100	B'00 B'00	001 to	_	B'xx0	00	Oth	1
	B'1xxx	B'01	101 to					
		B'01	111					
CCLR2 to	_		_	_	_		Of	
CCLR0							th	1

Output

compare

output

Notes: 1. Modes 1 to 3 are not available on the F-ZTAT version.

Modes 2, 3, 6, and 7 are not available on the ROMless

TIOCB0

0

P1,

P1,

P11DDR

Output

function

Pin function

2. TIOCB0 input when TPU channel 0 is in normal operat (MD3 to MD0 = B'0000) and input capture is set (IOB3 B'10xx).

1

A<sub>21</sub>

İI

(1) B'001

Other

Othe

thar B'01

PWN

mode

outpu

REJ09

0

TIOCB0

TPU Channel		
0 Setting	(2)	(1)
MD3 to MD0	B'0	000
IOA3 to IOA0	B'0000	B'0001 to
	B'0100	B'0011
	B'1xxx	B'0101 to
		B'0111
CCLR2 to	_	_
CCLR0		
Output	_	Output
function		compare
		output

P10DDR

Pin function

1

A<sub>20</sub>

output

Ρ

in

(1)

Other than B'001

**PWM** 

mode 2

output

Other than E

В

0

TIOCA0

output

(1)

B'0010

**PWM** 

mode 1

output\*3

0

P1<sub>0</sub>

input

TIOCA0 input\*2

TIOCA0

output

\_ P1₀

output

(2)

B'001x

B'xx00

2. TIOCA0 input when TPU channel 0 is in normal operation (MD3 to MD0 = B'0000) and input capture is set (IOA3 t

B'10xx).

3. TIOCB0 output is disabled.

Rev. 4.00 Feb 15, 2006 page 216 of 900 REJ09B0291-0400

RENESAS

Notes: 1. Modes 1 to 3 are not available on the F-ZTAT version.

Modes 2, 3, 6, and 7 are not available on the ROMless

Figure 8.2 shows the port 2 pin configuration.




Figure 8.2 Port 2 Pin Functions

Full 2 data regis	lei	FZDR
Port 2 register		PORT2

Note: \* Lower 16 bits of the address.

# **Port 2 Data Direction Register (P2DDR)**

<b>D</b> II	•	<u> </u>			· ·			•
		P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR
Initial value	:	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W
DADDD '	0.1	•4•4	1	. 4 1.	21 .115.	. C 1.1.1.		
P2DDR is an	8-b	it write-on	iiv registei	r, the indiv	muai bits	of which	specity in	put or out

R/W

R

H'00

Undefined

H

H

pins of port 2. P2DDR cannot be read; if it is, an undefined value will be read.

Setting a P2DDR bit to 1 makes the corresponding port 2 pin an output pin, while clear to 0 makes the pin an input pin.

Bit

P2DDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It ret prior state after a manual reset, and in software standby mode. As the TPU and 8-bit tir initialized by a manual reset, the pin states are determined by the P2DDR and P2DR specifications.

P2DR is initialized to H'00 by a power-on reset, and in hardware standby mode. It retastate after a manual reset, and in software standby mode.

#### Port 2 Register (PORT2)

Bit	:	7	6	5	4	3	2	1
		P27	P26	P25	P24	P23	P22	P21
Initial valu	ie:	*	*	*	*	*	*	*
R/W	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins P27 to P20.

PORT2 is an 8-bit read-only register that shows the pin states. It cannot be written to. output data for the port 2 pins ( $P2_7$  to  $P2_0$ ) must always be performed on P2DR.

If a port 2 read is performed while P2DDR bits are set to 1, the P2DR values are read read is performed while P2DDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORT2 contents are determine states, as P2DDR and P2DR are initialized. PORT2 retains its prior state after a manu in software standby mode.

P2,/TIOCB5/
TMO1

The pin function is switched as shown below according to the comb the TPU channel 5 setting by bits MD3 to MD0 in TMDR5, bits IOB3 TIOR5, bits CCLR1 and CCLR0 in TCR5, bits OS3 to OS0 in TCSR P27DDR.

	output	TIOCB5 input*			
Pin function	TIOCB5	P2, input	P2, output	TN	
P27DDR	_	0	1		
TPU Channel 5 Setting	Table Below (1)	Table Below (2)			
OS3 to OS0	All 0				

5 Setting	(2)	(1)	(2)	(2)
MD3 to MD0	B'0000, B'01xx		B'0010	
IOB3 to IOB0	B'0000	B'0001 to B'0011	_	B'xx00
	B'0100 B'1xxx	B'0101 to		
		B'0111		
CCLR1, CCLR0	_	_	1	_
Output function	_	Output compare	_	_

output

(MD3 to MD0 = B'0000) and input capture is set (IOB3 t

output TIOCB5 input when TPU channel 5 is in normal operation

(1) B'0011

Other th

Other

PWM mode 2

than B'10

B'1xxx).

Note:

**TPU Channel** 

TPU Channel		
5 Setting	(2)	(1)
MD3 to MD0	B'0000,	B'01xx
IOA3 to IOA0	B'0000	B'0001 to
	B'0100	B'0011
	B'1xxx	B'0101 to
		B'0111
CCLR1,	_	_
CCLR0		
Output	_	Output
function		compare

P26DDR

NDER6 Pin function

Notes: 1. TIOCA5 input when TPU channel 5 is in normal operat (MD3 to MD0 = B'0000) and input capture is set (IOA3 B'1xxx).

2. TIOCB5 output is disabled.

TIOCA5 output

output

0

P2<sub>6</sub> output

TIOCA5 input\*1

(1)

B'0010

**PWM** 

mode 1

output\*2

Rev. 4.00 Feb 15, 2006 pag

Т

(1)

Other than B' PWM

mode

outpu

REJ09

Other than I

Е

P2, input

(2)

B'001x

B'xx00

		TMCI1 input		
TPU Channel				
4 Setting	(2)	(1)	(2)	(2)
MD3 to MD0	B'0000, B'01xx		B'0010	
IOB3 to IOB0	B'0000	B'0001 to	_	B'xx00
	B'0100	B'0011		
	B'1xxx	B'0101 to		
		B'0111		
CCLR1,	_	_	_	_
CCLR0				
Output	_	Output	_	_

TIOCB4 output

output

P

TIOCB4 inp

(1)

B'0011 Other th

Other than B'10 PWM

mode 2

P2, input

function

Pin function

TIOCB4 input when TPU channel 4 is in normal operation Note: (MD3 to MD0 = B'0000) and input capture is set (IOB3 t B'10xx).

compare

output

Rev. 4.00 Feb 15, 2006 page 222 of 900 REJ09B0291-0400

TPU Channel
4 Setting
MD3 to MD0
IOA3 to IOA0
CCLR1,
CCLR0

Pin function

9	` '	` '		
MD3 to MD0	B'0000,	B'01xx		
IOA3 to IOA0	B'0000	B'0001 to		
	B'0100	B'0011		
	B'1xxx	B'0101 to		
		B'0111		
CCLR1,	_	_		
CCLR0				
Output	_	Output		
function		compare		
		output		
Notes: 1. TIOCA4 input when TPU ( (MD3 to MD0 = B'0000) ar				
`		,		

TPU channel 4 is in normal operat 00) and input capture is set (IOA3 B'10xx).

**TIOCA4** output

(1)

P2₄ input

(1)

B'0010

**PWM** 

mode 1

output\*2

TMRI1 input

(2)

B'001x

B'xx00

TIOCA4 in

Other than I

(1)

Other than B'

PWM

mode

outpu

REJ0

Е

2. TIOCB4 output is disabled.

(2)

	TMCI0 input			
(2)	(1)	(2)	(2)	
B'0000		B'0010		
B'0000	B'0001 to	_	B'xx00	_
B'0100	B'0011			
B'1xxx	B'0101 to			
	B'0111			
_	_	_	_	_
	B'0000 B'0100	B'0000  B'0000 B'0001 to B'0100 B'0011  B'1xxx B'0101 to	(2) (1) (2)  B'0000 B'0010  B'0100 B'0011  B'1xxx B'0101 to	(2) (1) (2) (2)  B'0000 B'0010  B'0000 B'0001 to — B'xx00  B'0100 B'0011  B'1xxx B'0101 to

Output compare

output

TIOCD3 output

mode 2 output

P

TIOCD3 inp

(1)

B'0011 Other th

> Other than B'110 PWM

P2<sub>3</sub> input

TIOCD3 input when TPU channel 3 is in normal operation Note:

Output

function

Pin function

(MD3 to MD0 = B'0000) and input capture is set (IOD3 to B'10xx).

3 Setting	(2)	(1)	
MD3 to MD0	B'0	B'0000	
IOC3 to IOC0	B'0000	B'0001 to	
	B'0100	B'0011	
	B'1xxx	B'0101 to	
		B'0111	
CCLR2 to	_	_	
CCLR0			
Output	_	Output	
function		compare	
		output	

Pin function

TPU Channel

Notes: 1. TIOCC3 input when TPU channel 3 is in normal operation (MD3 to MD0 = B'0000) and input capture is set (IOC3 B'10xx).

TIOCC3 output

P2, input

(1)

B'0010

**PWM** 

mode 1

output\*2

TMRI0 input

(2)

B'001x

B'xx00

TIOCC3 in

Other than I

(1)

Other than B'101 PWM

mode:

outpu

REJ09

Е

- 2. TIOCD3 output is disabled.

  - When BFA = 1 or BFB = 1 in TMDR3, output is disable setting (2) applies.

Rev. 4.00 Feb 15, 2006 pag

(2)	(1)	(2)	(2)	(1)
B'0000		B'0010		B'0011
B'0000	B'0001 to	_	B'xx00	Other th
B'0100	B'0011			
B'1xxx	B'0101 to			
Í	B'0111			
_	_			Other
ĺ				than
				B'010
_	Output	_	_	PWM
	B'0000 B'0100	B'0000 B'0000 B'0100 B'11xxx B'0101 to B'0101 to B'0111 B'0111 B'01111	B'0000 B'0010  B'0000 B'0001 to B'0100 B'0011  B'1xxx B'0101 to B'0111  — — —	B'0000 B'0010  B'0000 B'0001 to B'0100  B'10100 B'0011  B'11xxx B'0101 to B'0111

output

mode 2

TIOCB3 inp

TIOCB3 input when TPU channel 3 is in normal operation Note: (MD3 to MD0 = B'0000) and input capture is set (IOB3 t B'10xx).

compare

output

Rev. 4.00 Feb 15, 2006 page 226 of 900

function

REJ09B0291-0400

TPU Channel					
3 Setting	(2)	(1)	(2)	(1)	(1)
MD3 to MD0	B'0	000	B'001x	B'0010	Е
IOA3 to IOA0	B'0000	B'0001 to	B'xx00	Oth	er than l
	B'0100	B'0011			
	B'1xxx	B'0101 to			
		B'0111			
CCLR2 to	_	_	_	_	Other
CCLR0					than
					B'001
Output	_	Output	_	PWM	PWM
function		compare		mode 1	mode
		output		output*2	outpu

TIOCA3 in


Notes: 1. TIOCA3 input when TPU channel 3 is in normal operat (MD3 to MD0 = B'0000) and input capture is set (IOA3 B'10xx).

2. TIOCB3 output is disabled.

RENESAS

REJ0

Figure 8.3 snows the port 3 pin configuration.



**Figure 8.3 Port 3 Pin Functions** 

### 8.4.2 Register Configuration

Table 8.6 shows the port 3 register configuration.

**Table 8.6** Port 3 Registers

Abbreviation	R/W	Initial Value*1	A
P3DDR	W	H'00	Ţ,
P3DR	R/W	H'00	H'
PORT3	R	Undefined	H'
P3ODR	R/W	H'00	H'
	P3DDR P3DR PORT3	P3DDR W P3DR R/W PORT3 R	P3DDR         W         H'00           P3DR         R/W         H'00           PORT3         R         Undefined

Notes: 1. Value of bits 5 to 0.

2. Lower 16 bits of the address.

Rev. 4.00 Feb 15, 2006 page 228 of 900

REJ09B0291-0400



pins of port 3. Bits 7 and 6 are reserved. P3DDR cannot be read; if it is, an undefined read.

Setting a P3DDR bit to 1 makes the corresponding port 3 pin an output pin, while clea to 0 makes the pin an input pin.

P3DDR is initialized to H'00 (bits 5 to 0) by a power-on reset, and in hardware standb retains its prior state after a manual reset, and in software standby mode. As the SCI is the pin states are determined by the P3DDR and P3DR specifications.

### Port 3 Data Register (P3DR)

Bit	:	7	6	5	4	3	2	1
		_	_	P35DR	P34DR	P33DR	P32DR	P31DR
Initial valu	ie:	Undefined	Undefined	0	0	0	0	0
R/W	:	_	_	R/W	R/W	R/W	R/W	R/W

P3DR is an 8-bit readable/writable register that stores output data for the port 3 pins (1)

Bits 7 and 6 are reserved; they return an undetermined value if read, and cannot be mo P3DR is initialized to H'00 (bits 5 to 0) by a power-on reset, and in hardware standby

retains its prior state after a manual reset, and in software standby mode.

REJ09

PORT3 is an 8-bit read-only register that shows the pin states. Writing of output data for pins  $(P3_5 \text{ to } P3_0)$  must always be performed on P3DR.

Bits 7 and 6 are reserved; they return an undetermined value if read, and cannot be mod

If a port 3 read is performed while P3DDR bits are set to 1, the P3DR values are read. I read is performed while P3DDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORT3 contents are determined states, as P3DDR and P3DR are initialized. PORT3 retains its prior state after a manual in software standby mode.

## Port 3 Open Drain Control Register (P3ODR)

Bit	:	7	6	5	4	3	2	1
		_	_	P35ODR	P34ODR	P33ODR	P32ODR	P31ODR
Initial value	:	Undefined	Undefined	0	0	0	0	0
R/W				R/W	R/W	R/W	R/W	R/W

P3ODR is an 8-bit readable/writable register that controls the PMOS on/off status for epin (P3 $_5$  to P3 $_0$ ).

Bits 7 and 6 are reserved; they return an undetermined value if read, and cannot be mod

Setting a P3ODR bit to 1 makes the corresponding port 3 pin an NMOS open-drain out while clearing the bit to 0 makes the pin a CMOS output pin.

P3ODR is initialized to H'00 (bits 5 to 0) by a power-on reset, and in hardware standby retains its prior state after a manual reset, and in software standby mode.

Rev. 4.00 Feb 15, 2006 page 230 of 900

REJ09B0291-0400



bit C/A in the S0	CI1 SMR, bits	CKE0 and (	CKE1 in SCF	R, and ∣					
CKE1		0							
C/A		0							
CKE0	(	)	1	_					
P35DDR	0	0 1 —							
Pin function	P3 <sub>5</sub>	P3₅	SCK1	SC					

Notes: 1. When P35ODR = 1, the pin becomes on NMOS open-2. When this pin is used as an external interrupt input, it s

1

P3,

output pin\*1 output pin\*1

output pin\*1 output pin\*1 output pin\*1

IRQ5 interrupt input pin\*2

SCK<sub>0</sub>

Rev. 4.00 Feb 15, 2006 pag

REJ09

SCK0

output pin\*1

bit P3

Notes:	1.	Whe	n P34ODR = 1, the
	2.	Whe	n this pin is used a
		ucod	lac an input/output

P34DDR

Pin function

used as an input/output pin with other functions. P3/SCK0/IRQ4 The pin function is switched as shown below according to the com bit C/A in the SCI0 SMR, bits CKE0 and CKE1 in SCR, and bit P3 CKE1  $C/\overline{A}$ 0 1 CKE<sub>0</sub> 1

0

P3,

input pin

input pin

IRQ4 interrupt input pin\*2 e pin becomes an NMOS openas an external interrupt input, it s used as an input/output pin with other functions.

	bit RE in the SCI0 SCR, and bit P32DDR.							
	RE							
	P32DDR	0	1					
	Pin function	P3 <sub>2</sub> input pin	P3 <sub>2</sub> output pin*	RxD0				
	Note: * When P32ODR = 1, the pin becomes an NMOS open-							
P3 <sub>1</sub> /TxD1	The pin function is switched as shown below according bit TE in the SCI1 SCR, and bit P31DDR.			the comb				
	TE		0					
	P31DDR	0	1					
	Pin function	P3₁ input pin	P3, output pin*	TxD1				
	Note: * Whe	n P310DR = 1, the p	oin becomes an NMO	S open-d				
P3,/TxD0	The pin function	is switched as show	n below according to	the comb				

bit TE in the SCI0 SCR, and bit P30DDR. TE

1 0 P30DDR P3<sub>o</sub> output pin\* P3<sub>o</sub> input pin Pin function When P30ODR = 1, the pin becomes an NMOS open-d


TxD0 d

The piritunction is switched as shown below according to the comb

Rev. 4.00 Feb 15, 2006 page 232 of 900

RENESAS

REJ09B0291-0400



**Figure 8.4 Port 4 Pin Functions** 

#### 8.5.2 **Register Configuration**

Table 8.8 shows the port 4 register configuration. Port 4 is an input-only port, and doe data direction register or data register.

**Table 8.8 Port 4 Registers** 

Name	Abbreviation	R/W	Initial Value	4
Port 4 register	PORT4	R	Undefined	H

Lower 16 bits of the address. Note:

PORT4 is an 8-bit read-only port. A read always returns the pin states. Writes are inval

#### 8.5.3 Pin Functions

Port 4 pins also function as A/D converter analog input pins (AN0 to AN7) and D/A coanalog output pins (DA0 and DA1).

## 8.6 **Port A**

#### 8.6.1 Overview

Port A is an 4-bit I/O port. Port A pins also function as address bus outputs. The pin function according to the operating mode.

Port A has a built-in MOS input pull-up function that can be controlled by software.

Figure 8.5 shows the port A pin configuration.

Rev. 4.00 Feb 15, 2006 page 234 of 900

REJ09B0291-0400

RENESAS

Pin functions in modes 4 and 5	Pin functions in mode 6*
A <sub>19</sub> (output)	PA <sub>3</sub> (input)/A <sub>19</sub> (output)
A <sub>18</sub> (output)	PA <sub>2</sub> (input)/A <sub>18</sub> (output)
A <sub>17</sub> (output)	PA <sub>1</sub> (input)/A <sub>17</sub> (output)
A <sub>16</sub> (output)	PA <sub>0</sub> (input)/A <sub>16</sub> (output)
Note: * Modes 1 to 3 are not available Modes 2, 3, 6, and 7 are not a	on the F-ZTAT version. vailable on the ROMless version.

**Figure 8.5 Port A Pin Functions** 

## 8.6.2 Register Configuration

Table 8.9 shows the port A register configuration.

**Table 8.9 Port A Registers** 

Name	Abbreviation	R/W	Initial Value*1	,
Port A data direction register	PADDR	W	H'0	Ī
Port A data register	PADR	R/W	H'0	ı
Port A register	PORTA	R	Undefined	I
Port A MOS pull-up control register	PAPCR	R/W	H'0	ı
Port A open-drain control register	PAODR	R/W	H'0	ı

Notes: 1. Value of bits 3 to 0.

2. Lower 16 bits of the address.



pins of port A. PADDR cannot be read; if it is, an undefined value will be read. Bits 7 reserved.

PADDR is initialized to H'0 (bits 3 to 0) by a power-on reset and in hardware standby it retains its prior state after a manual reset, and in software standby mode. The OPE bit i is used to select whether the address output pins retain their output state or become high impedance when a transition is made to software standby mode.

- Modes 1, 2, 3, and 7\* Setting a PADDR bit to 1 makes the corresponding port A pin an output port, while the bit to 0 makes the pin an input port.
- Modes 4 and 5

PA0DDR. Mode 6\*

The corresponding port A pins are address outputs irrespective of the value of bits I

Setting a PADDR bit to 1 makes the corresponding port A pin an address output wh

the bit to 0 makes the pin an input port.

Note: \* Modes 1 to 3 are not available on the F-ZTAT version. Modes 2, 3, 6, and 7 are not available on the ROMless version.

Rev. 4.00 Feb 15, 2006 page 236 of 900

REJ09B0291-0400



Bits 7 to 4 are reserved; they return an undetermined value if read, and cannot be mod

PADR is initialized to H'0 (bits 3 to 0) by a power-on reset, and in hardware standby retains its prior state after a manual reset, and in software standby mode.

## Port A Register (PORTA)

Bit	:	7	6	5	4	3	2	1
		_	_		_	PA3	PA2	РА
Initial value	<b>:</b>	Undefined	Undefined	Undefined	Undefined	*	*	_
R/W	:	_	_	_	_	R	R	R

Note: \* Determined by state of pins PA<sub>3</sub> to PA<sub>0</sub>.

PORTA is an 8-bit read-only register that shows the pin states. It cannot be written to output data for the port A pins (PA<sub>3</sub> to PA<sub>0</sub>) must always be performed on PADR.

Bits 7 to 4 are reserved; they return an undetermined value if read, and cannot be mod

If a port A read is performed while PADDR bits are set to 1, the PADR values are read read is performed while PADDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTA contents are determine states, as PADDR and PADR are initialized. PORTA retains its prior state after a man and in software standby mode.

Note: \* Modes 1 to 3 are not available on the F-ZTAT version.

Modes 2, 3, 6, and 7 are not available on the ROMless version.

incorporated into port A on an individual bit basis.

Bits 7 to 4 are reserved; they return an undetermined value if read, and cannot be modified

a PADDR bit is cleared to 0 (input port setting), setting the corresponding PAPCR bit the MOS input pull-up for the corresponding pin.

Bits 3 to 0 are valid in modes 1, 2, 3, 6, and 7, and all the bits are invalid in modes 4 and

PAPCR is initialized to H'0 (bits 3 to 0) by a power-on reset, and in hardware standby retains its prior state after a manual reset, and in software standby mode.

#### Port A Open Drain Control Register (PAODR)

Bit	:	7	6	5	4	3	2	1
		_	_	_	_	PA3ODR	PA2ODR	PA10DR
Initial val	lue:	Undefined	Undefined	Undefined	Undefined	0	0	0

R/W

R/W

R/W

PAODR is an 8-bit readable/writable register that controls whether PMOS is on or off port A pin (PA<sub>3</sub> to PA<sub>0</sub>).

Bits 7 to 4 are reserved; they return an undetermined value if read, and cannot be modi

All bits are valid in modes 1, 2, 3, and 7.\*

Setting a PAODR bit to 1 makes the corresponding port A pin an NMOS open-drain or clearing the bit to 0 makes the pin a CMOS output.

PAODR is initialized to H'0 (bits 3 to 0) by a power-on reset, and in hardware standby

retains its prior state after a manual reset, and in software standby mode.

Note: \* Modes 1 to 3 are not available on the F-ZTAT version.

Modes 2, 3, 6, and 7 are not available on the ROMless version.

Rev. 4.00 Feb 15, 2006 page 238 of 900

REJ09B0291-0400

R/W






Figure 8.6 Port A Pin Functions (Modes 1, 2, 3, and 7)\*

**Modes 4 and 5:** In modes 4 and 5, the lower 4 bits of port A are designated as address automatically.

Port A pin functions in modes 4 and 5 are shown in figure 8.7.




Figure 8.7 Port A Pin Functions (Modes 4 and 5)

**Mode 6\*:** In mode  $6^*$ , port A pins function as address outputs or input ports. Input or be specified on an individual bit basis. Setting a PADDR bit to 1 makes the correspon pin an address output, while clearing the bit to 0 makes the pin an input port.

Port A pin functions in mode 6 are shown in figure 8.8.

Note: \* Modes 1 to 3 are not available on the F-ZTAT version. Modes 2, 3, 6, and 7 are not available on the ROMless version.

Rev. 4.00 Feb 15, 2006 pag

RENESAS

REJ09

#### rigure 8.8 Port A Pin Functions (Mode 6)

#### 8.6.4 MOS Input Pull-Up Function

input pull-up function can be used in modes 1, 2, 3, 6, and 7\*, and cannot be used in modes 5. MOS input pull-up can be specified as on or off on an individual bit basis.

Port A has a built-in MOS input pull-up function that can be controlled by software. The

When a PADDR bit is cleared to 0, setting the corresponding PAPCR bit to 1 turns on input pull-up for that pin.

The MOS input pull-up function is in the off state after a power-on reset, and in hardward mode. The prior state is retained after a manual reset, and in software standby mode.

Table 8.10 summarizes the MOS input pull-up states.

**Table 8.10 MOS Input Pull-Up States (Port A)** 

Modes		Hardware Power-On Standby Reset Mode		Manual Reset	Software Standby Mode	lı C
1 to 3, 6, 7*	PA <sub>3</sub> to PA <sub>0</sub>	OFF	OFF	ON/OFF	ON/OFF	C
4, 5	PA <sub>3</sub> to PA <sub>0</sub>	<del></del>		OFF	OFF	C

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PADDR = 0 and PAPCR = 1; otherwise off.

Note: \* Modes 1 to 3 are not available on the F-ZTAT version.

Modes 2, 3, 6, and 7 are not available on the ROMless version.

Rev. 4.00 Feb 15, 2006 page 240 of 900

REJ09B0291-0400

RENESAS

Figure 8.9 shows the port B pin configuration.

	Port B pins	Pin functions in modes 1, 4, a
<b>—</b>	PB <sub>7</sub> /A <sub>15</sub>	A <sub>15</sub> (output)
<b>←</b>	PB <sub>6</sub> /A <sub>14</sub>	A <sub>14</sub> (output)
<b>←</b>	$PB_5/A_{13}$	A <sub>13</sub> (output)
<b>←</b>	$PB_4/A_{12}$	A <sub>12</sub> (output)
Port B	$PB_3/A_{11}$	A <sub>11</sub> (output)
<b>←</b>	$PB_2/A_{10}$	A <sub>10</sub> (output)
4	PB <sub>1</sub> /A <sub>9</sub>	A <sub>9</sub> (output)
-		
<b>←→</b>	PB <sub>0</sub> /A <sub>8</sub>	A <sub>8</sub> (output)
<b>←</b>		A <sub>8</sub> (output)  Pin functions in modes 3 and
<b>▼</b> ► Pin functions in m	nodes 2 and 6*	
Pin functions in m PB <sub>7</sub> (input)/A <sub>15</sub> (out	nodes 2 and 6*	Pin functions in modes 3 and
Pin functions in m PB <sub>7</sub> (input)/A <sub>15</sub> (out PB <sub>6</sub> (input)/A <sub>14</sub> (out	nodes 2 and 6* Eput)	Pin functions in modes 3 and PB <sub>7</sub> (I/O)
Pin functions in m PB <sub>7</sub> (input)/A <sub>15</sub> (out PB <sub>6</sub> (input)/A <sub>14</sub> (out PB <sub>5</sub> (input)/A <sub>13</sub> (out	nodes 2 and 6* iput) iput)	Pin functions in modes 3 and PB <sub>7</sub> (I/O) PB <sub>6</sub> (I/O)
Pin functions in m PB <sub>7</sub> (input)/A <sub>15</sub> (out PB <sub>6</sub> (input)/A <sub>14</sub> (out PB <sub>5</sub> (input)/A <sub>13</sub> (out PB <sub>4</sub> (input)/A <sub>12</sub> (out	podes 2 and 6*  iput)  iput)  iput)  iput)	Pin functions in modes 3 and PB <sub>7</sub> (I/O) PB <sub>6</sub> (I/O) PB <sub>5</sub> (I/O)
Pin functions in m PB <sub>7</sub> (input)/A <sub>15</sub> (out PB <sub>6</sub> (input)/A <sub>14</sub> (out PB <sub>5</sub> (input)/A <sub>13</sub> (out PB <sub>4</sub> (input)/A <sub>12</sub> (out PB <sub>3</sub> (input)/A <sub>11</sub> (out	nodes 2 and 6*  Eput)  Eput)  Eput)  Eput)  Eput)	Pin functions in modes 3 and  PB <sub>7</sub> (I/O)  PB <sub>6</sub> (I/O)  PB <sub>5</sub> (I/O)  PB <sub>4</sub> (I/O)
	podes 2 and 6*  sput) sput) sput) sput) sput) sput) sput)	Pin functions in modes 3 and  PB <sub>7</sub> (I/O)  PB <sub>6</sub> (I/O)  PB <sub>5</sub> (I/O)  PB <sub>4</sub> (I/O)  PB <sub>3</sub> (I/O)

Modes 2, 3, 6, and 7 are not available on the ROMless version.

Figure 8.9 Port B Pin Functions



Port	ВМС	S pull-up control register	F
Note	): *	Lower 16 bits of the addre	ss.

Port B register

Initial value :

## Port B Data Direction Register (PBDDR)

RDDR is an 8-bit write-only register, the individual bits of which specify in

0

PBDDR is initialized to H'00 by a power-on reset and in hardware standby mode. It ret

**PORTB** 

**PBPCR** 

R

4

0

PB4DDR PB3DDR

R/W

3

0

Undefined

2

PB2DDR

0

H'00

H

H

1

PB1DDR

0

W

PBDDR is an 8-bit write-only register, the individual bits of which specify input or out pins of port B. PBDDR cannot be read; if it is, an undefined value will be read.

0

prior state after a manual reset, and in software standby mode. The OPE bit in SBYCR select whether the address output pins retain their output state or become high-impedar transition is made to software standby mode.

- Modes 1, 4, and 5\*
- Modes 1, 4, and 5.
   The corresponding port B pins are address outputs irrespective of the value of the P

Modes 2 and 6\*
Setting a PBDDR bit to 1 makes the corresponding port B pin an address output, we clearing the bit to 0 makes the pin an input port.

the bit to 0 makes the pin an input port.

- Modes 3 and 7\*
   Setting a PBDDR bit to 1 makes the corresponding port B pin an output port, while
- Note: \* Modes 1 to 3 are not available on the F-ZTAT version.

Modes 2, 3, 6, and 7 are not available on the ROMless version.

Rev. 4.00 Feb 15, 2006 page 242 of 900 REJ09B0291-0400

400 **2**CNG

RENESAS

PBDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It ret state after a manual reset, and in software standby mode.

#### Port B Register (PORTB)

Bit	:	/	6	5	4	3	2	1	
		PB7	PB6	PB5	PB4	PB3	PB2	PB1	
Initial value	:	*	*	*	*	*	*	*	
R/W	:	R	R	R	R	R	R	R	
Note: * Determined by state of pins PB <sub>7</sub> to PB <sub>0</sub>									

Note: \* Determined by state of pins PB<sub>7</sub> to PB<sub>0</sub>.

PORTB is an 8-bit read-only register that shows the pin states. It cannot be written to output data for the port B pins (PB<sub>7</sub> to PB<sub>0</sub>) must always be performed on PBDR.

If a port B read is performed while PBDDR bits are set to 1, the PBDR values are read read is performed while PBDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTB contents are determine states, as PBDDR and PBDR are initialized. PORTB retains its prior state after a man in software standby mode.

incorporated into port B on an individual bit basis.

When a PBDDR bit is cleared to 0 (input port setting) in mode 2, 3, 6, or 7\*, setting the corresponding PBPCR bit to 1 turns on the MOS input pull-up for the corresponding pi

PBPCR is initialized to H'00 by a power-on reset, and in hardware standby mode. It ret prior state after a manual reset, and in software standby mode.

Modes 1 to 3 are not available on the F-ZTAT version. Note: Modes 2, 3, 6, and 7 are not available on the ROMless version.

#### **Pin Functions** 8.7.3

Modes 1, 4, and 5\*: In modes 1, 4, and 5\*, port B pins are automatically designated as outputs.

Port B pin functions in modes 1, 4, and 5 are shown in figure 8.10.




Figure 8.10 Port B Pin Functions (Modes 1, 4, and 5)\*

Note: \* Modes 1 to 3 are not available on the F-ZTAT version.

Modes 2, 3, 6, and 7 are not available on the ROMless version.

Rev. 4.00 Feb 15, 2006 page 244 of 900

REJ09B0291-0400






Figure 8.11 Port B Pin Functions (Modes 2 and 6)\*

**Modes 3 and 7\*:** In modes 3 and 7\*, port B pins function as I/O ports. Input or output specified for each pin on an individual bit basis. Setting a PBDDR bit to 1 makes the corresponding port B pin an output port, while clearing the bit to 0 makes the pin an in

Port B pin functions in modes 3 and 7 are shown in figure 8.12.




Figure 8.12 Port B Pin Functions (Modes 3 and 7)\*

Note: \* Modes 1 to 3 are not available on the F-ZTAT version.

Modes 2, 3, 6, and 7 are not available on the ROMless version.

Rev. 4.00 Feb 15, 2006 pag



REJ0

The MOS input pull-up function is in the off state after a power-on reset, and in hardward mode. The prior state is retained after a manual reset, and in software standby mode.

Table 8.12 summarizes the MOS input pull-up states.

**Table 8.12** MOS Input Pull-Up States (Port B)

Modes	Power-On Reset	Hardware Standby Mode	Manual Reset	Software Standby Mode	Ir O
1, 4, 5*	OFF	OFF	OFF	OFF	0
2, 3, 6, 7*	<del>_</del>		ON/OFF	ON/OFF	0

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PBDDR = 0 and PBPCR = 1; otherwise off.

Note: \* Modes 1 to 3 are not available on the F-ZTAT version.

Modes 2, 3, 6, and 7 are not available on the ROMless version.

REJ09B0291-0400



Figure 8.13 shows the port C pin configuration.

	Port C pins	Pin functions in modes 1, 4, a
	→ PC <sub>7</sub> /A <sub>7</sub>	A <sub>7</sub> (output)
	→ PC <sub>6</sub> /A <sub>6</sub>	A <sub>6</sub> (output)
	→ PC <sub>5</sub> /A <sub>5</sub>	A <sub>5</sub> (output)
D = =1 0	→ PC <sub>4</sub> /A <sub>4</sub>	A <sub>4</sub> (output)
Port C	→ PC <sub>3</sub> /A <sub>3</sub>	A <sub>3</sub> (output)
	→ PC <sub>2</sub> /A <sub>2</sub>	A <sub>2</sub> (output)
	→ PC <sub>1</sub> /A <sub>1</sub>	A <sub>1</sub> (output)
	PC <sub>0</sub> /A <sub>0</sub>	A <sub>0</sub> (output)
Pin functio	PC <sub>0</sub> /A <sub>0</sub> ons in modes 2 and 6*	A <sub>0</sub> (output)  Pin functions in modes 3 and
PC <sub>7</sub> (input)	ons in modes 2 and $6^{st}$	Pin functions in modes 3 and
PC <sub>7</sub> (input) PC <sub>6</sub> (input)	ons in modes 2 and 6* /A <sub>7</sub> (output)	Pin functions in modes 3 and PC <sub>7</sub> (I/O)
PC <sub>7</sub> (input) PC <sub>6</sub> (input) PC <sub>5</sub> (input)	ons in modes 2 and 6* /A <sub>7</sub> (output) /A <sub>6</sub> (output)	Pin functions in modes 3 and PC <sub>7</sub> (I/O) PC <sub>6</sub> (I/O)
$PC_7$ (input) $PC_6$ (input) $PC_5$ (input) $PC_4$ (input)	ons in modes 2 and $6^*$ $/A_7$ (output) $/A_6$ (output) $/A_5$ (output)	Pin functions in modes 3 and PC <sub>7</sub> (I/O) PC <sub>6</sub> (I/O) PC <sub>5</sub> (I/O)
$PC_7$ (input) $PC_6$ (input) $PC_5$ (input) $PC_4$ (input) $PC_3$ (input)	ons in modes 2 and $6^*$ $/A_7$ (output) $/A_6$ (output) $/A_5$ (output) $/A_4$ (output)	Pin functions in modes 3 and $^{\circ}$ PC <sub>7</sub> (I/O) PC <sub>6</sub> (I/O) PC <sub>5</sub> (I/O) PC <sub>4</sub> (I/O)
PC <sub>7</sub> (input) PC <sub>6</sub> (input) PC <sub>5</sub> (input) PC <sub>4</sub> (input) PC <sub>3</sub> (input) PC <sub>2</sub> (input)	ons in modes 2 and 6*  /A <sub>7</sub> (output) /A <sub>6</sub> (output) /A <sub>5</sub> (output) /A <sub>4</sub> (output) /A <sub>3</sub> (output)	Pin functions in modes 3 and $^{\circ}$ PC <sub>7</sub> (I/O) PC <sub>6</sub> (I/O) PC <sub>5</sub> (I/O) PC <sub>4</sub> (I/O) PC <sub>3</sub> (I/O)

**Figure 8.13 Port C Pin Functions** 

Modes 2, 3, 6, and 7 are not available on the ROMless version.



Port C	MOS	pull-up	contro	l regis	ster	
Note:	* [	_ower 1	6 bits c	f the	addres	3

Port C register

Initial value

# Port C Data Direction Register (PCDDR)

Bit	:	7	6	5	4	3	2	
		PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	

0

R/W W W W W W

**PORTC** 

**PCPCR** 

0

R

0

R/W

0

Undefined

0

W

H'00

H

H

1

0

W

PC1DDI

PCDDR is an 8-bit write-only register, the individual bits of which specify input or out pins of port C. PCDDR cannot be read; if it is, an undefined value will be read.

PCDDR is initialized to H'00 by a power-on reset and in hardware standby mode. It ret prior state after a manual reset, and in software standby mode. The OPE bit in SBYCR select whether the address output pins retain their output state or become high-impedar transition is made to software standby mode.

- Modes 1, 4, and  $5^*$
- The corresponding port C pins are address outputs irrespective of the value of the P

Modes 2 and 6\* Setting a PCDDR bit to 1 makes the corresponding port C pin an address output, w clearing the bit to 0 makes the pin an input port.

the bit to 0 makes the pin an input port.

 Modes 3 and 7\* Setting a PCDDR bit to 1 makes the corresponding port C pin an output port, while

Modes 1 to 3 are not available on the F-ZTAT version. Note:

Modes 2, 3, 6, and 7 are not available on the ROMless version.

Rev. 4.00 Feb 15, 2006 page 248 of 900 REJ09B0291-0400

RENESAS

PCDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It ret state after a manual reset, and in software standby mode.

#### **Port C Register (PORTC)**

Bit	:	7	6	5	4	3	2	1
		PC7	PC6	PC5	PC4	PC3	PC2	PC1
Initial value	:	*	*	*	*	*	*	*
R/W	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins PC<sub>7</sub> to PC<sub>0</sub>.

PORTC is an 8-bit read-only register that shows the pin states. It cannot be written to. output data for the port C pins (PC<sub>2</sub> to PC<sub>0</sub>) must always be performed on PCDR.

If a port C read is performed while PCDDR bits are set to 1, the PCDR values are read read is performed while PCDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTC contents are determined states, as PCDDR and PCDR are initialized. PORTC retains its prior state after a man in software standby mode.

Rev. 4.00 Feb 15, 2006 pag

REJ09

incorporated into port C on an individual bit basis.

When a PCDDR bit is cleared to 0 (input port setting) in mode 2, 3, 6, or 7\*, setting the corresponding PCPCR bit to 1 turns on the MOS input pull-up for the corresponding principle.

PCPCR is initialized to H'00 by a power-on reset, and in hardware standby mode. It ret prior state after a manual reset, and in software standby mode.

Modes 1 to 3 are not available on the F-ZTAT version. Note: Modes 2, 3, 6, and 7 are not available on the ROMless version.

#### **Pin Functions** 8.8.3

Modes 1, 4, and 5\*: In modes 1, 4, and 5\*, port C pins are automatically designated as outputs.

Port C pin functions in modes 1, 4, and 5 are shown in figure 8.14.




Figure 8.14 Port C Pin Functions (Modes 1, 4, and 5)\*

Note: \* Modes 1 to 3 are not available on the F-ZTAT version.

Modes 2, 3, 6, and 7 are not available on the ROMless version.

Rev. 4.00 Feb 15, 2006 page 250 of 900

REJ09B0291-0400

RENESAS




Figure 8.15 Port C Pin Functions (Modes 2 and 6)\*

**Modes 3 and 7\*:** In modes 3 and 7\*, port C pins function as I/O ports. Input or output specified for each pin on an individual bit basis. Setting a PCDDR bit to 1 makes the corresponding port C pin an output port, while clearing the bit to 0 makes the pin an in

Port C pin functions in modes 3 and 7 are shown in figure 8.16.




Figure 8.16 Port C Pin Functions (Modes 3 and 7)\*

Note: \* Modes 1 to 3 are not available on the F-ZTAT version.

Modes 2, 3, 6, and 7 are not available on the ROMless version.



The MOS input pull-up function is in the off state after a power-on reset, and in hardward mode. The prior state is retained after a manual reset, and in software standby mode.

Table 8.14 summarizes the MOS input pull-up states.

Table 8.14 MOS Input Pull-Up States (Port C)

Modes	Power-On Reset	Hardware Standby Mode	Manual Reset	Software Standby Mode	Ir O
1, 4, 5*	OFF	OFF	OFF	OFF	0
2, 3, 6, 7*	<del>_</del>		ON/OFF	ON/OFF	0

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PCDDR = 0 and PCPCR = 1; otherwise off.

Note: \* Modes 1 to 3 are not available on the F-ZTAT version.

Modes 2, 3, 6, and 7 are not available on the ROMless version.



Figure 8.17 shows the port D pin configuration.




Figure 8.17 Port D Pin Functions



Port D	MC	S pull-up control register	PDPCR
Note:	*	Lower 16 bits of the addre	SS.

Port D register

Initial value:

Port D Data Direction Register (PDDDR)

Bit	:	7	6	5	4	3	2	
		PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	

R/W W W W W W W

0

0

**PORTD** 

Undefined

0

H'00

H

H

1

PD1DDR

0

W

R

0

R/W

0

PDDDR is an 8-bit write-only register, the individual bits of which specify input or out pins of port D. PDDDR cannot be read; if it is, an undefined value will be read..

prior state after a manual reset, and in software standby mode.

Modes 1, 2, 4, 5, and  $6^*$ The input/output direction specification by PDDDR is ignored, and port D is autom designated for data I/O. Modes 3 and 7\*

Setting a PDDDR bit to 1 makes the corresponding port D pin an output port, while

PDDDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It re

the bit to 0 makes the pin an input port.

Modes 1 to 3 are not available on the F-ZTAT version. Note: Modes 2, 3, 6, and 7 are not available on the ROMless version.

Rev. 4.00 Feb 15, 2006 page 254 of 900 REJ09B0291-0400

RENESAS

PDDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It ret state after a manual reset, and in software standby mode.

#### Port D Register (PORTD)

2 Bit 7 6 5 4 3 1 PD7 PD6 PD5 PD4 PD3 PD2 PD1 \_\_\_\* \_\_\_\* \_\_\_\* \_\_\* \_\_\* \_\_\* Initial value: R/W R R R R R R R

Note: \* Determined by state of pins PD<sub>7</sub> to PD<sub>0</sub>.

PORTD is an 8-bit read-only register that shows the pin states. It cannot be written to output data for the port D pins (PD<sub>2</sub> to PD<sub>0</sub>) must always be performed on PDDR.

If a port D read is performed while PDDDR bits are set to 1, the PDDR values are rear read is performed while PDDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTD contents are determine states, as PDDDR and PDDR are initialized. PORTD retains its prior state after a man and in software standby mode.

incorporated into port D on an individual bit basis.

When a PDDDR bit is cleared to 0 (input port setting) in mode 3 or 7, setting the corresponding to the correspondi PDPCR bit to 1 turns on the MOS input pull-up for the corresponding pin.

PDPCR is initialized to H'00 by a power-on reset, and in hardware standby mode. It ret prior state after a manual reset, and in software standby mode.

Rev. 4.00 Feb 15, 2006 page 256 of 900

REJ09B0291-0400

RENESAS




Figure 8.18 Port D Pin Functions (Modes 1, 2, 4, 5, and 6)\*

**Modes 3 and 7\*:** In modes 3 and 7\*, port D pins function as I/O ports. Input or output specified for each pin on an individual bit basis. Setting a PDDDR bit to 1 makes the corresponding port D pin an output port, while clearing the bit to 0 makes the pin an in

Note: \* Modes 1 to 3 are not available on the F-ZTAT version.

Modes 2, 3, 6, and 7 are not available on the ROMless version.

Port D pin functions in modes 3 and 7 are shown in figure 8.19.




Figure 8.19 Port D Pin Functions (Modes 3 and 7)\*



The MOS input pull-up function is in the off state after a power-on reset, and in hardwa mode. The prior state is retained after a manual reset, and in software standby mode.

Table 8.16 summarizes the MOS input pull-up states.

Table 8.16 MOS Input Pull-Up States (Port D)

Modes	Power-On Reset	Hardware Standby Mode	Manual Reset	Software Standby Mode	In O
1, 2, 4 to 6*	OFF	OFF	OFF	OFF	0
3, 7*			ON/OFF	ON/OFF	0

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PDDDR = 0 and PDPCR = 1; otherwise off.

Modes 1 to 3 are not available on the F-ZTAT version. Note: \*

Modes 2, 3, 6, and 7 are not available on the ROMless version.

Figure 8.20 shows the port E pin configuration.




Figure 8.20 Port E Pin Functions



Port E	МО	S pull-up control register	Р
Note:	*	Lower 16 bits of the address	SS.

Port E register

Initial value:

R/W

Port E Data Direction Register (PEDDR)

			•	
Bit	:	7	6	

5 PE7DDR PE6DDR PE5DDR 0

W

PEDDR is an 8-bit write-only register, the individual bits of which specify input or out

0

W

PEDDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It re

to 1 makes the corresponding port E pin an output port, while clearing the bit to 0 n

Setting a PEDDR bit to 1 makes the corresponding port E pin an output port, while

0

W

**PORTE** 

**PEPCR** 

R

4

0

W

PE4DDR PE3DDR

R/W

3

0

W

Undefined

2

PE2DDR

0

W

H'00

H

H

1

PE1DDR

0

W

pins of port E. PEDDR cannot be read; if it is, an undefined value will be read.

prior state after a manual reset, and in software standby mode.

- Modes 1, 2, 4, 5, and  $6^*$ 
  - When 8-bit bus mode has been selected, port E pins function as I/O ports. Setting a

pin an input port. When 16-bit bus mode has been selected, the input/output direction specification by

ignored, and port E is designated for data I/O.

For details of 8-bit and 16-bit bus modes, see section 6, Bus Controller.

Modes 3 and 7\*

bit to 0 makes the pin an input port.

Modes 1 to 3 are not available on the F-ZTAT version. Note: \* Modes 2, 3, 6, and 7 are not available on the ROMless version.

Rev. 4.00 Feb 15, 2006 page 260 of 900 REJ09B0291-0400



PEDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It ret state after a manual reset, and in software standby mode.

#### **Port E Register (PORTE)**

Bit	:	7	6	5	4	3	2	1
		PE7	PE6	PE5	PE4	PE3	PE2	PE1
Initial value	:	*	*	*	*	*	*	*
R/W	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins PE7 to PE0.

PORTE is an 8-bit read-only register that shows the pin states. It cannot be written to. output data for the port E pins ( $PE_7$  to  $PE_9$ ) must always be performed on PEDR.

If a port E read is performed while PEDDR bits are set to 1, the PEDR values are read read is performed while PEDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTE contents are determined states, as PEDDR and PEDR are initialized. PORTE retains its prior state after a manual in software standby mode.

#### Port E MOS Pull-Up Control Register (PEPCR)

Bit	:	7	6	5	4	3	2	1
		PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCF
Initial value	:	0	0	0	0	0	0	0
R/W		R/W						

PEPCR is an 8-bit readable/writable register that controls the MOS input pull-up func incorporated into port E on an individual bit basis.



Modes 1, 2, 4, 5, and 6\*: In modes 1, 2, 4, 5, and 6\*, when 8-bit access is designated as bus mode is selected, port E pins are automatically designated as I/O ports. Setting a Pl to 1 makes the corresponding port E pin an output port, while clearing the bit to 0 makes an input port.

When 16-bit bus mode is selected, the input/output direction specification by PEDDR is and port E is designated for data I/O.

Port E pin functions in modes 1, 2, 4, 5, and 6 are shown in figure 8.21.




Figure 8.21 Port E Pin Functions (Modes 1, 2, 4, 5, and 6)\*

REJ09B0291-0400






Figure 8.22 Port E Pin Functions (Modes 3 and 7) $^*$ 

Rev. 4.00 Feb 15, 2006 pag

REJO

The MOS input pull-up function is in the off state after a power-on reset, and in hardward mode. The prior state is retained after a manual reset, and in software standby mode.

Table 8.18 summarizes the MOS input pull-up states.

Table 8.18 MOS Input Pull-Up States (Port E)

Modes		Power-On Reset	Standby Mode	Manual Reset	Standby Mode	lı C
3, 7*		OFF	OFF	ON/OFF	ON/OFF	C
1, 2, 4 to 6*	8-bit bus					
	16-bit bus	<del></del> ;		OFF	OFF	C

Hardwara

Coffware

Legend:

OFF: MOS input pull-up is always off.


ON/OFF: On when PEDDR = 0 and PEPCR = 1; otherwise off.

Note: \* Modes 1 to 3 are not available on the F-ZTAT version.

Modes 2, 3, 6, and 7 are not available on the ROMless version.

The interrupt input pins (IRQ0 to IRQ3) are Schmitt-triggered inputs.

Figure 8.23 shows the port F pin configuration.



**Figure 8.23 Port F Pin Functions** 

Rev. 4.00 Feb 15, 2006 pag REJ0



Port F	egi	ister POR	TF
Notes:	1.	Lower 16 bits of the address.	
	2.	Initial value depends on the r	node.

## Port F Data Direction Register (PFDDR)

Bit

	PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDI
Modes 1, 2, 4	, 5, 6*						
Initial value:	1	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W
Modes 3 and	7*						

5

R

4

3

Undefined

2

W

H

0

W

Initial value: R/W W W W W W

PFDDR is an 8-bit write-only register, the individual bits of which specify input or out pins of port F. PFDDR cannot be read; if it is, an undefined value will be read.

PFDDR is initialized by a power-on reset, and in hardware standby mode, to H'80 in n 4, 5, and 6\*, and to H'00 in modes 3 and 7\*. It retains its prior state after a manual rese software standby mode. The OPE bit in SBYCR is used to select whether the bus contr

pins retain their output state or become high-impedance when a transition is made to so standby mode.

Modes 1, 2, 4, 5, and 6\*

REJ09B0291-0400

Pin PF<sub>2</sub> functions as the  $\phi$  output pin when the corresponding PFDDR bit is set to 1. input port when the bit is cleared to 0.

The input/output direction specified by PFDDR is ignored for pins PF<sub>6</sub> to PF<sub>3</sub>, whic automatically designated as bus control outputs ( $\overline{AS}$ ,  $\overline{RD}$ ,  $\overline{HWR}$ , and  $\overline{LWR}$ ).

Rev. 4.00 Feb 15, 2006 page 266 of 900

Modes 2, 3, 6, and 7 are not available on the ROMIess version.

#### Port F Data Register (PFDR)

Bit	:	7	6	5	4	3	2	1
		PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR
Initial value	:	0	0	0	0	0	0	0
R/W	:	R/W						

PFDR is an 8-bit readable/writable register that stores output data for the port F pins (

PFDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It retastate after a manual reset, and in software standby mode.

### **Port F Register (PORTF)**

Bit	:	7	6	5	4	3	2	1	
		PF7	PF6	PF5	PF4	PF3	PF2	PF1	
Initial va	ılue :	*	*	*	*	*	*	*	
R/W	:	R	R	R	R	R	R	R	
Note: * Determined by state of pins PF <sub>7</sub> to PF <sub>0</sub> .									

PORTF is an 8-bit read-only register that shows the pin states. Writing of output data F pins (PF<sub>7</sub> to PF<sub>0</sub>) must always be performed on PFDR.

If a port F read is performed while PFDDR bits are set to 1, the PFDR values are read read is performed while PFDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTF contents are determine states, as PFDDR and PFDR are initialized. PORTF retains its prior state after a manuin software standby mode.

Rev. 4.00 Feb 15, 2006 pag REJ09



PF <sub>7</sub> /ф	The pin function	is switched as show	n below ac	cording to	bit PF7D	
	PF7DDR	0			1	
	Pin function	PF <sub>7</sub> input pi	in	(	output p	
PF <sub>6</sub> /AS	The pin function and bit PF6DDR	is switched as showi	n below ac	cording to	the opera	
	Operating Mode	Modes 1, 2, 4, 5, 6*		Modes	3 and 7*	
	PF6DDR	_	(	0		
	Pin function	AS output pin	PF <sub>6</sub> in	put pin	PF <sub>6</sub> o	
		es 1 to 3 are not avai es 2, 3, 6, and 7 are				
PF₅/RD	The pin function and bit PF5DDR	is switched as show R.	n below ac	cording to	the opera	
	Operating Mode	Modes 1, 2, 4, 5, 6*		Modes	3 and 7*	
	PF5DDR	_	(	0		
	Pin function	RD output pin	PF₅ in	put pin	PF₅ o	
	Note: * Modes 1 to 3 are not available on the F-ZTAT version.  Modes 2, 3, 6, and 7 are not available on the ROMless v					
PF <sub>4</sub> /HWR	The pin function and bit PF4DDR	is switched as showi	n below ac	cording to	the opera	
	Operating Mode	Modes 1, 2, 4, 5, 6*		Modes	3 and 7*	
	PF4DDR	_	(	0		
	Pin function	HWR output pin	PF <sub>4</sub> in	put pin	PF <sub>4</sub> o	
		es 1 to 3 are not avai es 2, 3, 6, and 7 are				
		. , ,				

**Selection Method and Pin Functions** 

Rev. 4.00 Feb 15, 2006 page 268 of 900 REJ09B0291-0400

Pin

Notes. I. Modes I to 3 are not available on the F-ZTAT version. Modes 2, 3, 6, and 7 are not available on the ROMless 2. When this pin is used as an external interrupt input, the should be set as a port (PF<sub>3</sub>) input pin. PF<sub>2</sub>/WAIT/IRQ2

The pin function is switched as shown below according to the oper									
and WAITE bit in BCRL, and PF2DDR bit.									
Operating									
Mode	Mod	Modes 3							
WAITE	(	)	1	-					
PF2DDR	0	1		0					
Pin function	PF <sub>2</sub>	PF <sub>2</sub>	WAIT	PF <sub>2</sub>					
	input pin	output pin	input pin	input pin					

IRQ2 interrupt input pin\*2

Notes: 1. Modes 1 to 3 are not available on the F-ZTAT version. Modes 2, 3, 6, and 7 are not available on the ROMless

2. When this pin is used as an external interrupt input, the should be set as a port (PF2) input pin. PF₁/BACK/IRQ1

The pin function	is switched a	as shown be	low accordin	g to the oper				
and the BRLE bit in BCRL and PF1DDR bit.								
Operating								
Mode	Mod	Modes 1, 2, 4, 5, 6*1						
BRLE	(	)	1	_				
PF1DDR	0	1	_	0				
Pin function	PF₁	PF <sub>1</sub>	BACK	PF <sub>1</sub>				
	input pin	output pin	output pin	input pin				

**IRQ1** interrupt input pin\*2

Rev. 4.00 Feb 15, 2006 pag

REJ09

Notes:	1.	Modes 1 to 3 are not available on the F-ZTAT version.
		Modes 2, 3, 6, and 7 are not available on the ROMless
	2.	When this pin is used as an external interrupt input, the should be set as a port ( $PF_1$ ) input pin.

			o artp art p						
		IRQ0 interrupt input pin*2							
Notes: 1.	Mode	es 1 to 3 are	not available	on the F-ZT	AT version.				
	Made	20226	ad 7 are not a	wailahla an t	ha DOMlaga				

Modes 2, 3, 6, and 7 are not available on the ROMless v
When this pin is used as an external interrupt input, the should be set as a port (PF₀) input pin.

# **8.12** Port G

#### 8.12.1 Overview

Port G is a 5-bit I/O port. Port G pins also function as bus control signal output pins ( $\overline{C}$  The A/D converter input pin ( $\overline{A}DTRG$ ), and interrupt input pins ( $\overline{IRQ6}$ ,  $\overline{IRQ7}$ ). The int pins ( $\overline{IRQ6}$ ,  $\overline{IRQ7}$ ) are Schmitt-triggered inputs.

Figure 8.24 shows the port G pin configuration.

Rev. 4.00 Feb 15, 2006 page 270 of 900

REJ09B0291-0400

Pin functions in modes 3 and 7*	Pin functions in modes 4 to 6*
PG <sub>4</sub> (I/O)	PG <sub>4</sub> (input)/CS0 (output)
PG <sub>3</sub> (I/O)	$PG_3$ (input)/ $\overline{CS1}$ (output)
PG <sub>2</sub> (I/O)	$PG_2$ (input)/ $\overline{CS2}$ (output)
PG <sub>1</sub> (I/O)/IRQ7 (input)	$PG_1$ (input)/ $\overline{CS3}$ (output)/ $\overline{IRQ7}$ (i
PG <sub>0</sub> (I/O)/ADTRG (input)/IRQ6 (input)	$PG_0 (I/O)/\overline{ADTRG} (input)/\overline{IRQ6} (input)$
Note: * Modes 1 to 3 are not available on the F-z Modes 2, 3, 6, and 7 are not available on	

**Figure 8.24 Port G Pin Functions** 

# 8.12.2 Register Configuration

Table 8.21 shows the port G register configuration.

**Table 8.21 Port G Registers** 

Name	Abbreviation	R/W	Initial Value*1	1
Port G data direction register	PGDDR	W	H'10/H'00*3	I
Port G data register	PGDR	R/W	H'00	ı
Port G register	PORTG	R	Undefined	

Notes: 1. Value of bits 4 to 0.

- 2. Lower 16 bits of the address.
- 3. Initial value depends on the mode.

Rev. 4.00 Feb 15, 2006 pag REJ09

 $PG_0$  (I/O)/ADTRG (input)/IRQ6 (in



Initial value: Undefined Undefined 0 0 0 0 0 R/W : — — W W W W

PGDDR is an 8-bit write-only register, the individual bits of which specify input or out pins of port G. PGDDR cannot be read, and bits 7 to 5 are reserved. If PGDDR is read, undefined value will be read.

The PGDDR is initialized by a power-on reset and in hardware standby mode, to H'10 in modes 1, 4, and 5\*, and to H'00 (bits 4 to 0) in modes 2, 3, 6, and 7\*. It retains its pr after a manual reset and in software standby mode. The OPE bit in SBYCR is used to s whether the bus control output pins retain their output state or become high-impedance transition is made to software standby mode.

Modes 1 and 2\*

Pin PG<sub>4</sub> functions as a bus control output pin ( $\overline{\text{CSO}}$ ) when the corresponding PGDD

For pins PG<sub>3</sub> to PG<sub>0</sub>, setting the corresponding PGDDR bit to 1 makes the pin an ou while clearing the bit to 0 makes the pin an input port.

to 1, and as an input port when the bit is cleared to 0.

Modes 3 and 7\*

Setting a PGDDR bit to 1 makes the corresponding port G pin an output port, while the bit to 0 makes the pin an input port.

Modes 4, 5, and 6\*

Pins  $PG_4$  to  $PG_1$  function as bus control output pins ( $\overline{CSO}$  to  $\overline{CSO}$ ) when the corresponding PGDDR bits are set to 1, and as input ports when the bits are cleared to 0.

Note: \* Modes 1 to 3 are not available on the F-ZTAT version.

Modes 2, 3, 6, and 7 are not available on the ROMless version.

Rev. 4.00 Feb 15, 2006 page 272 of 900

REJ09B0291-0400

Bits 7 to 5 are reserved; they return an undetermined value if read, and cannot be mod

PGDR is initialized to H'00 (bits 4 to 0) by a power-on reset, and in hardware standby retains its prior state after a manual reset, and in software standby mode.

#### Port G Register (PORTG)

Bit	:	7	6	5	4	3	2	1
		_	_	_	PG4	PG3	PG2	PG
Initial value	:	Undefined	Undefined	Undefined	*	*	*	—,
R/W	:	_	_	_	R	R	R	R

Note: \* Determined by state of pins PG<sub>4</sub> to PG<sub>0</sub>.

PORTG is an 8-bit read-only register that shows the pin states. It cannot be written to output data for the port G pins (PG<sub>4</sub> to PG<sub>0</sub>) must always be performed on PGDR.

Bits 7 to 5 are reserved; they return an undetermined value if read, and cannot be mod

If a port G read is performed while PGDDR bits are set to 1, the PGDR values are read read is performed while PGDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTG contents are determine states, as PGDDR and PGDR are initialized. PORTG retains its prior state after a man and in software standby mode.

PG <sub>4</sub> /CS0	The pin function is switched as shown below according to the opera and bit PG4DDR.						
	Operating Mode	Modes 1, 2, 4, 5, 6*		Modes :	3 and		
	PG4DDR	0	1	0			
	Pin function	PG₄ input pin	CS0 output pin	PG₄ input pin	PG		
			t available on th are not availab				
PG <sub>3</sub> /CS1	The pin function is switched as shown below according to the ope and bit PG3DDR.						
	Operating Mode	Modes 1	, 2, 3, 7*	* Modes 4			
	PG3DDR	0	1	0			
	Pin function	PG <sub>3</sub> input pin	PG <sub>3</sub> output pin	PG₃ input pin	CS <sup>-</sup>		

mode
PG3E
Pin fu
Note:

PG<sub>2</sub>/CS2

Operating Modes 1, 2, 3, 7\* PG2DDR 0

and bit PG2DDR.

Mode

Note:

Pin function

PG, input pin PG, output pin PG, input pin CS

Modes 1 to 3 are not available on the F-ZTAT version. Modes 2, 3, 6, and 7 are not available on the ROMless

Modes 4 to

0

Modes 1 to 3 are not available on the F-ZTAT version. Modes 2, 3, 6, and 7 are not available on the ROMless

The pin function is switched as shown below according to the opera

Rev. 4.00 Feb 15, 2006 page 274 of 900 REJ09B0291-0400

	ľ	Mod	es 2, 3, 6, and 7 are not availab	le on the ROM	less
			n this pin is used as an externa I as an input/output pin with othe		., it s
PG <sub>0</sub> /ADTRG/IRQ6			is switched as shown below ac TRGS0 (trigger select 1 and 0)		
	DCODDD		0		1

PGUDDR	U	1
Pin function	PG₀ input	
	ADTRG in	nput pin*
	ĪRQ6 interruj	ot input p
Notes: 1. ADT	RG input when TRGS1 = TRGS	60 = 1.
2 M/ba	n this nin is used as an external	lintarrun

2. When this pin is used as an external interrupt input, it s used as an input/output pin with other functions.

PG₀ out

Notes: 1. Modes 1 to 3 are not available on the F-ZTAT version.

Rev. 4.00 Feb 15, 2006 pag

REJ0

Rev. 4.00 Feb 15, 2006 page 276 of 900 REJ09B0291-0400

#### 9.1.1 **Features**

- Maximum 16-pulse input/output
  - A total of 16 timer general registers (TGRs) are provided (four each for channel and two each for channels 1, 2, 4, and 5), each of which can be set independen output compare/input capture register
  - TGRC and TGRD for channels 0 and 3 can also be used as buffer registers
  - Selection of 8 counter input clocks for each channel
  - The following operations can be set for each channel:
  - Waveform output at compare match: Selection of 0, 1, or toggle output
    - Input capture function: Selection of rising edge, falling edge, or both edge dete
    - Counter clear operation: Counter clearing possible by compare match or input

— Synchronous operation: Multiple timer counters (TCNT) can be written to sim

— Channel 2 (channel 5) input clock operates as 32-bit counter by setting channe

- Simultaneous clearing by compare match and input capture possible Register simultaneous input/output possible by counter synchronous operation
- PWM mode: Any PWM output duty can be set
- Maximum of 15-phase PWM output possible by combination with synchronou
- Buffer operation settable for channels 0 and 3
  - Input capture register double-buffering possible
- Automatic rewriting of output compare register possible
- Phase counting mode settable independently for each of channels 1, 2, 4, and 5
  - Two-phase encoder pulse up/down-count possible
- Cascaded operation
- 4) overflow/underflow
  - Fast access via internal 16-bit bus
- - Fast access is possible via a 16-bit bus interface

- A/D converter conversion start trigger can be generated
  - Channel 0 to 5 compare match A/input capture A signals can be used as A/D co conversion start trigger
  - Module stop mode can be set
    - As the initial setting, TPU operation is halted. Register access is enabled by exit stop mode.

Table 9.1 lists the functions of the TPU.

Rev. 4.00 Feb 15, 2006 page 278 of 900

REJ09B0291-0400

DTC activa	ation	TGR compare	TGR compare	TGR compare	TGR compare	TGR compare
Buffer ope	ration	0	_	_	0	_
Phase cou mode	nting	_	0	0	_	0
PWM mod	е	0	0	0	0	0
Synchrono operation	ous	0	0	0	0	0
Input captu function	ıre	0	0	0	0	0
	Toggle output	0	0	0	0	0
match output	1 output	0	0	0	0	0
Compare	0 output	0	0	0	0	0
Counter cle function	ear	TGR compare match or input capture				
I/O pins		TIOCA0 TIOCB0 TIOCC0 TIOCD0	TIOCA1 TIOCB1	TIOCA2 TIOCB2	TIOCA3 TIOCB3 TIOCC3 TIOCD3	TIOCA4 TIOCB4
General re buffer regis		TGR0C TGR0D	_	_	TGR3C TGR3D	_
General re	gisters	TGR0A TGR0B	TGR1A TGR1B	TGR2A TGR2B	TGR3A TGR3B	TGR4A TGR4B
		TCLKD		TCLKC	TCLKA	


input

capture

input

capture







Rev. 4.00 Feb 15, 2006 pag REJ09

input capture 0A	input capture 1A	input capture 2A	input capture 3A	input capture 4A
<ul> <li>Compare match or input capture 0B</li> </ul>	<ul> <li>Compare match or input capture 1B</li> </ul>	<ul> <li>Compare match or input capture 2B</li> </ul>	<ul> <li>Compare match or input capture 3B</li> </ul>	<ul> <li>Compare match or input capture 4B</li> </ul>
<ul> <li>Compare match or input capture 0C</li> </ul>	<ul><li>Overflow</li><li>Underflow</li></ul>	<ul><li>Overflow</li><li>Underflow</li></ul>	<ul> <li>Compare match or input capture 3C</li> </ul>	Overflow     Underflow
<ul> <li>Compare match or input capture 0D</li> </ul>			<ul> <li>Compare match or input capture 3D</li> </ul>	
<ul> <li>Overflow</li> </ul>			<ul> <li>Overflow</li> </ul>	

Legend:

— : Not possible

: Possible




Figure 9.1 Block Diagram of TPU

Rev. 4.00 Feb 15, 2006 pag

TO

TO

TC

TO

TC

TO

TC

TC

TC TC

REJ09

Clock input C	TCLKC	Input	External clock C input pin (Channel 2 and 4 phase counting phase input)
Clock input D	TCLKD	Input	External clock D input pin (Channel 2 and 4 phase counting phase input)
Input capture/out compare match A0	TIOCA0	I/O	TGR0A input capture input/output output/PWM output pin
Input capture/out compare match B0	TIOCB0	I/O	TGR0B input capture input/output output/PWM output pin
Input capture/out compare match C0	TIOCC0	I/O	TGR0C input capture input/output output/PWM output pin
Input capture/out compare match D0	TIOCD0	I/O	TGR0D input capture input/output output/PWM output pin
Input capture/out compare match A1	TIOCA1	I/O	TGR1A input capture input/output output/PWM output pin
Input capture/out compare match B1	TIOCB1	I/O	TGR1B input capture input/output output/PWM output pin
Input capture/out compare match A2	TIOCA2	I/O	TGR2A input capture input/output output/PWM output pin
Input capture/out compare match B2	TIOCB2	I/O	TGR2B input capture input/output output/PWM output pin
	Input capture/out compare match A0 Input capture/out compare match B0 Input capture/out compare match C0 Input capture/out compare match D0 Input capture/out compare match A1 Input capture/out compare match B1 Input capture/out compare match A2 Input capture/out	Input capture/out compare match A0  Input capture/out compare match B0  Input capture/out compare match C0  Input capture/out compare match D0  Input capture/out compare match D0  Input capture/out compare match A1  Input capture/out compare match B1  Input capture/out compare match B1  Input capture/out compare match A2  Input capture/out TIOCA2  Input capture/out TIOCA2  Input capture/out TIOCB2	Input capture/out compare match A0  Input capture/out compare match B0  Input capture/out compare match C0  Input capture/out compare match C0  Input capture/out compare match D0  Input capture/out compare match A1  Input capture/out compare match B1  Input capture/out compare match B1  Input capture/out compare match B1  Input capture/out compare match A2  Input capture/out TIOCA2 I/O  Input capture/out TIOCB2 I/O

**TCLKB** 

Input

Clock input B

REJ09B0291-0400 **₹ENES∆S** 

Rev. 4.00 Feb 15, 2006 page 282 of 900

phase input)

phase input)

External clock B input pin (Channel 1 and 5 phase counting

4 Input capture/out compare match A4 I/O TGR4A input capture input cutput/PWM output pin  Input capture/out compare match B4 I/O TGR4B input capture input cutput/PWM output pin  5 Input capture/out compare match A5 I/O TGR5A input capture input cutput/PWM output pin  TIOCA5 I/O TGR5A input capture input cutput/PWM output pin
compare match B4 output/PWM output pin  5 Input capture/out TIOCA5 I/O TGR5A input capture inpu
The state of the s
-
Input capture/out TIOCB5 I/O TGR5B input capture inpu compare match B5 output/PWM output pin

output/Pyvivi output pin

compare match D3

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ09

	•			
	Timer I/O control register 0L	TIOR0L	R/W	H'00
	Timer interrupt enable register 0	TIER0	R/W	H'40
	Timer status register 0	TSR0	R/(W)*2	H'C0
	Timer counter 0	TCNT0	R/W	H'0000
	Timer general register 0A	TGR0A	R/W	H'FFFF
	Timer general register 0B	TGR0B	R/W	H'FFFF
	Timer general register 0C	TGR0C	R/W	H'FFFF
	Timer general register 0D	TGR0D	R/W	H'FFFF
1	Timer control register 1	TCR1	R/W	H'00
	Timer mode register 1	TMDR1	R/W	H'C0
	Timer I/O control register 1	TIOR1	R/W	H'00
	Timer interrupt enable register 1	TIER1	R/W	H'40
	Timer status register 1	TSR1	R/(W)*2	H'C0
	Timer counter 1	TCNT1	R/W	H'0000
	Timer general register 1A	TGR1A	R/W	H'FFFF
	Timer general register 1B	TGR1B	R/W	H'FFFF
2	Timer control register 2	TCR2	R/W	H'00
	Timer mode register 2	TMDR2	R/W	H'C0
	Timer I/O control register 2	TIOR2	R/W	H'00
	Timer interrupt enable register 2	TIER2	R/W	H'40
	Timer status register 2	TSR2	R/(W)*2	H'C0
	Timer counter 2	TCNT2	R/W	H'0000
	Timer general register 2A	TGR2A	R/W	H'FFFF
	Timer general register 2B	TGR2B	R/W	H'FFFF

TIOR0H

R/W

H'00

Н

Н Н

Н

Н

Н

Н

Н

Н Н

Н Н Н Н

Н

Н

Н Н Н

Н Н

Н

Н

Н

Н

Timer I/O control register 0H

Rev. 4.00 Feb 15, 2006 page 284 of 900

		Timer counter 4	TCNT4
		Timer general register 4A	TGR4A
		Timer general register 4B	TGR4B
5		Timer control register 5	TCR5
		Timer mode register 5	TMDR5
		Timer I/O control register 5	TIOR5
		Timer interrupt enable register 5	TIER5
		Timer status register 5	TSR5
		Timer counter 5	TCNT5
		Timer general register 5A	TGR5A
		Timer general register 5B	TGR5B
All		Timer start register	TSTR
		Timer synchro register	TSYR
		Module stop control register	MSTPCR
Notes:	1.	Lower 16 bits of the address.	
	2.	Can only be written with 0 for fla	g clearing.

Timer counter 3

4

Timer general register 3A

Timer general register 3B

Timer general register 3C

Timer general register 3D

Timer I/O control register 4

Timer interrupt enable register 4 TIER4

Timer control register 4

Timer mode register 4

Timer status register 4

TCNT3

TGR3A

TGR3B

TGR3C

TGR3D

TCR4

TMDR4

TIOR4

TSR4

RENESAS

R/W

 $R/(W)^{*2}$ 

R/(W)\*2

H'0000

H'FFFF

H'FFFF

H'FFFF

H'FFFF

H'00

H'C0

H'00

H'40

H'C0

H'0000

H'FFFF

H'FFFF

H'00

H'C0

H'00

H'40

H'C0

H'0000

H'FFFF

H'FFFF

H'00

H'00

Rev. 4.00 Feb 15, 2006 pag

REJ09

H'3FFF

	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC			
Initial value:	0	0	0	0	0	0	0			
R/W :	R/W									
Channel 1: TCP1										

Channel 2: TCR2 Channel 4: TCR4 **Channel 5: TCR5** 

Bit :	7	6	5	4	3	2	1
	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1
Initial value:	0	0	0	0	0	0	0
R/W :	_	R/W	R/W	R/W	R/W	R/W	R/W

The TCR registers are 8-bit registers that control the TCNT channels. The TPU has six

registers, one for each of channels 0 to 5. The TCR registers are initialized to H'00 by a in hardware standby mode.

Note: Make TCR settings only when TCNT operation is stopped.

Rev. 4.00 Feb 15, 2006 page 286 of 900

REJ09B0291-0400

					7
		Bit 7	Bit 6	Bit 5	
Channel		Reserved*	³ CCLR1	CCLR0	Description
1, 2, 4,	5	0	0	0	TCNT clearing disabled
				1	TCNT cleared by TGRA compare m capture
			1	0	TCNT cleared by TGRB compare m capture
				1	TCNT cleared by counter clearing for channel performing synchronous cle synchronous operation*1
Notes:	1.	Synchronous	soperation	setting is pe	rformed by setting the SYNC bit in TSY
	2.				buffer register, TCNT is not cleared be nd compare match/input capture does r
	3.	Bit 7 is reser modified.	ved in char	nels 1, 2, 4,	and 5. It is always read as 0 and cannot

0

1

1

0

1

0

0

1



Rev. 4.00 Feb 15, 2006 pag

REJ09

TCNT cleared by TGRB compare m

TCNT cleared by counter clearing for channel performing synchronous cle

TCNT cleared by TGRC compare m

TCNT cleared by TGRD compare m

TCNT cleared by counter clearing for channel performing synchronous cle

synchronous operation\*1

TCNT clearing disabled

synchronous operation\*1

capture

capture\*2

capture\*2

	1	Count at falling edge
1	_	Count at both edges
Note:	Internal clo	ck edge selection is valid when the input clock is $\phi/4$ or slower. This

Note: Internal clock edge selection is valid when the input clock is φ/4 or slower. This signored if the input clock is φ/1, or when overflow/underflow of another channel is

Bits 2, 1, and 0—Time Prescaler 2, 1, and 0 (TPSC2 to TPSC0): These bits select the counter clock. The clock source can be selected independently for each channel. Table the clock sources that can be set for each channel.

Table 9.4 TPU Clock Sources

Chamal			lı	nterna	l Clock	External Clock					
Channel	ф/1	ф/4	ф/16	ф/64	ф/256	ф/1024	ф/4096	TCLKA	TCLKB	TCLKC	TCLKD
0	0	0	0	0				0	0	0	0
1	0	0	0	0	0			0	0		
2	0	0	0	0		0		0	0	0	
3	0	0	0	0	0	0	0	0			
4	0	0	0	0		0		0		0	
5	0	0	0	0	0			0		0	0

Legend:

SettingBlank : No setting

Rev. 4.00 Feb 15, 2006 page 288 of 900

REJ09B0291-0400



	1	0	0	External clock: counts on TCLKA pi			
			1	External clock: counts on TCLKB pir			
		1	0	Internal clock: counts on φ/256			
			1	Counts on TCNT2 overflow/underflo			
Note: Thi	s setting is i	gnored wher	n channel 1 is	s in phase counting mode.			
	Bit 2	Bit 1	Bit 0				
Channel	TPSC2	TPSC1	TPSC0	Description			
2	0	0	0	Internal clock: counts on φ/1			
2	0	0	0 1	Internal clock: counts on φ/1 Internal clock: counts on φ/4			
2	0	0		'			
2	0	1	1	Internal clock: counts on \$\display4\$			
2	1	0 1	1 0	Internal clock: counts on φ/4 Internal clock: counts on φ/16 Internal clock: counts on φ/64			
2		1	1 0 1	Internal clock: counts on φ/4 Internal clock: counts on φ/16 Internal clock: counts on φ/64 External clock: counts on TCLKA pi			
2		1	1 0 1 0	Internal clock: counts on φ/4 Internal clock: counts on φ/16			

Note: This setting is ignored when channel 2 is in phase counting mode.

1

0

1

0

1

0

1

Bit 0

TPSC0

1

Bit 1

0

1

TPSC1

Bit 2

0

TPSC2

Channel



External clock: counts on TCLKB pi

External clock: counts on TCLKC pi

External clock: counts on TCLKD pi

Internal clock: counts on  $\phi/1$ 

Internal clock: counts on  $\phi/4$ 

Internal clock: counts on  $\phi/16$ 

Internal clock: counts on  $\phi/64$ 

Description

5	0	0	0	Internal clock: counts on $\phi/1$				
Channel	TPSC2	TPSC1	TPSC0	Description				
	Bit 2	Bit 1	Bit 0					
Note: Thi	s setting is i	gnored wher	n channel 4 is	s in phase counting mode.				
			1	Counts on TCNT5 overflow/underflow				
			0	Internal clock: counts on $\phi/1024$				
			1	External clock: counts on TCLKC pin				
	1	0	0	External clock: counts on TCLKA pin				
			1	Internal clock: counts on φ/64				

0

1

0

1

0

1

0

1

0

1

0

1

Note: This setting is ignored when channel 5 is in phase counting mode.

Bit 0

TPSC0

1

Bit 1

1

1

0

1

TPSC1

Bit 2

0

TPSC2

Channel

Internal clock: counts on  $\phi/1024$ 

Internal clock: counts on  $\phi/256$ 

Internal clock: counts on  $\phi/4096$ 

Internal clock: counts on  $\phi/1$ 

Internal clock: counts on  $\phi/4$ 

Internal clock: counts on  $\phi/16$ 

Internal clock: counts on  $\phi/4$ 

Internal clock: counts on  $\phi/16$ 

Internal clock: counts on  $\phi/64$ 

Internal clock: counts on  $\phi/256$ 

External clock: counts on TCLKA pin

External clock: counts on TCLKC pin

External clock: counts on TCLKD pin

Description

Rev. 4.00 Feb 15, 2006 page 290 of 900

1

Channel 1: TMDR1
Channel 2: TMDR2
Channel 4: TMDR4
Channel 5: TMDR5

R/W

Bit	:	7	6	5	4	3	2	
		_	_	_	_	MD3	MD2	
Initial value	:	1	1	0	0	0	0	
R/W	:	_	_	_	_	R/W	R/W	

The TMDR registers are 8-bit readable/writable registers that are used to set the operation

R/W

R/W

R/W

R/W

R/W

1 MD1

0

R/W

for each channel. The TPU has six TMDR registers, one for each channel. The TMDF are initialized to H'C0 by a reset, and in hardware standby mode.

Note: Make TMDR settings only when TCNT operation is stopped.

Bits 7 and 6—Reserved: Read-only bits, always read as 1.

register, TGRD input capture/output compare is not generated.

In channels 1, 2, 4, and 5, which have no TGRD, bit 5 is reserved. It is always read as

**Bit 5—Buffer Operation B (BFB):** Specifies whether TGRB is to operate in the norm TGRB and TGRD are to be used together for buffer operation. When TGRD is used a

In channels 1, 2, 4, and 5, which have no TGRD, bit 5 is reserved. It is always read a cannot be modified.

#### Bit 5

BFB	Description	
0	TGRB operates normally	
1	TGRB and TGRD used together for buffer operation	

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ09

1	TGRA and TGRC used together for buffer operation	

Bits 3 to 0—Modes 3 to 0 (MD3 to MD0): These bits are used to set the timer operation

Bit 3	Bit 2	Bit 1	Bit 0		
MD3*1	MD2*2	MD1	MD0	Description	
0	0	0	0	Normal operation	(
			1	Reserved	
		1	0	PWM mode 1	
			1	PWM mode 2	
	1	0	0	Phase counting mode 1	
			1	Phase counting mode 2	
		1	0	Phase counting mode 3	
			1	Phase counting mode 4	
1	*	*	*		
NI=4==:	4 MD0 :-			out to the sold above to a with a with a	

Notes: 1. MD3 is a reserved bit. In a write, it should always be written with 0.

Phase counting mode cannot be set for channels 0 and 3. In this case, 0 she be written to MD2.

Rev. 4.00 Feb 15, 2006 page 292 of 900 REJ09B0291-0400

Bit	:	7	6	5	4	3	2	1
		IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1
Initial val	ue :	0	0	0	0	0	0	0

R/W

R/W

R/W

R/W

R/W

R/W

Channel 0: TIOR0L Channel 3: TIOR3L

R/W

R/W

Bit	:	7	6	5	4	3	2	1
		IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1
Initial value	:	0	0	0	0	0	0	0
R/W	:	R/W						

When TGRC or TGRD is designated for buffer operation, this setting is invali Note: register operates as a buffer register.

The TIOR registers are 8-bit registers that control the TGR registers. The TPU has eight registers, two each for channels 0 and 3, and one each for channels 1, 2, 4, and 5. The registers are initialized to H'00 by a reset, and in hardware standby mode.

Care is required since TIOR is affected by the TMDR setting. The initial output speci TIOR is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Not PWM mode 2, the output at the point at which the counter is cleared to 0 is specified.

				•			match
	1 0 0	Output disabled					
		1 Initial output is 1	Initial output is 1	0 output at compa			
	1 0 output	1 output at compa					
				1	_		Toggle output at o
1		0	0	0	TGR0B is	Capture input	Input capture at r
				1 input	input capture	source is TIOCB0 pin	Input capture at fa
			1	*	register	ПОСВО РІП	Input capture at b
		1	*	*		Capture input source is channel 1/count clock	Input capture at T count- up/count-c
						re set to B'000 and	•

1

0

1

0

1

TGR0B is output

compare

register

Output disabled

Initial output is 0

output

0 output at compa

1 output at compa

Toggle output at

0

Note:

0

Rev. 4.00 Feb 15, 2006 page 294 of 900

REJ09B0291-0400

	1	0	0
			1
		1	0
			1
1	0	0	0
			1
		1	*
	1	*	*

match

match

source is channel count-up/count-

0 output at comp

1 output at comp Toggle output at

Input capture at

Input capture at

Input capture at

Input capture at

Output disabled
Initial output is 1

Capture input

TIOCD0 pin

Capture input

1/count clock

source is

output

TGR0D

is input

capture

Notes: 1. When bits TPSC2 to TPSC0 in TCR1 are set to B'000 and φ/1 is used as the count clock, this setting is invalid and input capture is not generated.
 When the BFB bit in TMDR0 is set to 1 and TGR0D is used as a buffer reg setting is invalid and input capture/output compare is not generated.

register\*2

			1			Toggle output at omatch	
1	1 0 0 1 TGR1B Capture input source is TIOCB1 pin Capture input source is TIOCB1 pin Capture input source is TGR0C compare match/input capture	0	0	0	TGR1B	Capture input	Input capture at r
		1	•		Input capture at fa		
		LIOCRI biu	Input capture at b				
		source is TGR0C compare match/	Input capture at g of TGR0C compa match/input captu				
						k	

0

1

0 1

0

REJ09B0291-0400

RENESAS

match

0 output at compa

1 output at compa Toggle output at

Output disabled

Initial output is 1

output

Rev. 4.00 Feb 15, 2006 page 296 of 900

1

0

1

1

0

1

0

1

0

1

TGR2B

is input

capture

register

match

match

Rev. 4.00 Feb 15, 2006 pag REJ09

0 output at comp

1 output at comp

Toggle output at

Input capture at

Input capture at

Input capture at

Output disabled

Initial output is 1

Capture input

source is

TIOCB2 pin

output

1	0	0
		1
	1	0
		1
0	0	0
		1
	1	*
1	*	*

output	1 output at compa
	Toggle output at o

Output disabled

Initial output is 1

Capture input

source is

TIOCB3 pin

match Input capture at r Input capture at fa Input capture at b

0 output at compa

match

Capture input Input capture at T source is channel count-up/count-de 4/count clock

1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and \$\phi/1\$ is used as the count clock, this setting is invalid and input capture is not generated.

TGR3B

is input

capture

register

REJ09B0291-0400

Rev. 4.00 Feb 15, 2006 page 298 of 900

	1	0	U
			1
		1	0
			1
1	0	0	0
			1
		1	*
	1	*	*

input capture is not generated.
1 and TGR3D is used as a buf
put compare is not generated.

source is channel count-up/count-

match

match

0 output at comp

1 output at comp Toggle output at

Input capture at

Input capture at

Input capture at

Input capture at

Output disabled Initial output is 1

Capture input

TIOCD3 pin

Capture input

4/count clock

source is

output

Notes: 1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and \$\phi/1\$ is used as the count clock, this setting is invalid and in 2. When the BFB bit in TMDR3 is set to 1 ffer reg setting is invalid and input capture/out

TGR3D

is input

capture

register\*2

1	0	0	0	TGR4B	Capture input	Input capture at i
			1	is input	source is	Input capture at f
		1	*	capture register	TIOCB4 pin	Input capture at I
	1	*	*	g	Capture input source is TGR3C compare match/ input capture	Input capture at of TGR3C compainput capture

1

0 1

0

1

match

0 output at compa

1 output at compa Toggle output at

Output disabled

Initial output is 1

output

REJ09B0291-0400 RENESAS

Rev. 4.00 Feb 15, 2006 page 300 of 900

	ı	capture	e TIOCB5 p	
1 *		capture register		

1

0

1

0

1

0

1

0

1

TGR5B

is input

match

match

0 output at comp

1 output at comp

Toggle output at

Input capture at

Input capture at

Input capture at

Output disabled

Initial output is 1

Capture input

source is

TIOCB5 pin

output

			•		
	1	0	0	<del>_</del>	Output disabled
			1	_	Initial output is 1
		1	0	<del>_</del>	output
			1	_	
1	0	0	0	TGR0A	Capture input
			1	is input capture	source is TIOCA0 pin
		1	*	register	1100/10 pii1
	1	*	*		Capture input source is channe 1/ count clock

Rev. 4.00 Feb 15, 2006 page 302 of 900

0

0

0

0

1

0

1

0

1

TGR0A is output

compare

register

Output disabled

Initial output is 0

output

0 output at compa

1 output at compa

Toggle output at

0 output at compa 1 output at compa Toggle output at

Input capture at r

Input capture at fa

Input capture at b

Input capture at T

match

match

is channel count-up/count-de

	1	0	0
			1
		1	0
			1
1	0	0	0
			1

source is TIOCC0 pin	Input capture at
110000 pii1	Input capture at
Capture input	Input capture at
source is channel	count-up/count-o

Output disabled Initial output is 1

Capture input

1/count clock

output

match

match

Rev. 4.00 Feb 15, 2006 pag

REJ09

0 output at comp

1 output at comp Toggle output at

Input capture at

Note: 1. When the BFA bit in TMDR0 is set to 1 and TGR0C is used as a buffer reg setting is invalid and input capture/output compare is not generated.

TGR0C is input

\_ capture

register\*1

			•	output	•	o output at oompt
		1	0		output	1 output at compa
			1			Toggle output at o
1	0	0	0	TGR1A is input	Capture input	Input capture at ri
			1		capture TIOCA1 pin	Input capture at fa
		1	*	register		Input capture at b
	1	*	*		Capture input source is TGR0A compare match/ input capture	Input capture at g of channel 0/TGR compare match/ir capture
						*

0

0

1

Rev. 4.00 Feb 15, 2006 page 304 of 900 REJ09B0291-0400

RENESAS

match

0 output at compa

Output disabled

Initial output is 1

1	1 *	is input capture register	source is TIOCA2 pin

1

0

1

0

0

1

0

1

0

TGR2A

match

match

0 output at comp

1 output at comp

Toggle output at

Input capture at

Input capture at

Input capture at

Output disabled

Initial output is 1

Capture input

output

					initial output is i	o output at compe
		1	0	<del></del>	output	1 output at compa
			1			Toggle output at o
1	0	0	0	TGR3A is input capture register	Capture input	Input capture at ri
			1		source is TIOCA3 pin	Input capture at fa
		1	*		ПОСАЗ ріп	Input capture at b
	1	*	*		Capture input source is channel 4/count clock	Input capture at T count-up/count-do
						*

0 1

1

REJ09B0291-0400

RENESAS

match

0 output at compa

Output disabled

Initial output is 1

Rev. 4.00 Feb 15, 2006 page 306 of 900

	1	0	0
			1
		1	0
			1
1	0	0	0
			1

Capture input
source is channel
4/count clock

Output disabled Initial output is 1

Capture input

TIOCC3 pin

source is

output

match

match

0 output at comp

1 output at comp Toggle output at

Input capture at

Input capture at

Input capture at

Input capture at count-up/count-

Note: 1. When the BFA bit in TMDR3 is set to 1 and TGR3C is used as a buffer reg setting is invalid and input capture/output compare is not generated.

TGR3C

is input

\_ capture

register\*1

Rev. 4.00 Feb 15, 2006 pag

REJ09

				1	_		Toggle output at o
	1	0	0	0	TGR4A	Capture input	Input capture at r
					source is	Input capture at fa	
			1	*	<ul><li>capture</li><li>register</li></ul>	TIOCA4 pin	Input capture at b
		1	*	*	09.0.0.	Capture input source is TGR3A compare match/ input capture	Input capture at g of TGR3A compa match/input captu
							k

0

1

0 1

0

REJ09B0291-0400

Rev. 4.00 Feb 15, 2006 page 308 of 900

RENESAS

match

0 output at compa

1 output at compa Toggle output at

Output disabled

Initial output is 1

output

1	*	0	0 1 *	TGR5A is input capture register	Capture input source is TIOCA5 pin

0

1

0

1

0

1

match

match

0 output at comp

1 output at comp

Toggle output at

Input capture at

Input capture at

Input capture at

Output disabled

Initial output is 1

output

Channel 1: TIER1
Channel 2: TIER2
Channel 4: TIER4

**Channel 5: TIER5** 

R/W

R/W

Bit :	7	6	5	4	3	2	1
	TTGE	_	TCIEU	TCIEV	_	_	TGIEB
Initial value:	0	1	0	0	0	0	0
R/W :	R/W	_	R/W	R/W	_	_	R/W

R/W

R/W

R/W

R/W

The TIER registers are 8-bit registers that control enabling or disabling of interrupt req each channel. The TPU has six TIER registers, one for each channel. The TIER register initialized to H'40 by a reset, and in hardware standby mode.

**Bit 7—A/D Conversion Start Request Enable (TTGE):** Enables or disables generation conversion start requests by TGRA input capture/compare match.

### Bit 7

D		
TTGE	Description	
0	A/D conversion start request generation disabled	(
1	A/D conversion start request generation enabled	

**Bit 6—Reserved:** Read-only bit, always read as 1.

Rev. 4.00 Feb 15, 2006 page 310 of 900

REJ09B0291-0400

RENESAS

	1	interrupt	requests	(TCIU) by	ICFU	enabled

Bit 4—Overflow Interrupt Enable (TCIEV): Enables or disables interrupt requests the TCFV flag when the TCFV flag in TSR is set to 1.

Bit	4

1

### **TCIEV** Description 0 Interrupt requests (TCIV) by TCFV disabled

Interrupt requests (TCIV) by TCFV enabled

Bit 3—TGR Interrupt Enable D (TGIED): Enables or disables interrupt requests (7) TGFD bit when the TGFD bit in TSR is set to 1 in channels 0 and 3.

In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified

## Bit 3

TGIED	Description
_	

Interrupt requests (TGID) by TGFD bit disabled 0

Interrupt requests (TGID) by TGFD bit enabled 1

# TGFC bit when the TGFC bit in TSR is set to 1 in channels 0 and 3.

In channels 1, 2, 4, and 5, bit 2 is reserved. It is always read as 0 and cannot be modifi

Bit 2—TGR Interrupt Enable C (TGIEC): Enables or disables interrupt requests (7

### Bit 2 **TGIEC** Description

0	Interrupt requests (TGIC) by TGFC bit disabled
1	Interrupt requests (TGIC) by TGFC bit enabled

RENESAS

Rev. 4.00 Feb 15, 2006 pag

REJ09



T0501: 1: 11 1

Bit 0—TGR Interrupt Enable A (TGIEA): Enables or disables interrupt requests (TGIEA) TGFA bit when the TGFA bit in TSR is set to 1.

### Bit 0

TGIEA	Description	
0	Interrupt requests (TGIA) by TGFA bit disabled	(1
1	Interrupt requests (TGIA) by TGFA bit enabled	

Rev. 4.00 Feb 15, 2006 page 312 of 900

REJ09B0291-0400



R/W : — — R/(W)\* R/(W)\*

Note: \* Can only be written with 0 for flag clearing.

Channel 1: TSR1

Channel 2: TSR2
Channel 4: TSR4
Channel 5: TSR5

Bit 7

Bit	:	7	6	5	4	3	2	1
		TCFD	_	TCFU	TCFV	_	_	TGFB
Initial val	ue :	1	1	0	0	0	0	0
R/W	:	R	_	R/(W)*	R/(W)*	_	_	R/(W)*

Note: \* Can only be written with 0 for flag clearing.

hardware standby mode.

Bit 7—Count Direction Flag (TCFD): Status flag that shows the direction in which

The TSR registers are 8-bit registers that indicate the status of each channel. The TPU registers, one for each channel. The TSR registers are initialized to H'C0 by a reset, at

counts in channels 1, 2, 4, and 5.

In channels 0 and 3, bit 7 is reserved. It is always read as 1 and cannot be modified.

TCFD	Description
0	TCNT counts down
1	TCNT counts up

**Bit 6—Reserved:** Read-only bit, always read as 1.

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ0

R/(W)\*

	when u is written to TGFU after reading TGFU = 1				
1	[Setting condition]				
	When the TCNT value underflows (changes from H'0000 to H'FFFF)				
Rit 1 O	verflow Flag (TCFV): Status flag that indicates that TCNT overflow has oc				
DIL <del>4</del> —∪	vernow riag (TCrv): Status mag that indicates that TCNT overnow has oc				
D:4 4					
Bit 4					
TCFV	 Description				
	Description [Clearing condition]				
TCFV	•				
TCFV	[Clearing condition]				

**Bit 3—Input Capture/Output Compare Flag D (TGFD):** Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3.

In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified

# Bit 3

Description

**TGFD** 

0	[Clearing conditions]						
	<ul> <li>When DTC is activated by TGID interrupt while DISEL bit of MRB in D</li> </ul>						
	<ul> <li>When 0 is written to TGFD after reading TGFD = 1</li> </ul>						
1	[Setting conditions]						
	When TCNT = TGRD while TGRD is functioning as output compare re						

functioning as input capture register

• When TCNT value is transferred to TGRD by input capture signal while

Rev. 4.00 Feb 15, 2006 page 314 of 900 REJ09B0291-0400

RENESAS

	<ul> <li>When TCNT = TGRC while TGRC is functioning as output compa</li> </ul>
	When TCNT value is transferred to TGRC by input capture signal
	functioning as input capture register
	<b>nput Capture/Output Compare Flag B (TGFB):</b> Status flag that indicace of TGRB input capture or compare match.
	se of TOKB input capture of compare materi.
Bit 1	
TGFB	 Description

functioning as input capture register

[Setting conditions]

1

When 0 is written to TGFC after reading TGFC = 1

TGFB	Description
0	[Clearing conditions]
	When DTC is activated by TGIB interrupt while DISEL bit of MRB in D
	<ul> <li>When 0 is written to TGFB after reading TGFB = 1</li> </ul>
1	[Setting conditions]

When DTC is activated by TGIC interrupt while DISEL bit of MRB in D

[Setting conditions] When TCNT = TGRB while TGRB is functioning as output compare re When TCNT value is transferred to TGRB by input capture signal while

Rev. 4.00 Feb 15, 2006 pag

REJ09

1	[Se	etting conditions)
	•	When TCNT = TGRA while TGRA is functioning as output compare reg
	•	When TCNT value is transferred to TGRA by input capture signal while
		functioning as input capture register

### 9.2.6 **Timer Counter (TCNT)**

Channel 0: TCNT0 (up-counter) Channel 1: TCNT1 (up/down-counter\*) Channel 2: TCNT2 (up/down-counter\*) Channel 3: TCNT3 (up-counter) Channel 4: TCNT4 (up/down-counter\*)

Channel 5: TCNT5 (up/down-counter\*)

,															
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value	:	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Note: \* These counters can be used as up/down-counters only in phase counting me when counting overflow/underflow on another channel. In other cases they for as up-counters.

The TCNT registers are 16-bit counters. The TPU has six TCNT counters, one for each The TCNT counters are initialized to H'0000 by a reset, and in hardware standby mode

The TCNT counters cannot be accessed in 8-bit units; they must always be accessed as unit.

Rev. 4.00 Feb 15, 2006 page 316 of 900 REJ09B0291-0400

R/W



The TOR registers are 10-bit registers with a dual function as output compare and mp registers. The TPU has 16 TGR registers, four each for channels 0 and 3 and two each 1, 2, 4, and 5. TGRC and TGRD for channels 0 and 3 can also be designated for opera buffer registers\*. The TGR registers are initialized to H'FFFF by a reset, and in hardw mode.

The TGR registers cannot be accessed in 8-bit units; they must always be accessed as

Note: \* TGR buffer register combinations are TGRA-TGRC and TGRB-TGRD.

RENESAS

Rev. 4.00 Feb 15, 2006 pag

REJ09

TSTR is initialized to H'00 by a reset, and in hardware standby mode.

When setting the operating mode in TMDR or setting the count clock in TCR, the TCNT counter.

**Bits 7 and 6—Reserved:** Should always be written with 0.

Bits 5 to 0—Counter Start 5 to 0 (CST5 to CST0): These bits select operation or stor TCNT.

### Rit n

DILII		
CSTn	Description	
0	TCNTn count operation is stopped	(
1	TCNTn performs count operation	

Note: If 0 is written to the CST bit during operation with the TIOC pin designated for our counter stops but the TIOC pin output compare output level is retained. If TIOR is when the CST bit is cleared to 0, the pin output level will be changed to the set in value.

operation for the channel 0 to 5 TCNT counters. A channel performs synchronous operation the corresponding bit in TSYR is set to 1.

TSYR is initialized to H'00 by a reset, and in hardware standby mode.

**Bits 7 and 6—Reserved:** Should always be written with 0.

independent of or synchronized with other channels. When synchronous operation is selected, synchronous presetting of multiple channels

Bits 5 to 0—Timer Synchro 5 to 0 (SYNC5 to SYNC0): These bits select whether of

synchronous clearing through counter clearing on another channel\*2 are possible.

Bit n					
SYNCn	Description				
0	TCNTn operates independently (TCNT presetting/clearing is unrelated to other channels)				
1	TCNTn performs synchronous operation				
	TCNT synchronous presetting/synchronous clearing is possible				

Notes: 1. To set synchronous operation, the SYNC bits for at least two channels mus

2. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing must also be set by means of bits CCLR2 to CCLR0 in TCR.

REJ09

MSTPCR is a 16-bit readable/writable register that performs module stop mode control

When the MSTP13 bit in MSTPCR is set to 1, TPU operation stops at the end of the buat ransition is made to module stop mode. Registers cannot be read or written to in mode. For details, see section 19.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not in software standby mode.

### Bit 13—Module Stop (MSTP13): Specifies the TPU module stop mode.

### Bit 13

Dit 10	
MSTP13	 Description
0	TPU module stop mode cleared
1	TPU module stop mode set

Rev. 4.00 Feb 15, 2006 page 320 of 900

REJ09B0291-0400



An example of 16-bit register access operation is shown in figure 9.2.




Figure 9.2 16-Bit Register Access Operation [Bus Master ↔ TCNT (16 I

RENESAS

### 9.3.2 8-Bit Registers

Registers other than TCNT and TGR are 8-bit. As the data bus to the CPU is 16 bits w registers can be read and written to in 16-bit units. They can also be read and written to units.

Examples of 8-bit register access operation are shown in figures 9.3 to 9.5.

TCR

Figure 9.3 8-Bit Register Access Operation [Bus Master  $\leftrightarrow$  TCR (Upper 8




Figure 9.4 8-Bit Register Access Operation [Bus Master ↔ TMDR (Lower 8




Figure 9.5 8-Bit Register Access Operation [Bus Master  $\leftrightarrow$  TCR and TMDR (

Rev. 4.00 Feb 15, 2006 page 322 of 900

REJ09B0291-0400

RENESAS

Each TGR can be used as an input capture register or output compare register.

**Synchronous Operation:** When synchronous operation is designated for a channel, T that channel performs synchronous presetting. That is, when TCNT for a channel desi synchronous operation is rewritten, the TCNT counters for the other channels are also the same time. Synchronous clearing of the TCNT counters is also possible by setting synchronization bits in TSYR for channels designated for synchronous operation.

### **Buffer Operation**

- When TGR is an output compare register
   When a compare match occurs, the value in the buffer register for the relevant chatransferred to TGR.
- When TGR is an input capture register
   When input capture occurs, the value in TCNT is transfer to TGR and the value probability in TGR is transferred to the buffer register.

**Cascaded Operation:** The channel 1 counter (TCNT1), channel 2 counter (TCNT2), counter (TCNT4), and channel 5 counter (TCNT5) can be connected together to operabit counter.

**PWM Mode:** In this mode, a PWM waveform is output. The output level can be set be TIOR. A PWM waveform with a duty of between 0% and 100% can be output, according of each TGR register.

**Phase Counting Mode:** In this mode, TCNT is incremented or decremented by detect phases of two clocks input from the external clock input pins in channels 1, 2, 4, and 5 phase counting mode is set, the corresponding TCLK pin functions as the clock pin, a performs up- or down-counting.

This can be used for two-phase encoder pulse input.

Rev. 4.00 Feb 15, 2006 pag REJ09






Figure 9.6 Example of Counter Operation Setting Procedure




Figure 9.7 Free-Running Counter Operation


When compare match is selected as the TCNT clearing source, the TCNT counter relevant channel performs periodic count operation. The TGR register for setting t designated as an output compare register, and counter clearing by compare match by means of bits CCLR2 to CCLR0 in TCR. After the settings have been made, Tup-count operation as periodic counter when the corresponding bit in TSTR is set the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCN

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU required interrupt. After a compare match, TCNT starts counting up again from H'0000.

to H'0000.

Rev. 4.00 Feb 15, 2006 pag REJ09

RENESAS



**Waveform Output by Compare Match:** The TPU can perform 0, 1, or toggle output

corresponding output pin using compare match.

Example of setting procedure for waveform output by compare match Figure 9.9 shows an example of the setting procedure for waveform output by comp




Figure 9.9 Example Of Setting Procedure for Waveform Output By Compare

Rev. 4.00 Feb 15, 2006 page 326 of 900 REJ09B0291-0400






Figure 9.10 Example of 0 Output/1 Output Operation

Figure 9.11 shows an example of toggle output.

In this example TCNT has been designated as a periodic counter (with counter cle performed by compare match B), and settings have been made so that output is tog compare match A and compare match B.




Figure 9.11 Example of Toggle Output Operation

Rev. 4.00 Feb 15, 2006 pag REJ09



Input capture will not be generated if  $\phi/1$  is selected.

Example of input capture operation setting procedure Figure 9.12 shows an example of the input capture operation setting procedure.




Figure 9.12 Example of Input Capture Operation Setting Procedure

Rev. 4.00 Feb 15, 2006 page 328 of 900

REJ09B0291-0400

RENESAS





Figure 9.13 Example of Input Capture Operation

**Example of Synchronous Operation Setting Procedure:** Figure 9.14 shows an exam synchronous operation setting procedure.



- written to, the same value is simultaneously written to the other TCNT counters. [3] Use bits CCLR2 to CCLR0 in TCR to specify TCNT clearing by input capture/output com
- [4] Use bits CCLR2 to CCLR0 in TCR to designate synchronous clearing for the counter cle
- [5] Set to 1 the CST bits in TSTR for the relevant channels, to start the count operation.

Figure 9.14 Example of Synchronous Operation Setting Procedure

Rev. 4.00 Feb 15, 2006 page 330 of 900

REJ09B0291-0400

source.



For details of PWM modes, see section 9.4.6, PWM Modes.




Figure 9.15 Example of Synchronous Operation

Rev. 4.00 Feb 15, 2006 pag REJ0



**Table 9.5** Register Combinations in Buffer Operation

Channel	Timer General Register	Buffer Register
0	TGR0A	TGR0C
	TGR0B	TGR0D
3	TGR3A	TGR3C
	TGR3B	TGR3D

When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding transferred to the timer general register.

This operation is illustrated in figure 9.16.




Figure 9.16 Compare Match Buffer Operation

Rev. 4.00 Feb 15, 2006 page 332 of 900

REJ09B0291-0400






Figure 9.17 Input Capture Buffer Operation

Example of Buffer Operation Setting Procedure: Figure 9.18 shows an example of operation setting procedure.




Figure 9.18 Example of Buffer Operation Setting Procedure

This operation is repeated each time compare match A occurs.

For details of PWM modes, see section 9.4.6, PWM Modes.




Figure 9.19 Example of Buffer Operation (1)

Rev. 4.00 Feb 15, 2006 page 334 of 900 REJ09B0291-0400

RENESAS




Figure 9.20 Example of Buffer Operation (2)

Table 9.6 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for channel 1 or 4, the counter clock setting i and the counter operates independently in phase counting mode.

Table 9.6 Cascaded Combinations

Combination	Upper 16 Bits	Lower 16 Bits
Channels 1 and 2	TCNT1	TCNT2
Channels 4 and 5	TCNT4	TCNT5

**Example of Cascaded Operation Setting Procedure:** Figure 9.21 shows an example setting procedure for cascaded operation.




Figure 9.21 Cascaded Operation Setting Procedure

Rev. 4.00 Feb 15, 2006 page 336 of 900 REJ09B0291-0400




Figure 9.23 illustrates the operation when counting upon TCNT2 overflow/underflow for TCNT1, and phase counting mode has been designated for channel 2.

TCNT1 is incremented by TCNT2 overflow and decremented by TCNT2 underflow.




Figure 9.23 Example of Cascaded Operation (2)

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ09 There are two PWM modes, as described below.

#### PWM mode 1

TGRC with TGRD. The output specified by bits IOA3 to IOA0 and IOC3 to IOC0 output from the TIOCA and TIOCC pins at compare matches A and C, and the output specified by bits IOB3 to IOB0 and IOD3 to IOD0 in TIOR is output at compare m and D. The initial output value is the value set in TGRA or TGRC. If the set values TGRs are identical, the output value does not change when a compare match occurs

In PWM mode 1, a maximum 8-phase PWM output is possible.

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with

### PWM mode 2

synchronous operation.

The output specified in TIOR is performed by means of compare matches. Upon coclearing by a synchronization register compare match, the output value of each pin value set in TIOR. If the set values of the cycle and duty registers are identical, the value does not change when a compare match occurs.

In PWM mode 2, a maximum 15-phase PWM output is possible by combined use we have the compare match occurs.

PWM output is generated using one TGR as the cycle register and the others as dut

The correspondence between PWM output pins and registers is shown in table 9.7.

Rev. 4.00 Feb 15, 2006 page 338 of 900

REJ09B0291-0400



	TGR3D		TIOCD3
4	TGR4A	TIOCA4	TIOCA4
	TGR4B		TIOCB4
5	TGR5A	TIOCA5	TIOCA5
	TGR5B		TIOCB5
Note:	In PWM mode 2, PWM output is no	ot possible for the TGR	register in which the

TGR1A

TGR1B

TGR2A

TGR2B

TGR3A

TGR3B TGR3C

1

2

3

TIOCA1

TIOCB1

TIOCA2

TIOCB2

TIOCA3 TIOCB3

TIOCC3 TIOCD3

Rev. 4.00 Feb 15, 2006 pag

REJO

TIOCA1

TIOCA2

TIOCA3

TIOCC3




Figure 9.24 Example of PWM Mode Setting Procedure




Figure 9.25 Example of PWM Mode Operation (1)

Rev. 4.00 Feb 15, 2006 pag REJ09




Figure 9.26 Example of PWM Mode Operation (2)

Rev. 4.00 Feb 15, 2006 page 342 of 900 REJ09B0291-0400




Figure 9.27 Example of PWM Mode Operation (3)

RENESAS

Rev. 4.00 Feb 15, 2006 pag

REJ09

used.

When overflow occurs while TCNT is counting up, the TCFV flag in TSR is set; when occurs while TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag provides an in whether TCNT is counting up or down.

Table 9.8 shows the correspondence between external clock pins and channels.

**Table 9.8** Phase Counting Mode Clock Input Pins

	Exte	rnal Clock Pin
Channels	A-Phase	B-Phase
When channel 1 or 5 is set to phase counting mode	TCLKA	TCLKB
When channel 2 or 4 is set to phase counting mode	TCLKC	TCLKD

**Example of Phase Counting Mode Setting Procedure:** Figure 9.28 shows an example phase counting mode setting procedure.




Figure 9.28 Example of Phase Counting Mode Setting Procedure

Rev. 4.00 Feb 15, 2006 page 344 of 900

REJ09B0291-0400






Figure 9.29 Example of Phase Counting Mode 1 Operation

Table 9.9 Up/Down-Count Conditions in Phase Counting Mode 1

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level		Up-count
Low level	7_	
	Low level	
7_	High level	
High level	7_	Down-cou
Low level	Ŧ	
	High level	
7_	Low level	
Legend:		

Legend:

F: Rising edge

⁻L : Falling edge

Rev. 4.00 Feb 15, 2006 pag REJ09




Figure 9.30 Example of Phase Counting Mode 2 Operation

Table 9.10 Up/Down-Count Conditions in Phase Counting Mode 2

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level		Don't care
Low level	7_	
<u></u>	Low level	
7_	High level	Up-count
High level	7_	Don't care
Low level		
<u>_</u>	High level	
7_	Low level	Down-count
Legend:		
$oldsymbol{oldsymbol{arFit}}$ : Rising edge		

→ : Rising edge→ : Falling edge

Rev. 4.00 Feb 15, 2006 page 346 of 900

REJ09B0291-0400






Figure 9.31 Example of Phase Counting Mode 3 Operation

 $Table\ 9.11\ \ Up/Down\mbox{-}Count\ Conditions\ in\ Phase\ Counting\ Mode\ 3$ 

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level		Don't care
Low level	7_	
<u>_</u>	Low level	
7_	High level	Up-count
High level	7_	Down-cour
Low level		Don't care
<u>_</u>	High level	
7_	Low level	
Legend:		

Legend:

F: Rising edge

∃ : Falling edge

Rev. 4.00 Feb 15, 2006 pag

REJ0




Figure 9.32 Example of Phase Counting Mode 4 Operation

Table 9.12 Up/Down-Count Conditions in Phase Counting Mode 4

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level		Up-count
Low level	7_	
	Low level	Don't care
7_	High level	<del></del>
High level	7_	Down-count
Low level	<u></u>	
<u></u>	High level	Don't care
7_	Low level	<del></del>
Legend:		
: Rising edge		

☐ . Rising edge

Rev. 4.00 Feb 15, 2006 page 348 of 900

REJ09B0291-0400



control period. TGR0B is used for input capture, with TGR0B and TGR0D operating mode. The channel 1 counter input clock is designated as the TGR0B input capture so detection of the pulse width of 2-phase encoder 4-multiplication pulses is performed.

TGR1A and TGR1B for channel 1 are designated for input capture, channel 0 TGR0A TGROC compare matches are selected as the input capture source, and store the up/do values for the control periods.

This procedure enables accurate position/speed detection to be achieved.

Rev. 4.00 Feb 15, 2006 pag

REJ09




Figure 9.33 Phase Counting Mode Application Example

# 9.5 Interrupts

### 9.5.1 Interrupt Sources and Priorities

There are three kinds of TPU interrupt source: TGR input capture/compare match, TCN overflow, and TCNT underflow. Each interrupt source has its own status flag and enab bit, allowing generation of interrupt request signals to be enabled or disabled individua

When an interrupt request is generated, the corresponding status flag in TSR is set to 1 corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is requested interrupt request is cleared by clearing the status flag to 0.

Relative channel priorities can be changed by the interrupt controller, but the priority of a channel is fixed. For details, see section 5, Interrupt Controller.

Rev. 4.00 Feb 15, 2006 page 350 of 900

REJ09B0291-0400



3	TGI3A	TGR3A input capture/compare match
	TGI3B	TGR3B input capture/compare match
	TGI3C	TGR3C input capture/compare match
	TGI3D	TGR3D input capture/compare match
	TCI3V	TCNT3 overflow
4	TGI4A	TGR4A input capture/compare match
	TGI4B	TGR4B input capture/compare match
	TCI4V	TCNT4 overflow
	TCI4U	TCNT4 underflow
5	TGI5A	TGR5A input capture/compare match
	TGI5B	TGR5B input capture/compare match
	TCI5V	TCNT5 overflow
	TCI5U	TCNT5 underflow
Note:	This table show	vs the initial state immediately after a rese
	can be change	d by the interrupt controller.

TGI0D

TCI0V

TGI1A

TGI1B

TCI1V

TCI1U

TGI2A

TGI2B

TCI2V

TCI2U

1

2

TGR0D input capture/compare match

TGR1A input capture/compare match

TGR1B input capture/compare match

TGR2A input capture/compare match

TGR2B input capture/compare match

TCNT0 overflow

TCNT1 overflow

TCNT1 underflow

TCNT2 overflow

TCNT2 underflow



Rev. 4.00 Feb 15, 2006 pag

REJ09

Possible

Possible

Possible

Possible

Possible

Possible

Possible

Possible

Possible Not possible Possible

Possible

Possible Not possible

Not possible Not possible Possible

Not possible

Not possible

Not possible

Not possible

Not possible

each channel.

**Underflow Interrupt:** An interrupt is requested if the TCIEU bit in TIER is set to 1 w TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on a channel. The request is cleared by clearing the TCFU flag to 0. The TPU has four overflow interrup for channels 1, 2, 4, and 5.

## 9.5.2 DTC Activation

**DTC Activation:** The DTC can be activated by the TGR input capture/compare match for a channel. For details, see section 7, Data Transfer Controller.

A total of 16 TPU input capture/compare match interrupts can be used as DTC activation four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5.

## 9.5.3 A/D Converter Activation

The A/D converter can be activated by the TGRA input capture/compare match for a cl

If the TTGE bit in TIER is set to 1 when the TGFA flag in TSR is set to 1 by the occur TGRA input capture/compare match on a particular channel, a request to start A/D cor sent to the A/D converter. If the TPU conversion start trigger has been selected on the a converter side at this time, A/D conversion is started.

In the TPU, a total of six TGRA input capture/compare match interrupts can be used as converter conversion start sources, one for each channel.

Rev. 4.00 Feb 15, 2006 page 352 of 900

REJ09B0291-0400




Figure 9.34 Count Timing in Internal Clock Operation




Figure 9.35 Count Timing in External Clock Operation

**Output Compare Output Timing:** A compare match signal is generated in the final which TCNT and TGR match (the point at which the count value matched by TCNT i When a compare match signal is generated, the output value set in TIOR is output at t compare output pin. After a match between TCNT and TGR, the compare match signal generated until the TCNT input clock is generated.

Rev. 4.00 Feb 15, 2006 pag REJ09




Figure 9.36 Output Compare Output Timing

**Input Capture Signal Timing:** Figure 9.37 shows input capture signal timing.




Figure 9.37 Input Capture Input Signal Timing

Rev. 4.00 Feb 15, 2006 page 354 of 900

REJ09B0291-0400




Figure 9.38 Counter Clear Timing (Compare Match)





Figure 9.39 Counter Clear Timing (Input Capture)

Rev. 4.00 Feb 15, 2006 pag REJ0



**Figure 9.40 Buffer Operation Timing (Compare Match)** 




Figure 9.41 Buffer Operation Timing (Input Capture)

	N			N+1		
	N					
nal						
pt						
	nal	N N	nal	N N	N N	N Nal

Figure 9.42 TGI Interrupt Timing (Compare Match)

TCNT	N	
TGR		N
TGF flag		
TGI interrupt		

**Figure 9.43 TGI Interrupt Timing (Input Capture)** 

Rev. 4.00 Feb 15, 2006 page 358 of 900 REJ09B0291-0400

TCNT (overflow)	H'FFFF H'0000
Overflow signal	
TCFV flag	
TCIV interrupt	
	Figure 9.44 TCIV Interrupt Setting Timing
ф	
TCNT input clock	
TCNT (underflow)	H'0000 H'FFFF
Underflow signal	
TCFU flag	
TCIU interrupt	
	Figure 9.45 TCIU Interrupt Setting Timing
	Rev. 4.00 Feb 15, 2006 pag REJ0

TCNT input clock




Figure 9.46 Timing for Status Flag Clearing by CPU




Figure 9.47 Timing for Status Flag Clearing by DTC Activation

Rev. 4.00 Feb 15, 2006 page 360 of 900

REJ09B0291-0400

least 1.5 states, and the pulse width must be at least 2.5 states. Figure 9.48 shows the i conditions in phase counting mode.




Figure 9.48 Phase Difference, Overlap, and Pulse Width in Phase Counting

**Caution on Period Setting:** When counter clearing by compare match is set, TCNT is the final state in which it matches the TGR value (the point at which the count value r TCNT is updated). Consequently, the actual counter frequency is given by the following

$$f = \frac{\phi}{(N+1)}$$

Where f: Counter frequency

 $\boldsymbol{\varphi}\,$  : Operating frequency

N: TGR set value

ф	
Address	TCNT address
Write signal	
Counter clear signal	
TCNT	N

Figure 9.49 Contention between TCNT Write and Clear Operations

Rev. 4.00 Feb 15, 2006 page 362 of 900 REJ09B0291-0400

N M

Figure 9.50 Contention between TCNT Write and Increment Operation

ф	
Address	│ TGR address │
Write signal	
Compare match signal	→ Prohibited
TCNT	N N+1
TGR	N M
	TGR write data

Figure 9.51 Contention between TGR Write and Compare Match






Figure 9.52 Contention between Buffer Register Write and Compare M

Rev. 4.00 Feb 15, 2006 pag

REJO

Φ -	
Address	TGR address
Read signal	
Input capture signal	
TGR	X X M
Internal data bus	X M

Figure 9.53 Contention between TGR Read and Input Capture




Figure 9.54 Contention between TGR Write and Input Capture

Rev. 4.00 Feb 15, 2006 page

REJO




Figure 9.55 Contention between Buffer Register Write and Input Captu

Rev. 4.00 Feb 15, 2006 page 368 of 900

REJ09B0291-0400

TCNT input clock	
TCNT	H'FFFF H'0000
Counter clear signal	
TGF	
TCFV	Prohibited

Figure 9.56 Contention between Overflow and Counter Clearing

Rev. 4.00 Feb 15, 2006 pag REJ09




Figure 9.57 Contention between TCNT Write and Overflow

**Multiplexing of I/O Pins:** In the H8S/2345 Group, the TCLKA input pin is multiplexed TIOCC0 I/O pin, the TCLKB input pin with the TIOCD0 I/O pin, the TCLKC input pin TIOCB1 I/O pin, and the TCLKD input pin with the TIOCB2 I/O pin. When an external input, compare match output should not be performed from a multiplexed pin.

**Interrupts and Module Stop Mode:** If module stop mode is entered when an interrupt requested, it will not be possible to clear the CPU interrupt source or DTC activation so Interrupts should therefore be disabled before entering module stop mode.

timer module can thus be used for a variety of functions, including pulse output with a duty cycle.

#### 10.1.1 **Features**

The features of the 8-bit timer module are listed below.

- Selection of four clock sources
  - The counters can be driven by one of three internal clock signals ( $\phi/8$ ,  $\phi/64$ , or  $\phi/8$ external clock input (enabling use as an external event counter).
- Selection of three ways to clear the counters
  - The counters can be cleared on compare match A or B, or by an external reset sign
- Timer output control by a combination of two compare match signals The timer output signal in each channel is controlled by a combination of two inde compare match signals, enabling the timer to generate output waveforms with an a
- Provision for cascading of two channels
  - Operation as a 16-bit timer is possible, using channel 0 for the upper 8 bits and for the lower 8 bits (16-bit count mode).
  - Channel 1 can be used to count channel 0 compare matches (compare match
- Three independent interrupts

cycle or PWM output.

- Compare match A and B and overflow interrupts can be requested independently. • A/D converter conversion start trigger can be generated
- Channel 0 compare match A signal can be used as an A/D converter conversion st
- Module stop mode can be set
- - As the initial setting, 8-bit timer operation is halted. Register access is enabled module stop mode.






Figure 10.1 Block Diagram of 8-Bit Timer

Rev. 4.00 Feb 15, 2006 page 372 of 900

REJ09B0291-0400

			•	•
1	Timer output pin 1	TMO1	Output	Outputs at compare ma
	Timer clock input pin 1	TMCI1	Input	Inputs external clock for
	Timer reset input pin 1	TMRI1	Input	Inputs external reset to

TMRI0

Input

**Abbreviation** 

TCR0

TCSR0

R/W

R/W

R/(W)\*2

Inputs external reset to

Initial value

H'00

H'00

### 10.1.4 **Register Configuration**

Timer reset input pin 0

Timer control register 0

Timer control/status register 0

Table 10.2 summarizes the registers of the 8-bit timer module.

Table 10.2 8-Bit Timer Registers

Channel Name

0

	Time constant register A0	TCORA0	R/W	H'FF	H
	Time constant register B0	TCORB0	R/W	H'FF	H
	Timer counter 0	TCNT0	R/W	H'00	H
1	Timer control register 1	TCR1	R/W	H'00	H
	Timer control/status register 1	TCSR1	R/(W)*2	H'10	H
	Time constant register A1	TCORA1	R/W	H'FF	H
	Time constant register B1	TCORB1	R/W	H'FF	H
	Timer counter 1	TCNT1	R/W	H'00	H
All	Module stop control register	MSTPCR	R/W	H'3FFF	H
Notes: 1.	Lower 16 bits of the address				

2. Only 0 can be written to bits 7 to 5, to clear these flags.

Each pair of registers for channel 0 and channel 1 is a 16-bit register with the upper 8 channel 0 and the lower 8 bits for channel 1, so they can be accessed together by word instruction.

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ09



from an internal or external clock source. This clock source is selected by clock select to CKS0 of TCR. The CPU can read or write to TCNT0 and TCNT1 at all times.

TCNT0 and TCNT1 comprise a single 16-bit register, so they can be accessed together

TCNT0 and TCNT1 are 8-bit readable/writable up-counters that increment on pulses go

TCNT0 and TCNT1 comprise a single 16-bit register, so they can be accessed together transfer instruction.

TCNT0 and TCNT1 can be cleared by an external reset input or by a compare match si

Which signal is to be used for clearing is selected by clock clear bits CCLR1 and CCLI

When a timer counter overflows from H'FF to H'00, OVF in TCSR is set to 1.

TCNT0 and TCNT1 are each initialized to H'00 by a reset and in hardware standby mo

# 10.2.2 Time Constant Registers A0 and A1 (TCORA0, TCORA1)

TCORA0

									/						
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial va	alue:	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W	:	R/W													

TCORA1

 $TCORA0 \ and \ TCORA1 \ are \ 8-bit \ readable/writable \ registers. \ TCORA0 \ and \ TCORA1 \ single \ 16-bit \ register \ so \ they \ can \ be \ accessed \ together \ by \ word \ transfer \ instruction.$ 

TCORA is continually compared with the value in TCNT. When a match is detected, the corresponding CMFA flag of TCSR is set. Note, however, that comparison is disabled T2 state of a TCOR write cycle.

Rev. 4.00 Feb 15, 2006 page 374 of 900 REJ09B0291-0400

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial val	ue:	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W	:	R/W	R/\												

TCORB0 and TCORB1 are 8-bit readable/writable registers. TCORB0 and TCORB1 single 16-bit register so they can be accessed together by word transfer instruction.

corresponding CMFB flag of TCSR is set. Note, however, that comparison is disable T2 state of a TCOR write cycle. The timer output can be freely controlled by these compare match signals and the sett

TCORB is continually compared with the value in TCNT. When a match is detected,

output select bits OS3 and OS2 of TCSR.

TCORB0 and TCORB1 are each initialized to H'FF by a reset and in hardware standb

#### 10.2.4 Time Control Registers 0 and 1 (TCR0, TCR1)

Bit

Initial value:	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W R/W R/W		R/W	R/W

TCR0 and TCR1 are 8-bit readable/writable registers that select the clock source and which TCNT is cleared, and enable interrupts.

TCR0 and TCR1 are each initialized to H'00 by a reset and in hardware standby mode

For details of this timing, see section 10.3, Operation.



Rev. 4.00 Feb 15, 2006 pag REJ09 Bit 6—Compare Match Interrupt Enable A (CMIEA): Selects whether CMFA inter

requests (CMIA) are enabled or disabled when the CMFA flag of TCSR is set to 1.

CMIEA	Description	
0	CMFA interrupt requests (CMIA) are disabled	(
1	CMFA interrupt requests (CMIA) are enabled	

Bit 5—Timer Overflow Interrupt Enable (OVIE): Selects whether OVF interrupt re (OVI) are enabled or disabled when the OVF flag of TCSR is set to 1.

Bit 5

Description
OVF interrupt requests (OVI) are disabled
OVF interrupt requests (OVI) are enabled

Bits 4 and 3—Counter Clear 1 and 0 (CCLR1 and CCLR0): These bits select the m which TCNT is cleared: by compare match A or B, or by an external reset input.

Bit 4	Bit 3	
CCLR1	CCLR0	Description
0	0	Clear is disabled
	1	Clear by compare match A
1	0	Clear by compare match B
	1	Clear by rising edge of external reset input

Rev. 4.00 Feb 15, 2006 page 376 of 900 REJ09B0291-0400



Some functions differ between channel 0 and channel 1.

Bit 2	Bit 1	Bit 0	
CKS2	CKS1	CKS0	Description
0	0	0	Clock input disabled
		1	Internal clock, counted at falling edge of φ/8
	1	0	Internal clock, counted at falling edge of \$\phi\$/64
		1	Internal clock, counted at falling edge of \$\phi/8192\$
1	0	0	For channel 0: count at TCNT1 overflow signal*
			For channel 1: count at TCNT0 compare match A*
		1	External clock, counted at rising edge
	1	0	External clock, counted at falling edge
		1	External clock, counted at both rising and falling edges
Note:	* If the o	count input	t of channel 0 is the TCNT1 overflow signal and that of cha

Note: TCNT0 compare match signal, no incrementing clock is generated. Do not

setting.

Rev. 4.00 Feb 15, 2006 pag

REJ0



### TCSR1

Bit :	7	6	5	4	3	2	1	
	CMFB	CMFA	OVF	_	OS3	OS2	OS1	I
Initial value:	0	0	0	1	0	0	0	
R/W :	R/(W)*	R/(W)*	R/(W)*	_	R/W	R/W	R/W	

Note: \* Only 0 can be written to bits 7 to 5, to clear these flags.

TCSR0 and TCSR1 are 8-bit registers that display compare match and overflow statuse control compare match output.

TCSR0 is initialized to H'00, and TCSR1 to H'10, by a reset and in hardware standby m

**Bit 7—Compare Match Flag B (CMFB):** Status flag indicating whether the values of TCORB match.

Bit 7

CMFB	Description
0	[Clearing conditions] (
	<ul> <li>Cleared by reading CMFB when CMFB = 1, then writing 0 to CMFB</li> </ul>
	<ul> <li>When DTC is activated by CMIB interrupt while DISEL bit of MRB in DT</li> </ul>
1	[Setting condition]
	Set when TCNT matches TCORB

Rev. 4.00 Feb 15, 2006 page 378 of 900

REJ09B0291-0400

1	[Setting condition]
	Set when TCNT matches TCORA
	5—Timer Overflow Flag (OVF): Status flag indicating that TCNT has overflown H'FF to H'00).

Bit 5	
OVF	Description
0	[Clearing con
	Cleared by re

[Clearing condition]

Cleared by reading OVF when OVF = 1, then writing 0 to OVF

[Setting condition]

Set when TCNT overflows from H'FF to H'00

converter start requests by compare-match A.

In TCSR1, this bit is reserved: it is always read as 1 and cannot be modified.

# Bit 4

1

DIL 4	
ADTE	Description
0	A/D converter start requests by compare match A are disabled
1	A/D converter start requests by compare match A are enabled

Bit 4—A/D Trigger Enable (ADTE) (TCSR0 Only): Selects enabling or disabling of

Rev. 4.00 Feb 15, 2006 pag

REJ09

priority.

Timer output is disabled when bits OS3 to OS0 are all 0.

After a reset, the timer output is 0 until the first compare match event occurs.

Bit 3	Bit 2	
OS3	OS2	Description
0	0	No change when compare match B occurs
	1	0 is output when compare match B occurs
1	0	1 is output when compare match B occurs
	1	Output is inverted when compare match B occurs (toggle output)

OS1 OS0 Description  0 No change when compare match A occurs  1 0 is output when compare match A occurs	
1 0 is output when compare match A occurs	(1
1 0 1 is output when compare match A occurs	
1 Output is inverted when compare match A occurs (toggle	output)

Rev. 4.00 Feb 15, 2006 page 380 of 900

REJ09B0291-0400



MSTPCR is a 16-bit readable/writable register that performs module stop mode control

When the MSTP12 bit in MSTPCR is set to 1, the 8-bit timer operation stops at the er cycle and a transition is made to module stop mode. Registers cannot be read or writte module stop mode. For details, see section 19.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not in software standby mode.

Bit 12—Module Stop (MSTP12): Specifies the 8-bit timer stop mode.

Bit 12	
MSTP12	
0	8-bit timer module stop mode cleared
1	8-bit timer module stop mode set

count timing.




Figure 10.2 Count Timing for Internal Clock Input

**External Clock:** Three incrementation methods can be selected by setting bits CKS2 to TCR: at the rising edge, the falling edge, and both rising and falling edges.

Note that the external clock pulse width must be at least 1.5 states for incrementation a edge, and at least 2.5 states for incrementation at both edges. The counter will not incrementation incrementation at both edges.

Figure 10.3 shows the timing of incrementation at both edges of an external clock signal

Rev. 4.00 Feb 15, 2006 page 382 of 900 REJ09B0291-0400




Figure 10.3 Count Timing for External Clock Input

# 10.3.2 Compare Match Timing

**Setting of Compare Match Flags A and B (CMFA, CMFB):** The CMFA and CMF TCSR are set to 1 by a compare match signal generated when the TCOR and TCNT v The compare match signal is generated at the last state in which the match is true, just timer counter is updated.

Therefore, when TCOR and TCNT match, the compare match signal is not generated next incrementation clock input. Figure 10.4 shows this timing.




Figure 10.4 Timing of CMF Setting

Rev. 4.00 Feb 15, 2006 pag

REJ0






Figure 10.5 Timing of Timer Output

**Timing of Compare Match Clear:** The timer counter is cleared when compare match occurs, depending on the setting of the CCLR1 and CCLR0 bits in TCR. Figure 10.6 sl timing of this operation.




Figure 10.6 Timing of Compare Match Clear

Rev. 4.00 Feb 15, 2006 page 384 of 900

REJ09B0291-0400




Figure 10.7 Timing of External Reset

# 10.3.4 Timing of Overflow Flag (OVF) Setting

The OVF in TCSR is set to 1 when the timer count overflows (changes from H'FF to 10.8 shows the timing of this operation.




Figure 10.8 Timing of OVF Setting

Rev. 4.00 Feb 15, 2006 pag REJ0

lower 8 bits.

- Setting of compare match flags
  - The CMF flag in TCSR0 is set to 1 when a 16-bit compare match event occurs.
  - The CMF flag in TCSR1 is set to 1 when a lower 8-bit compare match event oc
- Counter clear specification
  - If the CCLR1 and CCLR0 bits in TCR0 have been set for counter clear at comp the 16-bit counter (TCNT0 and TCNT1 together) is cleared when a 16-bit comp event occurs. The 16-bit counter (TCNT0 and TCNT1 together) is cleared even clear by the TMRI0 pin has also been set.
  - The settings of the CCLR1 and CCLR0 bits in TCR1 are ignored. The lower 8 b be cleared independently.
- Pin output
  - Control of output from the TMO0 pin by bits OS3 to OS0 in TCSR0 is in accord the 16-bit compare match conditions.

— Control of output from the TMO1 pin by bits OS3 to OS0 in TCSR1 is in accord

the lower 8-bit compare match conditions. Compare Match Counter Mode: When bits CKS2 to CKS0 in TCR1 are B'100, TCN

compare match A's for channel 0.

generation of interrupts, output from the TMO pin, and counter clear are in accordance settings for each channel.

Channels 0 and 1 are controlled independently. Conditions such as setting of the CMF

**Note on Usage:** If the 16-bit counter mode and compare match counter mode are set simultaneously, the input clock pulses for TCNT0 and TCNT1 are not generated and the counters will stop operating. Software should therefore avoid using both these modes.

Rev. 4.00 Feb 15, 2006 page 386 of 900 REJ09B0291-0400

**Table 10.3 8-Bit Timer Interrupt Sources** 

Interrupt Source	Description	DTC Activation F
CMIA0	Interrupt by CMFA	Possible F
CMIB0	Interrupt by CMFB	Possible
OVI0	Interrupt by OVF	Not possible
CMIA1	Interrupt by CMFA	Possible
CMIB1	Interrupt by CMFB	Possible
OVI1	Interrupt by OVF	Not possible L

This table shows the initial state immediately after a reset. The relative channel can be changed by the interrupt controller.

#### 10.4.2 A/D Converter Activation

The A/D converter can be activated only by channel 0 compare match A.

If the ADTE bit in TCSR0 is set to 1 when the CMFA flag is set to 1 by the occurrence 0 compare match A, a request to start A/D conversion is sent to the A/D converter. If timer conversion start trigger has been selected on the A/D converter side at this time, conversion is started.

Rev. 4.00 Feb 15, 2006 pag

REJ09

compare material and to o at a 1 CORB compare materi.

With these settings, the 8-bit timer provides output of pulses at a rate determined by TO a pulse width determined by TCORB. No software intervention is required.




Figure 10.9 Example of Pulse Output

Rev. 4.00 Feb 15, 2006 page 388 of 900 REJ09B0291-0400



takes priority, so that the counter is cleared and the write is not performed.

Figure 10.10 shows this operation.




Figure 10.10 Contention between TCNT Write and Clear




Figure 10.11 Contention between TCNT Write and Increment




Figure 10.12 Contention between TCOR Write and Compare Match

Rev. 4.00 Feb 15, 2006 pag

REJO

Toggle output	High
1 output	<b>↑</b>
0 output	
No change	Low

#### 10.6.5 **Switching of Internal Clocks and TCNT Operation**

TCNT may increment erroneously when the internal clock is switched over. Table 10.5 relationship between the timing at which the internal clock is switched (by writing to the and CKS0 bits) and the TCNT operation.


When the TCNT clock is generated from an internal clock, the falling edge of the internal pulse is detected. If clock switching causes a change from high to low level, as shown table 10.5, a TCNT clock pulse is generated on the assumption that the switchover is a edge. This increments TCNT.

The erroneous incrementation can also happen when switching between internal and ex clocks.

Rev. 4.00 Feb 15, 2006 page 392 of 900

REJ09B0291-0400





RENESAS

Rev. 4.00 Feb 15, 2006 pag

REJO

TCNT	N	N+1	N+2
			- !
			CKS bit wr

Notes: 1. Includes switching from low to stop, and from stop to low.

I CIN I CIOCK

- 2. Includes switching from stop to high.
- 3. Includes switching from high to stop.
- Generated on the assumption that the switchover is a falling edge; TCNT is incremented.

# **10.6.6** Usage Note

**Interrupts and Module Stop Mode:** If module stop mode is entered when an interrupt requested, it will not be possible to clear the CPU interrupt source or DTC activation so Interrupts should therefore be disabled before entering module stop mode.

Rev. 4.00 Feb 15, 2006 page 394 of 900

REJ09B0291-0400

generate an internal reset signal for the H85/2545 Group.

When this watchdog function is not needed, the WDT can be used as an interval timer timer operation, an interval timer interrupt is generated each time the counter overflow

### 11.1.1 Features

WDT features are listed below.


- Switchable between watchdog timer mode and interval timer mode
- WDTOVF output\* when in watchdog timer mode

If the counter overflows, the WDT outputs  $\overline{\text{WDTOVF}}$ .\* It is possible to select who the entire H8S/2345 Group is reset at the same time. This internal reset can be a preset or a manual reset.

- Interrupt generation when in interval timer mode

  If the counter overflows, the WDT generates an interval timer interrupt.
- Choice of eight counter clock sources.

Note: \* The WDTOVF pin function is not supported by the F-ZTAT version.



**TCNT** : Timer counter RSTCSR: Reset control/status register

Notes: 1. The type of internal reset signal depends on a register setting. Either power-on rese reset can be selected.

2. The WDTOVF pin function is not supported by the F-ZTAT version.

Figure 11.1 Block Diagram of WDT

Rev. 4.00 Feb 15, 2006 page 396 of 900 REJ09B0291-0400

The WDTOVF pin function is not supported by the F-ZTAT version. Note:

#### **Register Configuration** 11.1.4

The WDT has three registers, as summarized in table 11.2. These registers control clo WDT mode switching, and the reset signal.

Table 11.2 WDT Registers

				Add
Name	Abbreviation	R/W	Initial Value	Write*2
Timer control/status register	TCSR	R/(W)*3	H'18	H'FFBC
Timer counter	TCNT	R/W	H'00	H'FFBC
Reset control/status register	RSTCSR	R/(W)*3	H'1F	H'FFBE

Notes: 1. Lower 16 bits of the address.

- 2. For details of write operations, see section 11.2.4, Notes on Register Acces
- 3. Only a write of 0 is permitted to bit 7, to clear the flag.

REJ09



TCNT is an 8-bit readable/writable\*1 up-counter.

clock source selected by bits CKS2 to CKS0 in TCSR. When the count overflows (cha H'FF to H'00), either the watchdog timer overflow signal (WDTOVF)\*2 or an interval t interrupt (WOVI) is generated, depending on the mode selected by the WT/IT bit in TO

When the TME bit is set to 1 in TCSR, TCNT starts counting pulses generated from the

TCNT is initialized to H'00 by a reset, in hardware standby mode, or when the TME bi to 0. It is not initialized in software standby mode.

- Note: 1. The method for writing to TCNT is different from that for general registers inadvertent overwriting. For details see section 11.2.4, Notes on Register A
  - 2. The WDTOVF pin function is not supported by the F-ZTAT version.

Rev. 4.00 Feb 15, 2006 page 398 of 900

REJ09B0291-0400

Note. Carrolly be written with a for may cleaning.

Bit 7

Note:

at least twice.

TCSR is an 8-bit readable/writable\* register. Its functions include selecting the clock input to TCNT, and the timer mode.

TCR is initialized to H'18 by a reset and in hardware standby mode. It is not initialized standby mode.

The method for writing to TCSR is different from that for general registers inadvertent overwriting. For details see section 11.2.4, Notes on Register

Bit 7—Overflow Flag (OVF): Indicates that TCNT has overflowed from H'FF to H'C interval timer mode. This flag cannot be set during watchdog timer operation.

OVF	Description
0	[Clearing condition]
	Cleared by reading TCSR when OVF = 1*, then writing 0 to OVF
1	[Setting condition]
	Set when TCNT overflows (changes from H'FF to H'00) in interval timer m

Bit 6—Timer Mode Select (WT/IT): Selects whether the WDT is used as a watchdo

When OVF is polled and the interval timer interrupt is disabled. OVF = 1 mg

interval timer. If used as an interval timer, the WDT generates an interval timer interval (WOVI) when TCNT overflows. If used as a watchdog timer, the WDT generates the signal\* when TCNT overflows.

Note: \* The WDTOVF pin function is not supported by the F-ZTAT version.

Rev. 4.00 Feb 15, 2006 pag REJ09



Bit 5—Timer Enable (TME): Selects whether TCNT runs or is halted.

### Bit 5

TME	Description	
0	TCNT is initialized to H'00 and halted	(
1	TCNT counts	

**Bits 4 and 3—Reserved:** Read-only bits, always read as 1.

**Bits 2 to 0:** Clock Select 2 to 0 (CKS2 to CKS0): These bits select one of eight internal sources, obtained by dividing the system clock  $(\phi)$ , for input to TCNT.

Bit 2	Bit 1	Bit 0	Description	
CKS2	CKS1	CKS0	Clock	Overflow Period (when φ = 20 MHz)
0	0	0	φ/2 (initial value)	25.6 µs
		1	ф/64	819.2 µs
	1	0	ф/128	1.6 ms
		1	φ/512	6.6 ms
1	0	0	ф/2048	26.2 ms
		1	φ/8192	104.9 ms
	1	0	ф/32768	419.4 ms
		1	φ/131072	1.68 s

Note: \* The overflow period is the time from when TCNT starts counting up from H'C overflow occurs.

Rev. 4.00 Feb 15, 2006 page 400 of 900

REJ09B0291-0400



Note. Can only be written with o for hag cleaning.

RSTCSR is an 8-bit readable/writable\* register that controls the generation of the intesignal when TCNT overflows, and selects the type of internal reset signal.

RSTCSR is initialized to H'1F by a reset signal from the  $\overline{RES}$  pin, but not by the WD's reset signal caused by overflows.

Note: \* The method for writing to RSTCSR is different from that for general regis prevent inadvertent overwriting. For details see section 11.2.4, Notes on RACCESS.

**Bit 7—Watchdog Overflow Flag (WOVF):** Indicates that TCNT has overflowed (chulf High theorem of High theorem) during watchdog timer operation. This bit is not set in interval timer more than the contract of the High theorem o

### Bit 7

WOVF	Description			
0	[Clearing condition]			
	Cleared by reading RSTCSR when WOVF = 1, then writing 0 to WOVF			
1	[Setting condition]			
	Set when TCNT overflows (changed from H'FF to H'00) during watchdog operation			

WDT are reset.

**Bit 5—Reset Select (RSTS):** Selects the type of internal reset generated if TCNT over during watchdog timer operation.

For details of the types of resets, see section 4, Exception Handling.

### Bit 5

Description	
Power-on reset	(
Manual reset	
	Power-on reset

**Bits 4 to 0—Reserved:** Read-only bits, always read as 1.

### 11.2.4 Notes on Register Access

The watchdog timer's TCNT, TCSR, and RSTCSR registers differ from other registers more difficult to write to. The procedures for writing to and reading these registers are below.

**Writing to TCNT and TCSR:** These registers must be written to by a word transfer in They cannot be written to with byte instructions.

Figure 11.2 shows the format of data written to TCNT and TCSR. TCNT and TCSR became write address. For a write to TCNT, the upper byte of the written word must comand the lower byte must contain the write data. For a write to TCSR, the upper byte of word must contain H'A5 and the lower byte must contain the write data. This transfers data from the lower byte to TCNT or TCSR.

Rev. 4.00 Feb 15, 2006 page 402 of 900

REJ09B0291-0400



# Figure 11.2 Format of Data Written to TCNT and TCSR

Writing to RSTCSR: RSTCSR must be written to by word transfer instruction to add H'FFBE. It cannot be written to with byte instructions.

Figure 11.3 shows the format of data written to RSTCSR. The method of writing 0 to bit differs from that for writing to the RSTE and RSTS bits.

To write 0 to the WOVF bit, the write data must have H'A5 in the upper byte and H'0 lower byte. This clears the WOVF bit to 0, but has no effect on the RSTE and RSTS because the transfer of the to the RSTE and RSTS bits, the upper byte must contain H'5A and the lower byte must write data. This writes the values in bits 6 and 5 of the lower byte into the RSTE and but has no effect on the WOVF bit.




Figure 11.3 Format of Data Written to RSTCSR

**Reading TCNT, TCSR, and RSTCSR:** These registers are read in the same way as registers. The read addresses are H'FFBC for TCSR, H'FFBD for TCNT, and H'FFBF RSTCSR.

> Rev. 4.00 Feb 15, 2006 pag REJ09



signal\* is output. This is shown in figure 11.4. This WDTOVF signal\* can be used to r system. The  $\overline{\text{WDTOVF}}$  signal\* is output for 132 states when RSTE = 1, and for 130 sta RSTE = 0.

If TCNT overflows when 1 is set in the RSTE bit in RSTCSR, a signal that resets the F Group internally is generated at the same time as the WDTOVF signal\*. This reset can as a power-on reset or a manual reset, depending on the setting of the RSTS bit in RST internal reset signal is output for 518 states.

If a reset caused by a signal input to the  $\overline{RES}$  pin occurs at the same time as a reset cause WDT overflow, the  $\overline{RES}$  pin reset has priority and the WOVF bit in RSTCSR is cleared

Note: \* The  $\overline{\text{WDTOVF}}$  pin function is not supported by the F-ZTAT version.

Rev. 4.00 Feb 15, 2006 page 404 of 900

REJ09B0291-0400




Figure 11.4 Watchdog Timer Operation

# 11.3.2 Interval Timer Operation

To use the WDT as an interval timer, clear the WT/IT bit in TCSR to 0 and set the TM An interval timer interrupt (WOVI) is generated each time TCNT overflows, provided WDT is operating as an interval timer, as shown in figure 11.5. This function can be used the contraction of th




Figure 11.5 Interval Timer Operation

# 11.3.3 Timing of Setting Overflow Flag (OVF)

The OVF flag is set to 1 if TCNT overflows during interval timer operation. At the san interval timer interrupt (WOVI) is requested. This timing is shown in figure 11.6.




Figure 11.6 Timing of Setting of OVF

Rev. 4.00 Feb 15, 2006 page 406 of 900

REJ09B0291-0400




Figure 11.7 Timing of Setting of WOVF

If a timer counter clock pulse is generated during the  $T_2$  state of a TCNT write cycle, the takes priority and the timer counter is not incremented. Figure 11.8 shows this operation




Figure 11.8 Contention between TCNT Write and Increment

Rev. 4.00 Feb 15, 2006 page 408 of 900

REJ09B0291-0400

operating, errors could occur in the incrementation. Software must stop the watchdog clearing the TME bit to 0) before switching the mode.

# 11.5.4 System Reset by WDTOVF Signal

If the  $\overline{WDTOVF}$  output signal\* is input to the  $\overline{RES}$  pin of the H8S/2345 Group, the H Group will not be initialized correctly. Make sure that the  $\overline{WDTOVF}$  signal\* is not into the  $\overline{RES}$  pin. To reset the entire system by means of the  $\overline{WDTOVF}$  signal\*, use the shown in figure 11.9.

Note: \* The WDTOVF pin function is not supported by the F-ZTAT version.




Figure 11.9 Circuit for System Reset by WDTOVF Signal (Example)

Rev. 4.00 Feb 15, 2006 page 410 of 900 REJ09B0291-0400 RENESAS

Note: \* The  $\overline{\text{WDTOVF}}$  pin function is not supported by the F-ZTAT version.

processors (multiprocessor communication function).

### 12.1.1 Features

SCI features are listed below.

 Choice of asynchronous or clocked synchronous serial communication mode Asynchronous mode

Asynchronous mode

 Serial data communication executed using asynchronous system in which sync is achieved character by character

 Serial data communication can be carried out with standard asynchronous com chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asy Communication Interface Adapter (ACIA)

 A multiprocessor communication function is provided that enables serial data communication with a number of processors

— Choice of 12 serial data transfer formats

Data length : 7 or 8 bits

Stop bit length : 1 or 2 bits

Parity : Even, odd, or none

Multiprocessor bit : 1 or 0

— Receive error detection: Parity, overrun, and framing errors

— Break detection : Break can be detected by reading the RxD pin level

case of a framing error

Clocked Synchronous mode

Serial data communication synchronized with a clock

Serial data communication can be carried out with other chips that have a sync

communication function

One serial data transfer format

Data length : 8 bits

- Receive error detection: Overrun errors detected

Rev. 4.00 Feb 15, 2006 pag

REJ0



- Four interrupt sources
  - Four interrupt sources transmit-data-empty, transmit-end, receive-data-full, a error — that can issue requests independently
  - The transmit-data-empty interrupt and receive data full interrupts can activate the transfer controller (DTC) to execute data transfer
- Choice of LSB-first or MSB-first transfer
- - Can be selected regardless of the communication mode\* (except in the case of asynchronous mode bit data)
- Module stop mode can be set
  - As the initial setting, SCI operation is halted. Register access is enabled by exiti stop mode.

Descriptions in this section refer to LSB-first transfer.

Rev. 4.00 Feb 15, 2006 page 412 of 900

REJ09B0291-0400




Figure 12.1 Block Diagram of SCI

	Transmit data pin 0	TxD0	Output	SCI0 transmit data output
1	Serial clock pin 1	SCK1	I/O	SCI1 clock input/output
	Receive data pin 1	RxD1	Input	SCI1 receive data input
	Transmit data pin 1	TxD1	Output	SCI1 transmit data output

Rev. 4.00 Feb 15, 2006 page 414 of 900 REJ09B0291-0400



		Transmit data register 0	TDR0
		Serial status register 0	SSR0
		Receive data register 0	RDR0
		Smart card mode register 0	SCMR0
1		Serial mode register 1	SMR1
		Bit rate register 1	BRR1
		Serial control register 1	SCR1
		Transmit data register 1	TDR1
		Serial status register 1	SSR1
		Receive data register 1	RDR1
		Smart card mode register 1	SCMR1
All		Module stop control register	MSTPCR
Notes:	1.	Lower 16 bits of the address	
	2.	Can only be written with 0 fo	r flag clearing.

Serial mode register 0

Serial control register 0

Bit rate register 0

SMR0

BRR0

SCR0

R/W

R/W

R/W

R/W

R

R/W

R/W

R/W

R/W

R/W

R

R/W

R/W

R/(W)\*2

R/(W)\*2

H'00

H'FF

H'00

H'FF

H'84

H'00

H'F2

H'00

H'FF

H'00

H'FF

H'84

H'00

H'F2

H'3FFF

Rev. 4.00 Feb 15, 2006 pag

REJO

H

ŀ

ŀ

ŀ

ŀ

H

ŀ

ŀ

ŀ

ŀ

ŀ

ŀ

ŀ

ŀ

0

RSR is a register used to receive serial data.

The SCI sets serial data input from the RxD pin in RSR in the order received, starting v LSB (bit 0), and converts it to parallel data. When one byte of data has been received, i transferred to RDR automatically.

RSR cannot be directly read or written to by the CPU.

### 12.2.2 Receive Data Register (RDR)

Bit	:	7	6	5	4	3	2	1
Initial value	:	0	0	0	0	0	0	0
R/W	:	R	R	R	R	R	R	R

RDR is a register that stores received serial data.

When the SCI has received one byte of serial data, it transfers the received serial data f RDR where it is stored, and completes the receive operation. After this, RSR is receive

Since RSR and RDR function as a double buffer in this way, enables continuous receiv operations to be performed.

RDR is a read-only register, and cannot be written to by the CPU.

RDR is initialized to H'00 by a reset, and in standby mode or module stop mode.

Rev. 4.00 Feb 15, 2006 page 416 of 900

REJ09B0291-0400



To perform serial data transmission, the SCI first transfers transmit data from TDR to sends the data to the TxD pin starting with the LSB (bit 0).

When transmission of one byte is completed, the next transmit data is transferred from TSR, and transmission started, automatically. However, data transfer from TDR to TS performed if the TDRE bit in SSR is set to 1.

TSR cannot be directly read or written to by the CPU.

# 12.2.4 Transmit Data Register (TDR)

Bit	:	7	6	5	4	3	2	1
Initial valu	e :	1	1	1	1	1	1	1
R/W	:	R/W						

TDR is an 8-bit register that stores data for serial transmission.

When the SCI detects that TSR is empty, it transfers the transmit data written in TDR starts serial transmission. Continuous serial transmission can be carried out by writing transmit data to TDR during serial transmission of the data in TSR.

TDR can be read or written to by the CPU at all times.

TDR is initialized to H'FF by a reset, and in standby mode or module stop mode.

REJ09

generator clock source.

SMR can be read or written to by the CPU at all times.

SMR is initialized to H'00 by a reset, and in standby mode or module stop mode.

Bit 7—Communication Mode ( $C/\overline{A}$ ): Selects asynchronous mode or clocked synchro as the SCI operating mode.

#### Rit 7

C/A	Description	
0	Asynchronous mode	
1	Clocked synchronous mode	

Bit 6—Character Length (CHR): Selects 7 or 8 bits as the data length in asynchronous clocked synchronous mode, a fixed data length of 8 bits is used regardless of the CHR

# Bit 6

CHR	 Description				
0	8-bit data				(
1	7-bit data*				
		 1400 (1 14 7)	( TD D :	 *** 1	

When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted, and it Note: \* possible to choose between LSB-first or MSB-first transfer.

Rev. 4.00 Feb 15, 2006 page 418 of 900

REJ09B0291-0400



Note: When the PE bit is set to 1, the parity (even or odd) specified by the O/E bi transmit data before transmission. In reception, the parity bit is checked for (even or odd) specified by the  $O/\overline{E}$  bit.

Bit 4—Parity Mode ( $O(\overline{E})$ ): Selects either even or odd parity for use in parity addition checking.

The  $O/\overline{E}$  bit setting is only valid when the PE bit is set to 1, enabling parity bit addition checking, in asynchronous mode. The  $O/\overline{E}$  bit setting is invalid in clocked synchronous when parity addition and checking is disabled in asynchronous mode.

Bit 4	
O/E	Description
0	Even parity*1
1	Odd parity*2
Notes:	1. When even parity is set, parity bit addition is performed in transmission so

number of 1 bits in the transmit character plus the parity bit is even. In reception, a check is performed to see if the total number of 1 bits in the character plus the parity bit is even. 2. When odd parity is set, parity bit addition is performed in transmission so the

number of 1 bits in the transmit character plus the parity bit is odd. In reception, a check is performed to see if the total number of 1 bits in the character plus the parity bit is odd.

Bit 3—Stop Bit Length (STOP): Selects 1 or 2 bits as the stop bit length in asynchro The STOP bits setting is only valid in asynchronous mode. If clocked synchronous mode STOP bit setting is invalid since stop bits are not added.

stop bit is 1, it is treated as a stop bit; if it is 0, it is treated as the start bit of the next tracharacter.

**Bit 2—Multiprocessor Mode** (MP): Selects multiprocessor format. When multiproces is selected, the PE bit and  $O/\overline{E}$  bit parity settings are invalid. The MP bit setting is only asynchronous mode; it is invalid in clocked synchronous mode.

For details of the multiprocessor communication function, see section 12.3.3, Multipro Communication Function.

#### Bit 2

MP	 Description	
0	Multiprocessor function disabled	(
1	Multiprocessor format selected	

baud rate generator. The clock source can be selected from  $\phi$ ,  $\phi/4$ ,  $\phi/16$ , and  $\phi/64$ , accosetting of bits CKS1 and CKS0.

Bits 1 and 0—Clock Select 1 and 0 (CKS1, CKS0): These bits select the clock source

For the relation between the clock source, the bit rate register setting, and the baud rate section 12.2.8, Bit Rate Register (BRR).

Bit 1	Bit 0		
CKS1	CKS0	 Description	
0	0	φ clock	
	1	φ/4 clock	
1	0	φ/16 clock	
	1	φ/64 clock	

Rev. 4.00 Feb 15, 2006 page 420 of 900

REJ09B0291-0400



SCR is a register that performs enabling or disabling of SCI transfer operations, serial in asynchronous mode, and interrupt requests, and selection of the serial clock source.

SCR can be read or written to by the CPU at all times.

SCR is initialized to H'00 by a reset, and in standby mode or module stop mode.

Bit 7—Transmit Interrupt Enable (TIE): Enables or disables transmit data empty i

(TXI) request generation when serial transmit data is transferred from TDR to TSR ar flag in SSR is set to 1.

Bit 7	
TIE	Description
0	Transmit data empty interrupt (TXI) requests disabled*
1	Transmit data empty interrupt (TXI) requests enabled
Note:	* TXI interrupt request cancellation can be performed by reading 1 from the

Bit 6—Receive Interrupt Enable (RIE): Enables or disables receive data full interru request and receive error interrupt (ERI) request generation when serial receive data is

from RSR to RDR and the RDRF flag in SSR is set to 1.

# Bit 6

#### RIE Description

	2000pu
0	Receive da

)	Receive dat
	disabled*

	disabled*
4	D i I -

	ı		

Note:

enabled

RIE bit to 0.

then clearing it to 0, or clearing the TIE bit to 0.

ta full interrupt (RXI) request and receive error interrupt (ERI) r

Receive data full interrupt (RXI) request and receive error interrupt (ERI) r

RXI and ERI interrupt request cancellation can be performed by reading 1 to RDRF flag, or the FER, PER, or ORER flag, then clearing the flag to 0, or or

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ09 TDRE flag in SSR is cleared to 0.

SMR setting must be performed to decide the transfer format before setting to 1.

# Bit 4—Receive Enable (RE): Enables or disables the start of serial reception by the So

# Bit 4

RE	Description

Reception disabled\*1 0

Reception enabled\*2 1 Notes: 1. Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER fla retain their states.

2. Serial reception is started in this state when a start bit is detected in asynchr mode or serial clock input is detected in clocked synchronous mode.

SMR setting must be performed to decide the transfer format before setting to 1.

1	Multiprocessor interrupts enabled*
	<ul> <li>When MPB= 1 data is received</li> </ul>
	When the MPIE bit is cleared to 0
	[Clearing conditions]

of the RDRF, FER, and ORER flags in SSR are disabled until data with th multiprocessor bit set to 1 is received. Note: When receive data including MPB = 0 is received, receive data transfer from RDR, receive error detection, and setting of the RDRF, FER, and ORER fla is not performed. When receive data including MPB = 1 is received, the MF

Receive interrupt (RXI) requests, receive error interrupt (ERI) requests, ar

is set to 1, the MPIE bit is cleared to 0 automatically, and generation of RX

clearing it to 0 and clearing the TEND flag to 0, or clearing the TEIE bit to 0

interrupts (when the TIE and RIE bits in SCR are set to 1) and FER and OF setting is enabled.

Bit 2—Transmit End Interrupt Enable (TEIE): Enables or disables transmit end in (TEI) request generation when there is no valid transmit data in TDR in MSB data tra

# Bi

0

Bit 2			
TEIE	Description		
		J.	

Transmit end interrupt (TEI) request disabled\* Transmit end interrupt (TEI) request enabled\*

1 Note: TEI cancellation can be performed by reading 1 from the TDRE flag in SSR b

For details of clock source selection, see table 12.9.

Bit 1	Bit 0		
CKE1	CKE0	Description	
0	0	Asynchronous mode	Internal clock/SCK pin functions as I/O
		Clocked synchronous mode	Internal clock/SCK pin functions as seria output
	1	Asynchronous mode	Internal clock/SCK pin functions as cloc
		Clocked synchronous mode	Internal clock/SCK pin functions as seria output
1	0	Asynchronous mode	External clock/SCK pin functions as clo
		Clocked synchronous mode	External clock/SCK pin functions as seri input
	1	Asynchronous mode	External clock/SCK pin functions as cloc
		Clocked synchronous mode	External clock/SCK pin functions as ser input

Notes: 1. Initial value

- 2. Outputs a clock of the same frequency as the bit rate.
- 3. Inputs a clock with a frequency 16 times the bit rate.

Rev. 4.00 Feb 15, 2006 page 424 of 900 REJ09B0291-0400

\* Only 0 can be written, to clear the flag.

Bit 7

SSR is an 8-bit register containing status flags that indicate the operating status of the multiprocessor bits.

SSR can be read or written to by the CPU at all times. However, 1 cannot be written t TDRE, RDRF, ORER, PER, and FER. Also note that in order to clear these flags they read as 1 beforehand. The TEND flag and MPB flag are read-only flags and cannot be

SSR is initialized to H'84 by a reset, and in standby mode or module stop mode.

Bit 7—Transmit Data Register Empty (TDRE): Indicates that data has been transfer TDR to TSR and the next serial data can be written to TDR.

TDRE	 Description	
0	[Clearing conditions]	
	<ul> <li>When 0 is written to TDRE after reading TDRE = 1</li> </ul>	
	When the DTC is activated by a TXI interrupt and writes data to TDR	
1	[Setting conditions]	
	When the TE bit in SCR is 0	
	When data is transferred from TDR to TSR and data can be written to	

REJ09

When serial reception ends normally and receive data is transferred from R Note: RDR and the RDRF flag are not affected and retain their previous values when a detected during reception or when the RE bit in SCR is cleared to 0. If reception of the next data is completed while the RDRF flag is still set to 1, an

error will occur and the receive data will be lost.

Bit 5—Overrun Error (ORER): Indicates that an overrun error occurred during recept causing abnormal termination.

# Bit 5

ORER	Description	
0	[Clearing condition]	(lı
	When 0 is written to ORER after reading ORER = 1	
1	[Setting condition]	
	When the next serial reception is completed while RDRF = $1^{*2}$	
Notes: 1	The ORER flag is not affected and retains its previous state when the	REh

Notes: 1. The ORER flag is not affected and retains its previous state when the RE bit cleared to 0. 2. The receive data prior to the overrun error is retained in RDR, and the data is subsequently is lost. Also, subsequent serial reception cannot be continued ORER flag is set to 1. In clocked synchronous mode, serial transmission car

Rev. 4.00 Feb 15, 2006 page 426 of 900 REJ09B0291-0400

continued, either.

When the SCI checks whether the stop bit at the end of the receive data v reception ends, and the stop bit is 0\*2

Notes: 1. The FER flag is not affected and retains its previous state when the RE bit cleared to 0.

2. In 2-stop-bit mode, only the first stop bit is checked for a value of 0; the sec is not checked. If a framing error occurs, the receive data is transferred to I RDRF flag is not set. Also, subsequent serial reception cannot be continue FER flag is set to 1. In clocked synchronous mode, serial transmission can continued, either.

Bit 3—Parity Error (PER): Indicates that a parity error occurred during reception us addition in asynchronous mode, causing abnormal termination.

# Bit 3

**PER** 

Description

0	[Clearing condition] (I
	When 0 is written to PER after reading PER = 1
1	[Setting condition]
	When, in reception, the number of 1 bits in the receive data plus the parity match the parity setting (even or odd) specified by the $O/\overline{E}$ bit in SMR*2

Notes: 1. The PER flag is not affected and retains its previous state when the RE bit cleared to 0.

2. If a parity error occurs, the receive data is transferred to RDR but the RDR set. Also, subsequent serial reception cannot be continued while the PER f

1. In clocked synchronous mode, serial transmission cannot be continued,

REJ09

	· · · · · · · · · · · · · · · · · · ·
	<ul> <li>When the DTC is activated by a TXI interrupt and writes data to TDR</li> </ul>
1	[Setting conditions]
	When the TF bit in SCR is 0

asynchronous mode, MPB stores the multiprocessor bit in the receive data.

When TDRE = 1 at transmission of the last bit of a 1-byte serial transmi

Bit 1—Multiprocessor Bit (MPB): When reception is performed using multiprocesso

MPB is a read-only bit, and cannot be modified.

Bit 1

MPB		Description	
0		[Clearing condition]	
		When data with a 0 multiprocessor bit is received	
1		[Setting condition]	
		When data with a 1 multiprocessor bit is received	
Note:	*	Retains its previous state when the RE bit in SCR is cleared to 0 with m	ulti

Rev. 4.00 Feb 15, 2006 page 428 of 900 REJ09B0291-0400

format.

0	Data with a 0 multiprocessor bit is transmitted
1	Data with a 1 multiprocessor bit is transmitted

### 12.2.8 Bit Rate Register (BRR)

Bit

Initial value	1	1	1	1	1	1	4
Initial value :	ı	ı	1	1	1	ı	1
R/W :	R/W						

: 7 6 5 4 3 2

BRR is an 8-bit register that sets the serial transfer bit rate in accordance with the bar generator operating clock selected by bits CKS1 and CKS0 in SMR.

BRR can be read or written to by the CPU at all times.

BRR is initialized to HFF by a reset, and in standby mode or module stop mode.

As baud rate generator control is performed independently for each channel, different be set for each channel.

Table 12.3 shows sample BRR settings in asynchronous mode, and table 12.4 shows settings in clocked synchronous mode.

Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n
110	2	64	0.70	2	70	0.03	2
150	1	191	0.00	1	207	0.16	1
300	1	95	0.00	1	103	0.16	1
600	0	191	0.00	0	207	0.16	0
1200	0	95	0.00	0	103	0.16	0
2400	0	47	0.00	0	51	0.16	0
4800	0	23	0.00	0	25	0.16	0
9600	0	11	0.00	0	12	0.16	0
19200	0	5	0.00	0	6	_	0

 $\phi = 3.6864 \text{ MHz}$ 

0.16

0.16

0.16

0.16

0.00

0.00

 $\phi = 4 \text{ MHz}$ 

0.21

-0.70

1.14

-2.48

-2.48

Ν

 $\phi = 4.9152 \text{ MHz}$ 

0.00

0.00

0.00

0.00

0.00

0.00

0.00

Error

(%)

0.31

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

-1.70

0.00

n

 $\phi =$ 

Ν

0.00

(bit/s)	n	N	(%)	n	N	(%)	n
110	2	174	-0.26	2	177	-0.25	2
150	2	127	0.00	2	129	0.16	2
300	1	255	0.00	2	64	0.16	2
600	1	127	0.00	1	129	0.16	1
1200	0	255	0.00	1	64	0.16	1
2400	0	127	0.00	0	129	0.16	0
4800	0	63	0.00	0	64	0.16	0
9600	0	31	0.00	0	32	-1.36	0
19200	0	15	0.00	0	15	1.73	0
31250	0	9	-1.70	0	9	0.00	0
38400	0	7	0.00	0	7	1.73	0

**Bit Rate** 

 $\phi = 9.8304 \text{ MHz}$ 

0.16

0.16

0.16

-2.34

-2.34

0.00

-2.34

**Error** 

 $\phi = 10 \text{ MHz}$ 

0.00

0.00

0.00

0.00

0.00

2.40

0.00

Error

Ν

 $\phi = 12 \text{ MHz}$ 

0.00

0.00

0.00

0.00

0.00

0.00

**Error** 

(%)

0.03

0.16

0.16

0.16

0.16

0.16

0.16

0.16

-2.34

0.00

-2.34

n

 $\phi = 1$ 

Ν

REJ09

4800	0	90	0.16	0	95	0.00	0	103	0.16	0
9600	0	45	-0.93	0	47	0.00	0	51	0.16	0
19200	0	22	-0.93	0	23	0.00	0	25	0.16	0
31250	0	13	0.00	0	14	-1.70	0	15	0.00	0
38400	0	10	_	0	11	0.00	0	12	0.16	0
		φ = 18	MHz	φ	= 19.660	08 MHz		φ = 20	MHz	
Bit Rate (bit/s)	n	φ = 18   N	MHz Error (%)	n •	= 19.660 N	D8 MHz Error (%)	n	φ = 20 N	MHz Error (%)	_
	n 3	•	Error	<u> </u>		Error	n 3	•	Error	<u> </u>
(bit/s)		N	Error (%)	n	N	Error (%)		N	Error (%)	<u> </u>

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

-1.70

0.16

0.16

0.16

0.16

0.16

-1.36

0.00

1.73

0.16

0.16

0.00 -2.340.00 Settings with an error of 1% or less are recommended.

0.16

0.16

0.16

0.16

-0.69

1.02

0.16

0.16

Legend:

—: Setting possible, but error occurs

Rev. 4.00 Feb 15, 2006 page 432 of 900 REJ09B0291-0400

2.5 k	0	199	1	99	1	199	1	249	2	99
5 k	0	99	0	199	1	99	1	124	1	199
10 k	0	49	0	99	0	199	0	249	1	99
25 k	0	19	0	39	0	79	0	99	0	159
50 k	0	9	0	19	0	39	0	49	0	79
100 k	0	4	0	9	0	19	0	24	0	39
250 k	0	1	0	3	0	7	0	9	0	15
500 k	0	0*	0	1	0	3	0	4	0	7
1 M			0	0*	0	1	_	_	0	3

Legend:

2.5 M

5 M

Blank: Cannot be set.

— : Can be set, but there will be a degree of error.

\* : Continuous transfer is not possible.

0\*

0

2

1

1

0

0

0

0

0

0

0

0

REJ0

$$N = \frac{\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Where B: Bit rate (bit/s)

N: BRR setting for baud rate generator  $(0 \le N \le 255)$ 

φ: Operating frequency (MHz)

n: Baud rate generator input clock (n = 0 to 3)

(See the table below for the relation between n and the clock.)

**SMR Setting** 

n	Clock	CKS1	CKS0
0	ф	0	0
1	φ/4	0	1
2	φ/16	1	0
3	φ/64	1	1

The bit rate error in asynchronous mode is found from the following formula:

Error (%) = 
$$\left\{ \frac{\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

0	0
0	0
0	0
0	0
0	0
0	0
0	0
0	0
0	0
0	0
0	0
0	0
0	0
0	0
0	0
0	0
0	0
0	0
	0 0 0 0 0 0 0 0 0 0 0 0

614400

625000

2.7070

19.6608

20

0

Rev. 4.00 Feb 15, 2006 pag REJ09

0

4	1.0000	62500
4.9152	1.2288	76800
5	1.2500	78125
6	1.5000	93750
6.144	1.5360	96000
7.3728	1.8432	115200
8	2.0000	125000
9.8304	2.4576	153600
10	2.5000	156250
12	3.0000	187500
12.288	3.0720	192000
14	3.5000	218750
14.7456	3.6864	230400
16	4.0000	250000
17.2032	4.3008	268800
18	4.5000	281250
19.6608	4.9152	307200
20	5.0000	312500

14	2.3333	0000000
	2.0000	2333333.3
16	2.6667	2666666.7
18	3.0000	3000000.0
20	3.3333	3333333.3

Rev. 4.00 Feb 15, 2006 pag REJ09

mode 7-bit data, LSB-first or MSB-first can be selected regardless of the serial commu mode. The descriptions in this chapter refer to LSB-first transfer.

For details of the other bits in SCMR, see section 13.2.1, Smart Card Mode Register (S

SCMR is initialized to H'F2 by a reset, and in standby mode or module stop mode.

**Bits 7 to 4—Reserved:** Read-only bits, always read as 1.

The transmit/receive format is valid for 8-bit data.

# Bit 3

format.

Bit 3	
SDIR	Description
0	TDR contents are transmitted LSB-first
	Receive data is stored in RDR LSB-first
1	TDR contents are transmitted MSB-first
	Receive data is stored in RDR MSB-first

Bit 2—Smart Card Data Invert (SINV): When the smart card interface operates as a

Bit 3—Smart Card Data Transfer Direction (SDIR): Selects the serial/parallel conv

SCI, 0 should be written in this bit.

**Bit 1—Reserved:** Read-only bit, always read as 1.

Bit 0—Smart Card Interface Mode Select (SMIF): When the smart card interface of

normal SCI, 0 should be written in this bit.

Rev. 4.00 Feb 15, 2006 page 438 of 900 REJ09B0291-0400

-0400

MSTPCR is a 16-bit readable/writable register that performs module stop mode control

When the corresponding bit of bit MSTP6 or MSTP5 is set to 1, SCI operation stops at the bus cycle and a transition is made to module stop mode. Registers cannot be read in module stop mode. For details, see section 19.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not in

software standby mode.

Bit 6—Module Stop (MSTP6): Specifies the SCI channel 1 module stop mode.

### Bit 6

MSTP6	Description
0	SCI channel 1 module stop mode cleared
1	SCI channel 1 module stop mode set

Bit 5—Module Stop (MSTP5): Specifies the SCI channel 0 module stop mode.

# Bit 5

MSTP5	Description
0	SCI channel 0 module stop mode cleared
1	SCI channel 0 module stop mode set

using SMR as shown in table 12.8. The SCI clock is determined by a combination of the in SMR and the CKE1 and CKE0 bits in SCR, as shown in table 12.9.

# **Asynchronous Mode**

- Data length: Choice of 7 or 8 bits
- Choice of parity addition, multiprocessor bit addition, and addition of 1 or 2 stop bit
   combination of these parameters determines the transfer format and character length
- Detection of framing, parity, and overrun errors, and breaks, during reception
- Choice of internal or external clock as SCI clock source
- Choice of internal of external clock as SCI clock source

The SCI operates on the baud rate generator clock and a clock with the same free the bit rate can be output

— When external clock is selected:

— When internal clock is selected:

A clock with a frequency of 16 times the bit rate must be input (the on-chip bau

d Complement and Made

### **Clocked Synchronous Mode**

• Transfer format: Fixed 8-bit data

generator is not used)

- Detection of overrun errors during reception
- Choice of internal or external clock as SCI clock source
- When internal clock is selected:

— When internal clock is selected:

— When external clock is selected:

— When external clock is selected

The on-chip baud rate generator is not used, and the SCI operates on the input so

The SCI operates on the baud rate generator clock and a serial clock is output of

Rev. 4.00 Feb 15, 2006 page 440 of 900

REJ09B0291-0400

				1				
	1		1	0		7-bit data		No
				1				
				0				Yes
				1				
	0	1		0	Asynchronous  mode (multi- processor format)	8-bit data Yes	Yes	No
			_	1				
	1	_	_	0		7-bit data	_	
			_	1	<del>_</del>			
1	_	_	_	_	Clocked synchronous mode	8-bit data	No	

Table 12.9 SMR and SCR Settings and SCI Clock Source Selection

SMR	SCR Setting			SCI Transmit/Receive Clock		
Bit 7	Bit 1	Bit 0	_	Clock Source		
C/Ā	CKE1	CKE0	Mode		SCK Pin Function	
0	0	0	Asynchronous	Internal	SCI does not use SCK pin	
		1	mode		Outputs clock with same freq	
	1	0	_	External	Inputs clock with frequency o	
		1	_		the bit rate	
1	0	0	Clocked	Internal	Outputs serial clock	
		1	synchronous mode			
	1	0	-1110 <b>ue</b>	External	Inputs serial clock	
		1	_			

that data can be read or written during transmission or reception, enabling continuous d transfer.

Figure 12.2 shows the general format for asynchronous serial communication.

In asynchronous serial communication, the transmission line is usually held in the marl level). The SCI monitors the transmission line, and when it goes to the space state (low recognizes a start bit and starts serial communication.

One serial communication character consists of a start bit (low level), followed by data first order), a parity bit (high or low level), and finally one or two stop bits (high level)

In asynchronous mode, the SCI performs synchronization at the falling edge of the star reception. The SCI samples the data on the 8th pulse of a clock with a frequency of 16 length of one bit, so that the transfer data is latched at the center of each bit.




Figure 12.2 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits)

Rev. 4.00 Feb 15, 2006 page 442 of 900

REJ09B0291-0400



0	0	0	1	S 8-bit data
0	1	0	0	S 8-bit data
0	1	0	1	S 8-bit data
1	0	0	0	S 7-bit data
1	0	0	1	S 7-bit data
1	1	0	0	S 7-bit data
1	1	0	1	S 7-bit data
0	_	1	0	S 8-bit data
0	_	1	1	S 8-bit data
1	_	1	0	S 7-bit data
1	_	1	1	S 7-bit data

SIUF

0

S

Legend: S : Start bit

MPB : Multiprocessor bit

: Parity bit

STOP: Stop bit

CHK

0

 $\Gamma \square$ 

0

0

Rev. 4.00 Feb 15, 2006 pag REJ09

STOP

STOP STOP

P STOP

P STOP

STOP

STOP STOP

STOP

STOP STOP

MPB STOR

MPB STOP

MPB STOP

MPB STOP STOP

8-bit data

RENESAS

When the SCI is operated on an internal clock, the clock can be output from the SCK p frequency of the clock output in this case is equal to the bit rate, and the phase is such t rising edge of the clock is in the middle of the transmit data, as shown in figure 12.3.




Figure 12.3 Relation between Output Clock and Transfer Data Phase (Asynchronous Mode)

## **Data Transfer Operations**

**SCI initialization (asynchronous mode):** Before transmitting and receiving data, you clear the TE and RE bits in SCR to 0, then initialize the SCI as described below.

When the operating mode, transfer format, etc., is changed, the TE and RE bits must be 0 before making the change using the following procedure. When the TE bit is cleared TDRE flag is set to 1 and TSR is initialized. Note that clearing the RE bit to 0 does not contents of the RDRF, PER, FER, and ORER flags, or the contents of RDR.

When an external clock is used the clock should not be stopped during operation, inclu initialization, since operation is uncertain.

Rev. 4.00 Feb 15, 2006 page 444 of 900






Figure 12.4 Sample SCI Initialization Flowchart

REJ09




Figure 12.5 Sample Serial Transmission Flowchart

Rev. 4.00 Feb 15, 2006 page 446 of 900 RE 109B0291-0400



[a] Start bit:

One 0-bit is output.

[b] Transmit data:

8-bit or 7-bit data is output in LSB-first order.

[c] Parity bit or multiprocessor bit:

One parity bit (even or odd parity), or one multiprocessor bit is output.

A format in which neither a parity bit nor a multiprocessor bit is output can als selected.

[d] Stop bit(s):

One or two 1-bits (stop bits) are output.

[e] Mark state:

1 is output continuously until the start bit that starts the next transmission is se

[3] The SCI checks the TDRE flag at the timing for sending the stop bit.

If the TDRE flag is cleared to 0, the data is transferred from TDR to TSR, the stop and then serial transmission of the next frame is started.

If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the stop bit is sent, a "mark state" is entered in which 1 is output continuously. If the TEIE bit in SCR is this time, a TEI interrupt request is generated.





Figure 12.6 Example of Operation in Transmission in Asynchronous Mo (Example with 8-Bit Data, Parity, One Stop Bit)

Rev. 4.00 Feb 15, 2006 page 448 of 900





is read.

break detection:

If a receive error occurs

ORER, PER, and FER f SSR to identify the error performing the appropria

processing, ensure that

ORER, PER, and FER f

all cleared to 0. Reception

be resumed if any of the are set to 1. In the case

framing error, a break ca detected by reading the

the input port correspon

Read SSR and check th = 1, then read the receive RDR and clear the RDR

Transition of the RDR

from 0 to 1 can also be i by an RXI interrupt.

To continue serial recep

before the stop bit for th frame is received, read to

RDRF flag, read RDR, a the RDRF flag to 0. The

flag is cleared automatic when the DTC is activat RXI interrupt and the RI

REJ09

the RxD pin.

data read:

procedure:




Figure 12.7 Sample Serial Reception Data Flowchart (cont)

Rev. 4.00 Feb 15, 2006 page 450 of 900



[a] Parity check:

The SCI checks whether the number of 1 bits in the receive data agrees with the (even or odd) set in the  $O/\overline{E}$  bit in SMR.

[b] Stop bit check:

The SCI checks whether the stop bit is 1.

If there are two stop bits, only the first is checked.

[c] Status check:

The SCI checks whether the RDRF flag is 0, indicating that the receive data catransferred from RSR to RDR.

If all the above checks are passed, the RDRF flag is set to 1, and the receive data i RDR.

If a receive error\* is detected in the error check, the operation is as shown in table

Note: \* Subsequent receive operations cannot be performed when a receive error had so note that the RDRF flag is not set to 1 in reception, and so the error flocleared to 0.

[4] If the RIE bit in SCR is set to 1 when the RDRF flag changes to 1, a receive data f (RXI) request is generated.

Also, if the RIE bit in SCR is set to 1 when the ORER, PER, or FER flag changes receive error interrupt (ERI) request is generated.

from the parity (even or odd) set from RSR to RE in SMR

Figure 12.8 shows an example of the operation for reception in asynchronous mode.




Figure 12.8 Example of SCI Operation in Reception (Example with 8-Bit Data, Parity, One Stop Bit)

Rev. 4.00 Feb 15, 2006 page 452 of 900



The serial communication cycle consists of two component cycles: an ID transmission which specifies the receiving station, and a data transmission cycle. The multiprocess

to differentiate between the ID transmission cycle and the data transmission cycle.

The transmission exterior first and a the ID of the receiving station with which it was

The transmitting station first sends the ID of the receiving station with which it wants serial communication as data with a 1 multiprocessor bit added. It then sends transmit with a 0 multiprocessor bit added.

The receiving station skips the data until data with a 1 multiprocessor bit is sent.

When data with a 1 multiprocessor bit is received, the receiving station compares that own ID. The station whose ID matches then receives the data sent next. Stations whose not match continue to skip the data until data with a 1 multiprocessor bit is again received, data communication is carried out among a number of processors.

Figure 12.9 shows an example of inter-processor communication using the multiproce

#### **Data Transfer Format**

There are four data transfer formats.

When the multiprocessor format is specified, the parity bit specification is invalid.

For details, see table 12.10.

Rev. 4.00 Feb 15, 2006 pag REJ0




Figure 12.9 Example of Inter-Processor Communication Using Multiprocessor (Transmission of Data H'AA to Receiving Station A)


# **Data Transfer Operations**

**Multiprocessor serial data transmission:** Figure 12.10 shows a sample flowchart for multiprocessor serial data transmission.

The following procedure should be used for multiprocessor serial data transmission.

Rev. 4.00 Feb 15, 2006 page 454 of 900





REJ09

data write:

procedure:

TDR.

transmission:

Read SSR and check that TDRE flag is set to 1, then

transmit data to TDR. Set t MPBT bit in SSR to 0 or 1.

Finally, clear the TDRE flag

To continue serial transmis be sure to read 1 from the

flag to confirm that writing i

possible, then write data to and then clear the TDRE fl

Checking and clearing o TDRE flag is automatic wh DTC is activated by a trans

data empty interrupt (TXI) request, and data is written

To output a break in serial

transmission, set the port [

1, clear DR to 0, then clear TE bit in SCR to 0.

The serial dunishing data is sent from the TAD pin in the following order.

[a] Start bit:

One 0-bit is output.

[b] Transmit data:

8-bit or 7-bit data is output in LSB-first order.

[c] Multiprocessor bit

One multiprocessor bit (MPBT value) is output.

[d] Stop bit(s):

One or two 1-bits (stop bits) are output.

[e] Mark state:

1 is output continuously until the start bit that starts the next transmission is sen

[3] The SCI checks the TDRE flag at the timing for sending the stop bit.

If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, the stop bit i then serial transmission of the next frame is started.

If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the stop bit is sent, at mark state is entered in which 1 is output continuously. If the TEIE bit in SCR is settime, a transmission end interrupt (TEI) request is generated.




Figure 12.11 Example of SCI Operation in Transmission (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

**Multiprocessor serial data reception:** Figure 12.12 shows a sample flowchart for m serial reception.

The following procedure should be used for multiprocessor serial data reception.

Rev. 4.00 Feb 15, 2006 pag REJ09






Figure 12.12 Sample Multiprocessor Serial Reception Flowchart

Rev. 4.00 Feb 15, 2006 page 458 of 900 REJ09B0291-0400






Figure 12.12 Sample Multiprocessor Serial Reception Flowchart (con




Figure 12.13 Example of SCI Operation in Reception (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

Rev. 4.00 Feb 15, 2006 page 460 of 900



Figure 12.14 shows the general format for clocked synchronous serial communication




Figure 12.14 Data Format in Synchronous Communication

In clocked synchronous serial communication, data on the transmission line is output falling edge of the serial clock to the next. Data confirmation is guaranteed at the rising the serial clock.

In clocked serial communication, one character consists of data output starting with the ending with the MSB. After the MSB is output, the transmission line holds the MSB is

In clocked synchronous mode, the SCI receives data in synchronization with the rising serial clock.

Rev. 4.00 Feb 15, 2006 pag

, 2006 pag REJ09



Entire all internal clock generated by the on-emp badd rate generator of all external sen input at the SCK pin can be selected, according to the setting of the  $C/\overline{A}$  bit in SMR an and CKE0 bits in SCR. For details of SCI clock source selection, see table 12.9.

When the SCI is operated on an internal clock, the serial clock is output from the SCK

Eight serial clock pulses are output in the transfer of one character, and when no transfer performed the clock is fixed high. When only receive operations are performed, however serial clock is output until an overrun error occurs or the RE bit is cleared to 0. If you v perform receive operations in units of one character, you should select an external cloc clock source.

Rev. 4.00 Feb 15, 2006 page 462 of 900 REJ09B0291-0400

RENESAS

Figure 12.15 shows a sample SCI initialization flowchart.




Figure 12.15 Sample SCI Initialization Flowchart

Rev. 4.00 Feb 15, 2006 pag REJ0




Figure 12.16 Sample Serial Transmission Flowchart

external clock has been specified, data is output synchronized with the input clock The serial transmit data is sent from the TxD pin starting with the LSB (bit 0) and the MSB (bit 7).

[3] The SCI checks the TDRE flag at the timing for sending the MSB (bit 7). If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial to of the next frame is started.

If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the MSB (bit 7) is s TxD pin maintains its state.

If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.

[4] After completion of serial transmission, the SCK pin is fixed.

Rev. 4.00 Feb 15, 2006 pag

REJ09




Figure 12.17 Example of SCI Operation in Transmission

**Serial data reception (clocked synchronous mode):** Figure 12.18 shows a sample flo serial reception.


The following procedure should be used for serial data reception.

When changing the operating mode from asynchronous to clocked synchronous, be sur that the ORER, PER, and FER flags are all cleared to 0.

The RDRF flag will not be set if the FER or PER flag is set to 1, and neither transmit n operations will be possible.

Rev. 4.00 Feb 15, 2006 page 466 of 900 REJ09B0291-0400

RENESAS



Rev. 4.00 Feb 15, 2006 pag

REJ09

processing, oldar the o to 0. Transfer cannot be if the ORER flag is set t

SCI status check and re

Read SSR and check tl

RDRF flag is set to 1, th the receive data in RDF clear the RDRF flag to

Transition of the RDRF 0 to 1 can also be ident

To continue serial recei before the MSB (bit 7) of current frame is received reading the RDRF flag,

RDR, and clearing the I to 0. The RDRF flag is

automatically when the activated by a receive of

interrupt (RXI) request a RDR value is read.

an RXI interrupt. [5] Serial reception continu

procedure:

data read:

[4]

Neither transmit nor receive operations can be performed subsequently when a rece has been found in the error check.

[3] If the RIE bit in SCR is set to 1 when the RDRF flag changes to 1, a receive data fu (RXI) request is generated.

Also, if the RIE bit in SCR is set to 1 when the ORER flag changes to 1, a receive einterrupt (ERI) request is generated.

Figure 12.19 shows an example of SCI operation in reception.




Figure 12.19 Example of SCI Operation in Reception

Simultaneous serial data transmission and reception (clocked synchronous mode): 12.20 shows a sample flowchart for simultaneous serial transmit and receive operations

The following procedure should be used for simultaneous serial data transmit and recei

Rev. 4.00 Feb 15, 2006 page 468 of 900 REJ09B0291-0400

operations.

RENESAS




Figure 12.20 Sample Flowchart of Simultaneous Serial Transmit and Receive

in SSR is set to 1, a TEI interrupt request is generated. A TXI interrupt can activate the perform data transfer. The TDRE flag is cleared to 0 automatically when data transfer is performed by the DTC. The DTC cannot be activated by a TEI interrupt request.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interactivate the DTC to perform data transfer. The RDRF flag is cleared to 0 automatically transfer is performed by the DTC. The DTC cannot be activated by an ERI interrupt red

**Table 12.12 SCI Interrupt Sources** 

Channel	Interrupt Source	Description	DTC Activation
0	ERI	Interrupt due to receive error (ORER, FER, or PER)	Not possible
	RXI	Interrupt due to receive data full state (RDRF)	Possible
	TXI	Interrupt due to transmit data empty state (TDRE)	Possible
	TEI	Interrupt due to transmission end (TEND)	Not possible
1	ERI	Interrupt due to receive error (ORER, FER, or PER)	Not possible
	RXI	Interrupt due to receive data full state (RDRF)	Possible
	TXI	Interrupt due to transmit data empty state (TDRE)	Possible
	TEI	Interrupt due to transmission end (TEND)	Not possible

This table shows the initial state immediately after a reset. Relative priorities

TEND flag is cleared at the same time as the TDRE flag. Consequently, if a TEI interr TXI interrupt are requested simultaneously, the TXI interrupt may be accepted first, w

channels can be changed by means of ICR and IPR.

A TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to

Rev. 4.00 Feb 15, 2006 page 470 of 900

Note:

REJ09B0291-0400

RENESAS

TDR to TSR. When the SCI transfers data from TDR to TSR, the TDRE flag is set to

Data can be written to TDR regardless of the state of the TDRE flag. However, if new written to TDR when the TDRE flag is cleared to 0, the data stored in TDR will be lost not yet been transferred to TSR. It is therefore essential to check that the TDRE flag is before writing transmit data to TDR.

### Operation when Multiple Receive Errors Occur Simultaneously

If a number of receive errors occur at the same time, the state of the status flags in SSI shown in table 12.13. If there is an overrun error, data is not transferred from RSR to the receive data is lost.

Table 12.13 State of SSR Status Flags and Transfer of Receive Data

	Son Status I lags			Receive Data Transfer	
RDRF	ORER	FER	PER	RSR to RDR	Receive Error St
1	1	0	0	Х	Overrun error
0	0	1	0	0	Framing error
0	0	0	1	0	Parity error
1	1	1	0	X	Overrun error + fra
1	1	0	1	X	Overrun error + pa
0	0	1	1	0	Framing error + pa
1	1	1	1	Х	Overrun error + fra

Notes: O: Receive data is transferred from RSR to RDR.

SSR Status Flags

X: Receive data is not transferred from RSR to RDR.



whose direction (input or output) is determined by DR and DDR. This can be used to see

Between serial transmission initialization and setting of the TE bit to 1, the mark state is by the value of DR (the pin does not function as the TxD pin until the TE bit is set to 1 Consequently, DDR and DR for the port corresponding to the TxD pin are first set to 1

To send a break during serial transmission, first clear DR to 0, then clear the TE bit to 0.

When the TE bit is cleared to 0, the transmitter is initialized recordless of the current transmission.

When the TE bit is cleared to 0, the transmitter is initialized regardless of the current tr state, the TxD pin becomes an I/O port, and 0 is output from the TxD pin.

Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)

Transmission cannot be started when a receive error flag (ORER, PER, or FER) is set t the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before startin transmission.

Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to

Receive Data Sampling Timing and Reception Margin in Asynchronous Mode: In asynchronous mode, the SCI operates on a basic clock with a frequency of 16 times rate.

In reception, the SCI samples the falling edge of the start bit using the basic clock, and internal synchronization. Receive data is latched internally at the rising edge of the 8th basic clock. This is illustrated in figure 12.21.

Rev. 4.00 Feb 15, 2006 page 472 of 900






Figure 12.21 Receive Data Sampling Timing in Asynchronous Mode

Thus the reception margin in asynchronous mode is given by formula (1) below.

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\% \dots Fo$$

Where M: Reception margin (%)

N: Ratio of bit rate to clock (N = 16)

D: Clock duty (D = 0 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute value of clock rate deviation

Assuming values of F = 0 and D = 0.5 in formula (1), a reception margin of 46.875% formula (2) below.

When D = 0.5 and F = 0,

$$M = (0.5 - \frac{1}{2 \times 16}) \times 100\%$$
$$= 46.875\%$$

However, this is only the computed value, and a margin of 20% to 30% should be allo system design.

REJ09





Figure 12.22 Example of Clocked Synchronous Transmission by DTC

**Interrupts and Module Stop Mode:** If module stop mode is entered when an interrupt requested, it will not be possible to clear the CPU interrupt source or DTC activation so Interrupts should therefore be disabled before entering module stop mode.

Rev. 4.00 Feb 15, 2006 page 474 of 900



4. Occurrence of low-level output (see figure 12.23)



Figure~12.23~~Operation~when~Switching~from~SCK~Pin~Function~to~Port~Pin

Rev. 4.00 Feb 15, 2006 pag REJ09

- 4.  $C/\overline{A}$  bit = 0 ... switchover to port output
- 5. CKE1 bit = 0




Figure 12.24 Operation when Switching from SCK Pin Function to Port Pin I (Example of Preventing Low-Level Output)

Rev. 4.00 Feb 15, 2006 page 476 of 900



carried out by means of a register setting.

#### 13.1.1 Features

Features of the Smart Card interface supported by the H8S/2345 Group are as follows

- Asynchronous mode
  - Data length: 8 bits
  - Parity bit generation and checking
  - Transmission of error signal (parity error) in receive mode
  - Error signal detection and automatic data retransmission in transmit mode
  - Direct convention and inverse convention both supported
- On-chip baud rate generator allows any bit rate to be selected
- Three interrupt sources
  - Three interrupt sources (transmit data empty, receive data full, and transmit/red that can issue requests independently
  - The transmit data empty interrupt and receive data full interrupt can activate the transfer controller (DTC) to execute data transfer




Figure 13.1 Block Diagram of Smart Card Interface

Rev. 4.00 Feb 15, 2006 page 478 of 900 REJ09B0291-0400

RENESAS

1	Serial clock pin 1	SCK1	I/O	SCI1 clock input/output
	Receive data pin 1	RxD1	Input	SCI1 receive data input
	Transmit data pin 1	TxD1	Output	SCI1 transmit data outpu

TxD0

Output

SCI0 transmit data outpu

Transmit data pin 0

Rev. 4.00 Feb 15, 2006 pag REJ09

		register 0		
1		Serial mode register 1	SMR1	R/W
		Bit rate register 1	BRR1	R/W
		Serial control register 1	SCR1	R/W
		Transmit data register 1	TDR1	R/W
		Serial status register 1	SSR1	R/(W)*2
		Receive data register 1	RDR1	R
		Smart card mode register 1	SCMR1	R/W
All		Module stop control register	MSTPCR	R/W
Notes:	1.	Lower 16 bits of the address.		
	2.	Can only be written with 0 for	flag clearing.	

Serial mode register 0

Serial control register 0

Transmit data register 0

Serial status register 0

Receive data register 0

Smart card mode

Bit rate register 0

SMR0

BRR0

SCR0

TDR0

SSR0

RDR0

SCMR0

R/W

R/W

R/W

R/W

R

R/W

R/(W)\*2

H'00

H'FF

H'00

H'FF

H'84

H'00

H'F2

H'00

H'FF

H'00

H'FF

H'84

H'00

H'F2

H'3FFF

Η

H

Η

Η

H

H

Η

H

H

H

Η

H

H

Η

H

Rev. 4.00 Feb 15, 2006 page 480 of 900

0

	_		_		SDIR	SINV	_
Initial value:	1	1	1	1	0	0	1
R/W :	_	_	_	_	R/W	R/W	_

SCMR is an 8-bit readable/writable register that selects the Smart Card interface func-

SCMR is initialized to H'F2 by a reset, and in standby mode or module stop mode.

**Bits 7 to 4—Reserved:** Read-only bits, always read as 1.

**Bit 3—Smart Card Data Transfer Direction (SDIR):** Selects the serial/parallel conformat.

Bit

Bit 3						
SDIR	Description					
0	TDR contents are transmitted LSB-first					
	Receive data is stored in RDR LSB-first					
1	TDR contents are transmitted MSB-first					
	Receive data is stored in RDR MSB-first					

	Receive data is stored as it is in RDR
1	TDR contents are inverted before being transmitted
	Receive data is stored in inverted form in RDR

## **Bit 1—Reserved:** Read-only bit, always read as 1.

**Bit 0—Smart Card Interface Mode Select (SMIF):** Enables or disables the Smart Cafunction.

## Bit 0

٥., ٠		
SMI	Description	
0	Smart Card interface function is disable	ed
1	Smart Card interface function is enable	d

## 13.2.2 Serial Status Register (SSR)

Bit	:	7	6	5	4	3	2	1
		TDRE	RDRF	ORER	ERS	PER	TEND	MPB
Initial value	:	1	0	0	0	0	1	0
R/W	:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R

Note: \* Only 0 can be written to bits 7 to 3, to clear these flags.

Bit 4 of SSR has a different function in Smart Card interface mode. Coupled with this, conditions for bit 2, TEND, are also different.

Bits 7 to 5—Operate in the same way as for the normal SCI. For details, see section 12

Status Register (SSR).

Rev. 4.00 Feb 15, 2006 page 482 of 900 REJ09B0291-0400

	<ul> <li>Upon reset, and in standby mode or module stop mode</li> </ul>
	<ul> <li>When 0 is written to ERS after reading ERS = 1</li> </ul>
1	Indicates that an error signal was sent from the receiving side showing that error was detected
	[Setting condition]
	When the low level of the error signal is sampled
Note:	Clearing the TE bit in SCR to 0 does not affect the ERS flag, which retains its p

Status Register (SSR).

Bits 3 to 0—Operate in the same way as for the normal SCI. For details, see section 1

However, the setting conditions for the TEND bit, are as shown below.

Indicates data transmission in progress

## Bit 2

Description

[Clearing conditions]

state.

**TEND** 

0

ata to TDR

- Upon reset, and in standby mode or module stop mode When the TE bit in SCR is 0 and the ERS bit is also 0
- When TDRE = 1 and ERS = 0 (normal transmission) 2.5 etu after a 1-1

  - character is transmitted when GM = 0

When 0 is written to TDRE after reading TDRE = 1

character is transmitted when GM = 1.

Note: etu: Elementary Time Unit (time for transfer of 1 bit)

Rev. 4.00 Feb 15, 2006 pag

REJ09

When TDRE = 1 and ERS = 0 (normal transmission) 1.0 etu after a 1-

Note: \* When the smart card interface is used, be sure to make the 0 or 1 setting she bits 6, 5, 3, and 2.

Bit 7 of SMR has a different function in smart card interface mode.

Bit 7—GSM Mode (GM): Sets the smart card interface function to GSM mode.

This bit is cleared to 0 when the normal smart card interface is used. In GSM mode, the to 1, the timing of setting of the TEND flag that indicates transmission completion is ac and clock output control mode addition is performed. The contents of the clock output mode addition are specified by bits 1 and 0 of the serial control register (SCR).

## Bit 7

DIL 1	
GM	Description
0	Normal smart card interface mode operation (Ir
	<ul> <li>TEND flag generation 12.5 etu after beginning of start bit</li> </ul>
	Clock output ON/OFF control only
1	GSM mode smart card interface mode operation
	<ul> <li>TEND flag generation 11.0 etu after beginning of start bit</li> </ul>
	<ul> <li>High/low fixing control possible in addition to clock output ON/OFF cont SCR)</li> </ul>

Note: etu: Elementary time unit (time for transfer of 1 bit)

Bits 6 to 0—Operate in the same way as for the normal SCI.

For details, see section 12.2.5, Serial Mode Register (SMR).

Rev. 4.00 Feb 15, 2006 page 484 of 900

REJ09B0291-0400



Bits 7 to 2—Operate in the same way as for the normal SCI.

For details, see section 12.2.6, Serial Control Register (SCR).

Bits 1 and 0—Clock Enable (CKE1, CKE0): Selects the clock source, and enables of clock output from the SCK pin.

In smart card interface mode, it is possible to switch between enabling and disabling of clock output, and specify a fixed high level or fixed low level for the clock output.

SCMR	SMR	SCR S	Setting	SCK Pin Function Description			
SMIF	C/A, GM	CKE1	CKE0	3CK FIII FUNCTION DESCRIPTION			
0				Refer to SCI designation			
1	0	0	0	The pin functions as an I/O port			
			1	The pin outputs the clock as the SCK output			
	1		0 The pin outputs fixed low level as the SCK				
			1	The pin outputs the clock as the SCK output p			
		1	0	The pin outputs fixed high level as the SCK or			
			1	The pin outputs the clock as the SCK output			
			1				

- one bit) is left between the end of the parity bit and the start of the next frame.
- If a parity error is detected during reception, a low error signal level is output for or period, 10.5 etu after the start bit.
  - If the error signal is sampled during transmission, the same data is transmitted autorafter the elapse of 2 etu or longer.
    Only start-stop asynchronous communication is supported; there is no clocked synchronous.
  - Only start-stop asynchronous communication is supported; there is no clocked sy communication function.

## 13.3.2 Pin Connections

Figure 13.2 shows a schematic diagram of Smart Card interface related pin connections

In communication with an IC card, since both transmission and reception are carried or single data transmission line, the TxD pin and RxD pin should be connected with the L data transmission line should be pulled up to the  $V_{\rm CC}$  power supply with a resistor.

When the clock generated on the Smart Card interface is used by an IC card, the SCK pinput to the CLK pin of the IC card. No connection is needed if the IC card uses an interface is used by an IC card uses an interface is used by an IC card, the SCK pinput to the CLK pin of the IC card. No connection is needed if the IC card uses an interface is used by an IC card, the SCK pinput to the CLK pin of the IC card. No connection is needed if the IC card uses an interface is used by an IC card, the SCK pinput to the CLK pin of the IC card. No connection is needed if the IC card uses an interface is used by an IC card, the SCK pinput to the CLK pin of the IC card.

LSI port output is used as the reset signal.

Other pins must normally be connected to the power supply or ground.

Rev. 4.00 Feb 15, 2006 page 486 of 900

REJ09B0291-0400






Figure 13.2 Schematic Diagram of Smart Card Interface Pin Connecti

If an IC card is not connected, and the TE and RE bits are both set to 1, closed transmission/reception is possible, enabling self-diagnosis to be carried out.

REJ09




Figure 13.3 Smart Card Interface Data Format

line is pulled high with a pull-up resistor.

[4] The receiving station carries out a parity check.

If there is no parity error and the data is received normally, the receiving station w reception of the next data.

If a parity error occurs, however, the receiving station outputs an error signal (DE, to request retransmission of the data. After outputting the error signal for the preson of time, the receiving station places the signal line in the high-impedance state again signal line is pulled high again by a pull-up resistor.

[5] If the transmitting station does not receive an error signal, it proceeds to transmit t frame.
If it does receive an error signal, however, it returns to step [2] and retransmits the

If it does receive an error signal, however, it returns to step [2] and retransmits the data.

BRR	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1
SCR	TIE	RIE	TE	RE	0	0	CKE1*
TDR	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1
SSR	TDRE	RDRF	ORER	ERS	PER	TEND	0
RDR	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1
SCMR	_	_	_	_	SDIR	SINV	_
Notes: —	: Unused	bit.					
*:	The CKE	E1 bit must	be cleared	to 0 when	the GM bit	in SMR is	cleared to 0.

Bit 6

0

Bit 5

1

if of the inverse convention type.

Register

SMR

Bit 7

GM

Bits CKS1 and CKS0 select the clock source of the on-chip baud rate generator. See se 13.3.5, Clock.

**SMR Setting:** The GM bit is cleared to 0 in normal smart card interface mode, and set GSM mode. The  $O/\overline{E}$  bit is cleared to 0 if the IC card is of the direct convention type,

ΒIT

1

Bit 3

Bit 2

0

Bit 1

CKS<sub>1</sub>

Bit 4

O/E

**BRR Setting:** BRR is used to set the bit rate. See section 13.3.5, Clock, for the method calculating the value to be set.

**SCR Setting:** The function of the TIE, RIE, TE, and RE bits is the same as for the norm For details, see section 12, Serial Communication Interface (SCI).


Bits CKE1 and CKE0 specify the clock output. When the GM bit in SMR is cleared to bits to B'00 if a clock is not to be output, or to B'01 if a clock is to be output. When the SMR is set to 1, clock output is performed. The clock output can also be fixed high or

REJ09B0291-0400

Rev. 4.00 Feb 15, 2006 page 490 of 900


types of IC card (direct convention and inverse convention).

• Direct convention (SDIR = SINV =  $O/\overline{E} = 0$ )



With the direct convention type, the logic 1 level corresponds to state Z and the lo state A, and transfer is performed in LSB-first order. The start character data above The parity bit is 1 since even parity is stipulated for the Smart Card.

• Inverse convention (SDIR = SINV =  $O/\overline{E} = 1$ )



With the inverse convention type, the logic 1 level corresponds to state A and the to state Z, and transfer is performed in MSB-first order. The start character data at The parity bit is 0, corresponding to state Z, since even parity is stipulated for the With the H8S/2345 Group, inversion specified by the SINV bit applies only to the D7 to D0. For parity bit inversion, the  $O/\overline{E}$  bit in SMR is set to odd parity mode (that applies to both transmission and reception).

Rev. 4.00 Feb 15, 2006 pag REJ09

$$B = \frac{\phi}{1488 \times 2^{2n-1} \times (N+1)} \times 10^{6}$$

Where:  $N = Value set in BRR (0 \le N \le 255)$ 

B = Bit rate (bit/s)

 $\phi$  = Operating frequency (MHz)

n = See table 13.4

Table 13.4 Correspondence between n and CKS1, CKS0

n	CKS1	CKS0
0	0	0
1	<del>-</del>	1
2	1	0
3	-	1

Table 13.5 Examples of Bit Rate B (bit/s) for Various BRR Settings (When n = 0

	φ (MHz)						
N	10.00	10.714	13.00	14.285	16.00	18.00	
0	13441	14400	17473	19200	21505	24194	
1	6720	7200	8737	9600	10753	12097	
2	4480	4800	5824	6400	7168	8065	

Note: Bit rates are rounded to the nearest whole number.

Rev. 4.00 Feb 15, 2006 page 492 of 900

REJ09B0291-0400

9600	0	0.00	1	30	1	25	1	8.99	1	0.00	1	12.01	2	15.9
Table 13	3.7	Maxin	ıum	Bit R	ate a	ıt Var	ious I	reque	ncie	es (Sma	rt (	Card Int	terfa	ace N
φ (MHz)				Maxin	num	Bit Ra	ate (bi	t/s)		N			r	n
7.1424				9600						0			(	)
10.00				13441						0			(	)
10.7136				14400	)					0			(	)
13.00				17473	3					0			(	)
14.2848				19200	)					0			(	)

10.7136

φ (MHz)

N Error N Error N Error N

14.2848

0

0

0

Rev. 4.00 Feb 15, 2006 pag

REJ09

13.00

18.00

Erre

0

0

0

16.00

The bit rate error is given by the following formula:

21505

24194

26882

7.1424

bit/s

16.00

18.00

20.00

10.00

N Error N Error

Error (%) = 
$$\left(\frac{\phi}{1488 \times 2^{2n-1} \times B \times (N+1)} \times 10^6 - 1\right) \times 100$$

- [3] Set the  $O/\overline{E}$  bit and CKS1 and CKS0 bits in SMR. Clear the  $C/\overline{A}$ , CHR, and MP bit set the STOP and PE bits to 1.
- [4] Set the SMIF, SDIR, and SINV bits in SCMR.

When the SMIF bit is set to 1, the TxD and RxD pins are both switched from ports and are placed in the high-impedance state.

- [5] Set the value corresponding to the bit rate in BRR.
- [6] Set the CKE0 bit in SCR. Clear the TIE, RIE, TE, RE, MPIE, TEIE, and CKE1 bit If the CKE0 bit is set to 1, the clock is output from the SCK pin.
- [7] Wait at least one bit interval, then set the TIE, RIE, TE, and RE bits in SCR. Do no bit and RE bit at the same time, except for self-diagnosis.

Rev. 4.00 Feb 15, 2006 page 494 of 900

REJ09B0291-0400

- [2] Check that the ERS error flag in SSR is cleared to 0.
  - [3] Repeat steps [2] and [3] until it can be confirmed that the TEND flag in SSR is set
  - [4] Write the transmit data to TDR, clear the TDRE flag to 0, and perform the transmit The TEND flag is cleared to 0.
  - [5] When transmitting data continuously, go back to step [2].
  - [6] To end transmission, clear the TE bit to 0.

With the above processing, interrupt servicing or data transfer by the DTC is possi.

If transmission ends and the TEND flag is set to 1 while the TIE bit is set to 1 and into

requests are enabled, a transmit data empty interrupt (TXI) request will be generated. occurs in transmission and the ERS flag is set to 1 while the RIE bit is set to 1 and int requests are enabled, a transfer error interrupt (ERI) request will be generated.

The timing for setting the TEND flag depends on the value of the GM bit in SMR. The timing is shown in figure 13.6.

If the DTC is activated by a TYL request, the number of bytes set in the DTC can be to

If the DTC is activated by a TXI request, the number of bytes set in the DTC can be to automatically, including automatic retransmission.

For details, see Interrupt Operations and Data Transfer Operation by DTC below.




Figure 13.4 Example of Transmission Processing Flow

Rev. 4.00 Feb 15, 2006 page 496 of 900

REJ09B0291-0400

In case of normal transmission: TEND flag is set

In case of transmit error: ERS flag is set

Note: When the ERS flag is set, it should be cleared until transfer of the last bit (D7 in transmission, D0 in MSB-first transmission) of the next transfer data to be transbeen completed.

Figure 13.5 Relation between Transmit Operation and Internal Regist

Steps (2) and (3) above are repeated until the TEN




Figure 13.6 TEND Flag Generation Timing in Transmission Operation

REJ09

- [4] Read the receive data from RDR.
- [5] When receiving data continuously, clear the RDRF flag to 0 and go back to step [2]
- [6] To end reception, clear the RE bit to 0.




Figure 13.7 Example of Reception Processing Flow

Rev. 4.00 Feb 15, 2006 page 498 of 900

REJ09B0291-0400



For details, see Interrupt Operation and Data Transfer Operation by DTC below.

If a parity error occurs during reception and the PER is set to 1, the received data is stitransferred to RDR, and therefore this data can be read.

**Mode Switching Operation:** When switching from receive mode to transmit mode, f that the receive operation has been completed, then start from initialization, clearing F and setting TE bit to 1. The RDRF flag or the PER and ORER flags can be used to che

receive operation has been completed.

When switching from transmit mode to receive mode, first confirm that the transmit of been completed, then start from initialization, clearing TE bit to 0 and setting RE bit to TEND flag can be used to check that the transmit operation has been completed.

**Fixing Clock Output Level:** When the GM bit in SMR is set to 1, the clock output lefixed with bits CKE1 and CKE0 in SCR. At this time, the minimum clock pulse widt made the specified width.

Figure 13.8 shows the timing for fixing the clock output level. In this example, GM is CKE1 is cleared to 0, and the CKE0 bit is controlled.




Figure 13.8 Timing for Fixing Clock Output Level

Rev. 4.00 Feb 15, 2006 pag REJ0



The relationship between the operating states and interrupt sources is shown in table 13

Table 13.8 Smart Card Mode Operating States and Interrupt Sources

Flag

Operating State

Transmit Mode	Normal operation	TEND	TIE	TXI	Possib
	Error	ERS	RIE	ERI	Not pos
Receive Mode	Normal operation	RDRF	RIE	RXI	Possib
	Error	PER, ORER	RIE	ERI	Not pos

**Data Transfer Operation by DTC:** In smart card mode, as with the normal SCI, transcarried out using the DTC. In a transmit operation, the TDRE flag is also set to 1 at the as the TEND flag in SSR, and a TXI interrupt is generated. If the TXI request is design

**Enable Bit** 

DTC A

Interrupt Source

beforehand as a DTC activation source, the DTC will be activated by the TXI request, of the transmit data will be carried out. The TDRE and TEND flags are automatically of when data transfer is performed by the DTC. In the event of an error, the SCI retransmit data automatically. However, the ERS flag is not cleared automatically when an error of so the RIE bit should be set to 1 beforehand so that an ERI request will be generated in of an error, and the ERS flag will be cleared.

When performing transfer using the DTC, it is essential to set and enable the DTC before out SCI setting. For details of the DTC setting procedures, see section 7, Data Transfer. In a receive operation, an RXI interrupt request is generated when the RDRF flag in SS 1. If the RXI request is designated beforehand as a DTC activation source, the DTC will activated by the RXI request, and transfer of the receive data will be carried out. The R

1. If the RXI request is designated beforehand as a DTC activation source, the DTC wi activated by the RXI request, and transfer of the receive data will be carried out. The R cleared to 0 automatically when data transfer is performed by the DTC. If an error occu flag is set but the RDRF flag is not. The DTC is not activated, but instead, an ERI inter is sent to the CPU. Therefore, the error flag should be cleared.

Rev. 4.00 Feb 15, 2006 page 500 of 900 REJ09B0291-0400

- operation. At the same time, set the CKE1 bit to the value for the fixed output star software standby mode.
- [3] Write 0 to the CKE0 bit in SCR to halt the clock.

[6] Make the transition to the software standby state.

- [4] Wait for one serial clock period.
- During this interval, clock output is fixed at the specified level, with the duty prese
- [5] Write H'00 to SMR and SCMR.
- When returning to smart card interface mode from software standby mode
- [7] Exit the software standby state.
- [8] Set the CKE1 bit in SCR to the value for the fixed output state (current SCK pin standby mode is initiated.
- [9] Set smart card interface mode and output the clock. Signal generation is started with normal duty.




Figure 13.9 Clock Halt and Restart Procedure

## 13.4 Usage Note

The following points should be noted when using the SCI as a smart card interface.

Receive Data Sampling Timing and Reception Margin in Smart Card Interface M smart card interface mode, the SCI operates on a basic clock with a frequency of 372 ti transfer rate.

In reception, the SCI samples the falling edge of the start bit using the basic clock, and internal synchronization. Receive data is latched internally at the rising edge of the 186 the basic clock. This is illustrated in figure 13.10.

Rev. 4.00 Feb 15, 2006 page 502 of 900

REJ09B0291-0400




Figure 13.10 Receive Data Sampling Timing in Smart Card Mode

Thus the reception margin in smart card interface mode is given by the following form

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$

Where M: Reception margin (%)

N: Ratio of bit rate to clock (N = 372)

D: Clock duty (D = 0 to 1.0)

L: Frame length (L = 10)F: Absolute value of clock frequency deviation

Assuming values of F = 0 and D = 0.5 in the above formula, the reception margin form

When D = 0.5 and F = 0,

follows.

$$M = (0.5 - 1/2 \times 372) \times 100\%$$
$$= 49.866\%$$

- [2] The RDRF bit in SSR is not set for a frame in which an error has occurred.
- [3] If no error is found when the received parity bit is checked, the PER bit in SSR is n [4] If no error is found when the received parity bit is checked, the receive operation is
- have been completed normally, and the RDRF flag in SSR is automatically set to 1. bit in SCR is enabled at this time, an RXI interrupt request is generated.

  If DTC data transfer by an RXI source is enabled, the contents of RDR can be read automatically. When the RDR data is read by the DTC, the RDRF flag is automatic
- to 0.

  [5] When a normal frame is received, the pin retains the high-impedance state at the time.






Figure 13.11 Retransfer Operation in SCI Receive Mode

is received.

automatically cleared to 0.

- [8] If an error signal is not sent back from the receiving end, the ERS bit in SSR is no
- [9] If an error signal is not sent back from the receiving end, transmission of one fram a retransfer, is judged to have been completed, and the TEND bit in SSR is set to a second complete to the second com

bit in SCR is enabled at this time, a TXI interrupt request is generated.

If data transfer by the DTC by means of the TXI source is enabled, the next data c to TDR automatically. When data is written to TDR by the DTC, the TDRE bit is




Figure 13.12 Retransfer Operation in SCI Transmit Mode

Rev. 4.00 Feb 15, 2006 pag

REJ09

Rev. 4.00 Feb 15, 2006 page 506 of 900 REJ09B0291-0400

### 14.1.1 Features

A/D converter features are listed below

- 10-bit resolution
- Eight input channels
- Settable analog conversion voltage range
  - Conversion of analog voltages with the reference voltage pin  $(V_{\text{ref}})$  as the analog voltage
- High-speed conversion
  - Minimum conversion time: 6.7 µs per channel (at 20-MHz operation)
- Choice of single mode or scan mode
  - Single mode: Single-channel A/D conversion
  - Scan mode: Continuous A/D conversion on 1 to 4 channels
- Four data registers
- Conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Three kinds of conversion start
- Choice of software or timer conversion start trigger (TPU or 8-bit timer), or  $\overline{A}$
- A/D conversion end interrupt generation
  - A/D conversion end interrupt (ADI) request can be generated at the end of A/I
- Module stop mode can be set
  - As the initial setting, A/D converter operation is halted. Register access is enable exiting module stop mode




Figure 14.1 Block Diagram of A/D Converter

Rev. 4.00 Feb 15, 2006 page 508 of 900

REJ09B0291-0400



**Table 14.1 A/D Converter Pins** 

Pin Name	Symbol	I/O	Function
Analog power supply pin	AV <sub>cc</sub>	Input	Analog block power supply
Analog ground pin	AV <sub>ss</sub>	Input	Analog block ground and A/D reference voltage
Reference voltage pin	$V_{ref}$	Input	A/D conversion reference vol
Analog input pin 0	AN0	Input	Group 0 analog inputs
Analog input pin 1	AN1	Input	<u> </u>
Analog input pin 2	AN2	Input	<u> </u>
Analog input pin 3	AN3	Input	
Analog input pin 4	AN4	Input	Group 1 analog inputs
Analog input pin 5	AN5	Input	<u> </u>
Analog input pin 6	AN6	Input	<u> </u>
Analog input pin 7	AN7	Input	<u> </u>
A/D external trigger input pin	ADTRG	Input	External trigger input for start conversion

A/D data register BH	ADDRBH	R	H'00
A/D data register BL	ADDRBL	R	H'00
A/D data register CH	ADDRCH	R	H'00
A/D data register CL	ADDRCL	R	H'00
A/D data register DH	ADDRDH	R	H'00
A/D data register DL	ADDRDL	R	H'00
A/D control/status register	ADCSR	R/(W)*2	H'00
A/D control register	ADCR	R/W	H'3F
Module stop control register	MSTPCR	R/W	H'3FFF

H'F
H'F
H'F
H'F
H'F

Notes: 1. Lower 16 bits of the address.

Edwer 16 bits of the address.
 Bit 7 can only be written with 0 for flag clearing.

There are four 16-bit read-only ADDR registers, ADDRA to ADDRD, used to store the A/D conversion.

The 10-bit data resulting from A/D conversion is transferred to the ADDR register for channel and stored there. The upper 8 bits of the converted data are transferred to the (bits 15 to 8) of ADDR, and the lower 2 bits are transferred to the lower byte (bits 7 a stored. Bits 5 to 0 are always read as 0.

The correspondence between the analog input channels and ADDR registers is shown 14.3.

ADDR can always be read by the CPU. The upper byte can be read directly, but for the

byte, data transfer is performed via a temporary register (TEMP). For details, see sect Interface to Bus Master.

The ADDR registers are initialized to H'0000 by a reset, and in standby mode or mode mode.

Table 14.3 Analog Input Channels and Corresponding ADDR Registers

Ana	log Input Channel			
Group 0	Group 1	A/D Data Register		
AN0	AN4	ADDRA		
AN1	AN5	ADDRB		
AN2	AN6	ADDRC		
AN3	AN7	ADDRD		

REJ09



. total and total and the state of the state

the status of the operation.

ADCSR is an 8-bit readable/writable register that controls A/D conversion operations a

ADCSR is initialized to H'00 by a reset, and in hardware standby mode or module stop

Bit 7—A/D End Flag (ADF): Status flag that indicates the end of A/D conversion.

## Bit 7

ADF	Description				
0	[Clearing conditions]				
	<ul> <li>When 0 is written to the ADF flag after reading ADF = 1</li> </ul>				
	When the DTC is activated by an ADI interrupt and ADDR is read				
1	[Setting conditions]				
	Single mode: When A/D conversion ends				
	Scan mode: When A/D conversion ends on all specified channels				

**Bit 6—A/D Interrupt Enable (ADIE):** Selects enabling or disabling of interrupt (ADI at the end of A/D conversion.

## Bit 6

ADIE	Description	
0	A/D conversion end interrupt (ADI) request disabled	(
1	A/D conversion end interrupt (ADI) request enabled	

Rev. 4.00 Feb 15, 2006 page 512 of 900

REJ09B0291-0400



0	A	D CONVENSION 3	юрреа
1	•	Single mode:	A/D conversion is started. Cleared to 0 automatically who conversion on the specified channel ends
	•	Scan mode:	A/D conversion is started. Conversion continues sequel selected channels until ADST is cleared to 0 by softwar a transition to standby mode or module stop mode.
D!: 4	G 3.	L L (CCLN)	

Bit 4—Scan Mode (SCAN): Selects single mode or scan mode as the A/D conversion mode. See section 14.4, Operation, for single mode and scan mode operation. Only se bit while conversion is stopped.

Bit	4
90	ΔΙ

#### **SCAN** Description 0 Single mode

1 Scan mode

Bit 3—Clock Select (CKS): Sets the A/D conversion time. Only change the convers

the analog input channels.

# Bit 3

0 1

**CKS** 

while ADST = 0.

Description

Conversion time = 266 states (max.)

Conversion time = 134 states (max.)

Bits 2 to 0—Channel Select 2 to 0 (CH2 to CH0): Together with the SCAN bit, these

REJ09

Rev. 4.00 Feb 15, 2006 pag



Only set the input channel while conversion is stopped.

	U	U	7 11 4-7	/ U V -T
		1	AN5	AN4, AN5
	1	0	AN6	AN4 to AN6
		1	AN7	AN4 to AN

AN<sub>6</sub> AN7

#### 14.2.3 A/D Control Register (ADCR)

Bit :	/	6	5	4	3	2	1
	TRGS1	TRGS0	_	_	_	_	_
Initial value:	0	0	1	1	1	1	1
R/W ·	R/W	R/W	_		R/W	_	_

ADCR is an 8-bit readable/writable register that enables or disables external triggering conversion operations.

ADCR is initialized to H'3F by a reset, and in standby mode or module stop mode.

Bits 7 and 6—Timer Trigger Select 1 and 0 (TRGS1, TRGS0): Select enabling or o the start of A/D conversion by a trigger signal. Only set bits TRGS1 and TRGS0 while is stopped.

	0	
TRGS1	TRGS0	Description
0	0	A/D conversion start by external trigger is disabled (
	1	A/D conversion start by external trigger (TPU) is enabled
1	0	A/D conversion start by external trigger (8-bit timer) is enabled

**Bits 5 to 0—Reserved:** These bits are reserved; write as 1 in a write.

Rev. 4.00 Feb 15, 2006 page 514 of 900 REJ09B0291-0400

1

Bit 6

Bit 7



A/D conversion start by external trigger pin (ADTRG) is enable

MSTPCR is a 16-bit readable/writable register that performs module stop mode control

When the MSTP9 bit in MSTPCR is set to 1, A/D converter operation stops at the end cycle and a transition is made to module stop mode. Registers cannot be read or writte module stop mode. For details, see section 19.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not in software standby mode.

Bit 9—Module Stop (MSTP9): Specifies the A/D converter module stop mode.

Bit 9	
MSTP9	Description
0	A/D converter module stop mode cleared
1	A/D converter module stop mode set

When reading ADDR. always read the upper byte before the lower byte. It is possible the upper byte, but if only the lower byte is read, incorrect data may be obtained.

Figure 14.2 shows the data flow for ADDR access.




Figure 14.2 ADDR Access Operation (Reading H'AA40)

Rev. 4.00 Feb 15, 2006 page 516 of 900

REJ09B0291-0400



input. The ADST bit remains set to 1 during A/D conversion, and is automatically cle

when conversion ends.

On completion of conversion, the ADE flag is set to 1. If the ADIE bit is set to 1 at

On completion of conversion, the ADF flag is set to 1. If the ADIE bit is set to 1 at thi ADI interrupt request is generated. The ADF flag is cleared by writing 0 after reading

When the operating mode or analog input channel must be changed during analog corprevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D converged making the necessary changes, set the ADST bit to 1 to start A/D conversion again. The bit can be set at the same time as the operating mode or input channel is changed.

Typical operations when channel 1 (AN1) is selected in single mode are described nex

14.3 shows a timing diagram for this example.[1] Single mode is selected (SCAN = 0), input channel AN1 is selected (CH2 = 0, CH

CH0 = 1), the A/D interrupt is enabled (ADIE = 1), and A/D conversion is started

- [2] When A/D conversion is completed, the result is transferred to ADDRB. At the sa ADF flag is set to 1, the ADST bit is cleared to 0, and the A/D converter becomes
- [3] Since ADF = 1 and ADIE = 1, an ADI interrupt is requested.
- [4] The A/D interrupt handling routine starts.
- [5] The routine reads ADCSR, then writes 0 to the ADF flag.
- [C] The section of th
- [6] The routine reads and processes the connection result (ADDRB).

[7] Execution of the A/D interrupt handling routine ends. After that, if the ADST bit A/D conversion starts again and steps [2] to [7] are repeated.

ı	State of channel 1 (AN1)	Idle	A/D conversion 1	Idle	A/D conversion 2	Idle
	State of channel 2 (AN2)	Idle				
	State of channel 3 (AN3)	Idle				
	ADDRA					
	ADDRB				onversion result \ nversion result 1	A/D conve
	ADDRC					
	ADDRD					
	Note: * Vertica	al arrows (↓) ir	ndicate instructions ex	ecuted by so	ftware.	

Figure 14.3 Example of A/D Converter Operation (Single Mode, Channel 1 S

Rev. 4.00 Feb 15, 2006 page 518 of 900

REJ09B0291-0400

When the operating mode or analog input channel must be changed during analog corprevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversating the necessary changes, set the ADST bit to 1 to start A/D conversion again. The bit can be set at the same time as the operating mode or input channel is changed.

next. Figure 14.4 shows a timing diagram for this example.

Typical operations when three channels (AN0 to AN2) are selected in scan mode are

- [1] Scan mode is selected (SCAN = 1), scan group 0 is selected (CH2 = 0), analog inpart AN0 to AN2 are selected (CH1 = 1, CH0 = 0), and A/D conversion is started (AD
- [2] When A/D conversion of the first channel (AN0) is completed, the result is transfe ADDRA. Next, conversion of the second channel (AN1) starts automatically.
- [3] Conversion proceeds in the same way through the third channel (AN2).
- [4] When conversion of all the selected channels (AN0 to AN2) is completed, the AD to 1 and conversion of the first channel (AN0) starts again. If the ADIE bit is set t time, an ADI interrupt is requested after A/D conversion ends.
- [5] Steps [2] to [4] are repeated as long as the ADST bit remains set to 1. When the A cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D constarts again from the first channel (AN0).

State of channel 2 (AN2)	Idle	A/D conversio	ın 34	
State of channel 3 (AN3)		Idle		
ADDRA	Tra	A/D conversion	n result 1	A/D conversio
ADDRB			A/D o	conversion result 2
ADDRC			$\rightarrow$	A/D conversion resu
ADDRD				
	ertical arrows (   ) indicate instructi ata currently being converted is ig		ware.	

Figure 14.4 Example of A/D Converter Operation (Scan Mode, Channels AN0 to AN2 Selected)

Rev. 4.00 Feb 15, 2006 page 520 of 900

REJ09B0291-0400

In scan mode, the values given in table 14.4 apply to the first conversion time. In the subsequent conversions the conversion time is fixed at 256 states when CKS = 0 or 12 when CKS = 1.




Figure 14.5 A/D Conversion Timing

Rev. 4.00 Feb 15, 2006 pag REJ0

## 14.4.4 External Trigger Input Timing

A/D conversion can be externally triggered. When the TRGS1 and TRGS0 bits are set ADCR, external trigger input is enabled at the ADTRG pin. A falling edge at the ADT the ADST bit to 1 in ADCSR, starting A/D conversion. Other operations, in both single modes, are the same as if the ADST bit has been set to 1 by software. Figure 14.6 show timing.




Figure 14.6 External Trigger Input Timing

Rev. 4.00 Feb 15, 2006 page 522 of 900

REJ09B0291-0400

The A/D converter interrupt source is shown in table 14.5.

## **Table 14.5** A/D Converter Interrupt Source

Interrupt Source	Description	DTC Activation
ADI	Interrupt due to end of conversion	Possible

## 14.6 Usage Notes

The following points should be noted when using the A/D converter.

## **Setting Range of Analog Power Supply and Other Pins:**

- (1) Analog input voltage range
- range  $AV_{ss} \le ANn \le V_{ref}$ . (2) Relation between  $AV_{cc}$ ,  $AV_{ss}$  and  $V_{cc}$ ,  $V_{ss}$

The voltage applied to analog input pins AN0 to AN7 during A/D conversion show

- 2) Relation between  $AV_{CC}$ ,  $AV_{SS}$  and  $V_{CC}$ ,  $V_{SS}$ 
  - As the relationship between  $AV_{cc}$ ,  $AV_{ss}$  and  $V_{cc}$ ,  $V_{ss}$ , set,  $AV_{cc} = V_{cc}$  and  $AV_{ss} = A/D$  converter is not used, the  $AV_{cc}$  and  $AV_{ss}$  pins must on no account be left operation.
- (3) V<sub>ref</sub> input range
  - The analog reference voltage input at the  $V_{ref}$  pin set in the range  $V_{ref} \le AV_{cc}$ .

If conditions (1), (2), and (3) above are not met, the reliability of the device may be ac affected.

**Notes on Board Design:** In board design, digital circuitry and analog circuitry should mutually isolated as possible, and layout in which digital circuit signal lines and analog signal lines cross or are in close proximity should be avoided as far as possible. Failur may result in incorrect operation of the analog circuitry due to inductance, adversely a

may result in incorrect operation of the analog circuitry due to inductance, adversely a conversion values.

Rev. 4.00 Feb 15, 2006 pag REJ09



**1** ....

Also, the bypass capacitors connected to  $AV_{cc}$  and  $V_{ref}$  and the filter capacitor connected to AN7 must be connected to  $AV_{ss}$ .

If a filter capacitor is connected as shown in figure 14.7, the input currents at the analog (AN0 to AN7) are averaged, and so an error may arise. Also, when A/D conversion is frequently, as in scan mode, if the current charged and discharged by the capacitance of sample-and-hold circuit in the A/D converter exceeds the current input via the input im  $(R_{in})$ , an error will arise in the analog input pin voltage. Careful consideration is therefore when deciding the circuit constants.




Figure 14.7 Example of Analog Input Protection Circuit

Rev. 4.00 Feb 15, 2006 page 524 of 900

REJ09B0291-0400






Figure 14.8 Analog Input Pin Equivalent Circuit

A/D Conversion Precision Definitions: H8S/2345 Group A/D conversion precision are given below.

Resolution

The number of A/D converter digital output codes

Offset error

The deviation of the analog input voltage value from the ideal A/D conversion cha

B'0000000001 (H'001) (see figure 14.10).

Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion cha when the digital output changes from B'1111111110 (H'3FE) to B'1111111111 (H figure 14.10).

when the digital output changes from the minimum voltage value B'00000000000 (

Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 14.9).

Nonlinearity error

The error with respect to the ideal A/D conversion characteristic between the zero the full-scale voltage. Does not include the offset error, full-scale error, or quantiz

• Absolute precision

The deviation between the digital value and the analog input value. Includes the o full-scale error, quantization error, and nonlinearity error.

Rev. 4.00 Feb 15, 2006 pag

REJ09






Figure 14.9 A/D Conversion Precision Definitions (1)




Figure 14.10 A/D Conversion Precision Definitions (2)

Rev. 4.00 Feb 15, 2006 page 526 of 900

REJ09B0291-0400

However, since a low-pass filter effect is obtained in this case, it may not be possible analog signal with a large differential coefficient (e.g.,  $5 \text{ mV/}\mu\text{s}$  or greater).

When converting a high-speed analog signal, a low-impedance buffer should be insert

**Influences on Absolute Precision:** Adding capacitance results in coupling with GND therefore noise in GND may adversely affect absolute precision. Be sure to make the to an electrically stable GND such as  $AV_{ss}$ .

Care is also required to insure that filter circuits do not communicate with digital sign mounting board, so acting as antennas.




Figure 14.11 Example of Analog Input Circuit

Rev. 4.00 Feb 15, 2006 pag REJ0

Rev. 4.00 Feb 15, 2006 page 528 of 900 REJ09B0291-0400

## D/A converter features are listed below

- 8-bit resolution
- Two output channels
- Maximum conversion time of 10 µs (with 20 pF load)
- Output voltage of 0 V to V<sub>ref</sub>
- D/A output hold function in software standby mode

Rev. 4.00 Feb 15, 2006 pag REJ09






Figure 15.1 Block Diagram of D/A Converter

Rev. 4.00 Feb 15, 2006 page 530 of 900 REJ09B0291-0400



Analog output pin 0	DA0	Output	Channel 0 analog output
Analog output pin 1	DA1	Output	Channel 1 analog output
Reference voltage pin	$V_{ref}$	Input	Analog reference voltage

## 15.1.4 Register Configuration

Table 15.2 summarizes the registers of the D/A converter.

Table 15.2 D/A Converter Registers

Name	Abbreviation	R/W	Initial Value	A
D/A data register 0	DADR0	R/W	H'00	ŀ
D/A data register 1	DADR1	R/W	H'00	H
D/A control register	DACR	R/W	H'1F	H
Module stop control register	MSTPCR	R/W	H'3FFF	H
Note: * Lower 16 bits of the a	address.			

Rev. 4.00 Feb 15, 2006 pag

REJO

DADR0 and DADR1 are 8-bit readable/writable registers that store data for conversion

Whenever output is enabled, the values in DADR0 and DADR1 are converted and output analog output pins.

DADR0 and DADR1 are each initialized to H'00 by a reset and in hardware standby m

### D/A Control Register (DACR) 15.2.2

Bit	:	7	6	5	4	3	2	1
		DAOE1	DAOE0	DAE		_	_	_
Initial value	e:	0	0	0	1	1	1	1
R/W	:	R/W	R/W	R/W	_	_	_	_

DACR is an 8-bit readable/writable register that controls the operation of the D/A conv

DACR is initialized to H'1F by a reset and in hardware standby mode.

Bit 7—D/A Output Enable 1 (DAOE1): Controls D/A conversion and analog output

1.

Rit 7

	_
DAOE1	Description

1 Channel 1 D/A conversion is enabled; analog output DA1 is enabled	0	Analog output DA1 is disabled
	1	Channel 1 D/A conversion is enabled; analog output DA1 is enabled

Rev. 4.00 Feb 15, 2006 page 532 of 900 REJ09B0291-0400

**Bit 5—D/A Enable (DAE):** The DAOE0 and DAOE1 bits both control D/A conversion the DAE bit is cleared to 0, the channel 0 and 1 D/A conversions are controlled independent that the DAE bit is set to 1, the channel 0 and 1 D/A conversions are controlled together.

Output of resultant conversions is always controlled independently by the DAOE0 and

Bit 7 Bit 6 Bit 5 DAE DAOE1 DAOE0 Description 0 0 Channel 0 and 1 D/A conversions disabled 1 Channel 0 D/A conversion enabled 0 Channel 1 D/A conversion disabled 1 Channel 0 and 1 D/A conversions enabled 1 0 0 Channel 0 D/A conversion disabled Channel 1 D/A conversion enabled 1 Channel 0 and 1 D/A conversions enabled 1 Channel 0 and 1 D/A conversions enabled

If the H8S/2345 Group enters software standby mode when D/A conversion is enable output is held and the analog power current is the same as during D/A conversion. Wheneversary to reduce the analog power current in software standby mode, clear the DA and DAOE1 bits to 0 to disable D/A output.

Bits 4 to 0—Reserved: Read-only bits, always read as 1.

bits.



MSTPCR is a 16-bit readable/writable register that performs module stop mode control

When the MSTP10 bit in MSTPCR is set to 1, D/A converter operation stops at the enceycle and a transition is made to module stop mode. Registers cannot be read or written module stop mode. For details, see section 19.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not in software standby mode.

Bit 10—Module Stop (MSTP10): Specifies the D/A converter module stop mode.

**Bit 10** 

<b>2</b> 0		
MSTP10	Description	
0	D/A converter module stop mode cleared	
1	D/A converter module stop mode set	(

Rev. 4.00 Feb 15, 2006 page 534 of 900

REJ09B0291-0400



The operation example described in this section concerns D/A conversion on channel 15.2 shows the timing of this operation.

- [1] Write the conversion data to DADR0.
- [2] Set the DAOE0 bit in DACR to 1. D/A conversion is started and the DA0 pin beconverged pin. The conversion result is output after the conversion time has elapsed. To value is expressed by the following formula:

$$\frac{\text{DADR contents}}{256} \times V_{\text{ref}}$$

The conversion results are output continuously until DADR0 is written to again or bit is cleared to 0.

- [3] If DADR0 is written to again, the new data is immediately converted. The new co result is output after the conversion time has elapsed.
- [4] If the DAOE0 bit is cleared to 0, the DA0 pin becomes an input pin.




Figure 15.2 Example of D/A Converter Operation

## 15.4 Usage Notes

Setting range for pins other than analog power pin

(1) Relationship between  $AV_{cc}$ ,  $V_{cc}$ ,  $AV_{ss}$ , and  $V_{ss}$  is  $AV_{cc} = V_{cc}$  and  $AV_{ss} = V_{ss}$ . A  $AV_{cc}$  and  $AV_{ss}$  pins should never be left open, even if the D/A converter is not used.

(2) Vref setting range

The setting range for the reference voltage from the Vref pin is  $Vref \le AV_{cc}$ .

Note: Failure to observe (1) and (2) above could have an adverse effect on the reliabi LSI.

Rev. 4.00 Feb 15, 2006 page 536 of 900

REJ09B0291-0400

perform fast word data transfer.

The on-chip RAM of the H8S/2345 and H8S/2344 is allocated addresses H'EC00 to Hkbytes) in the normal modes (modes 1 to 3) $^*$ , and addresses H'FFEC00 to H'FFFBFF the advanced modes (modes 4 to 7).

The on-chip RAM of the H8S/2343, H8S/2341, and H8S/2340 is allocated addresses HFBFF (2 kbytes) in the normal modes (modes 1 to 3)\*, and addresses HFFF400 to kbytes) in the advanced modes (modes 4 to 7).

The on-chip RAM can be enabled or disabled by means of the RAM enable bit (RAM system control register (SYSCR).

Note: \* ZTAT, mask ROM, and ROMless versions only.

Rev. 4.00 Feb 15, 2006 pag

REJ09




Figure 16.1 Block Diagram of RAM (H8S/2345, Advanced Mode)

## 16.1.2 Register Configuration

The on-chip RAM is controlled by SYSCR. Table 16.1 shows the address and initial v SYSCR.

Table 16.1 RAM Register

Name	Abbreviation	R/W	Initial Value	A
System control register	SYSCR	R/W	H'01	H'

Note: \* Lower 16 bits of the address.

Rev. 4.00 Feb 15, 2006 page 538 of 900

REJ09B0291-0400

The on-chip RAM is enabled or disabled by the RAME bit in SYSCR. For details of or SYSCR, see section 3.2.2, System Control Register (SYSCR).

Bit 0—RAM Enable (RAME): Enables or disables the on-chip RAM. The RAME by

# initialized when the reset state is released. It is not initialized in software standby mod

Bit 0	
RAME	Description
0	On-chip RAM is disabled
1	On-chip RAM is enabled

### 16.3 **Operation**

When the RAME bit is set to 1, accesses to addresses H'FFEC00 to H'FFFBFF (in the H8S/2345 and H8S/2344) or addresses H'FFF400 to H'FFFBFF (in the case of the H8 H8S/2341, and H8S/2340) are directed to the on-chip RAM. When the RAME bit is c the off-chip address space is accessed.

Since the on-chip RAM is connected to the CPU by an internal 16-bit data bus, it can and read in byte or word units. Each type of access can be performed in one state.

Even addresses use the upper 8 bits, and odd addresses use the lower 8 bits. Word data at an even address.

### **Usage Note** 16.4

DTC register information can be located in addresses H'FFF800 to H'FFFBFF. When used, the RAME bit must not be cleared to 0.

RENESAS

Rev. 4.00 Feb 15, 2006 pag

REJ09



Rev. 4.00 Feb 15, 2006 page 540 of 900 REJ09B0291-0400

data in one state, making possible rapid instruction fetches and high-speed processing

The on-chip ROM is enabled or disabled by setting the mode pins (MD<sub>2</sub>, MD<sub>1</sub>, and M EAE in BCRL.

The flash memory versions of the H8S/2345 Group can be erased and programmed or well as with a PROM programmer.

The PROM version of the H8S/2345 Group can be programmed with a PROM prograsetting PROM mode.

## 17.1.1 Block Diagram

Figure 17.1 shows a block diagram of the on-chip ROM.




Figure 17.1 Block Diagram of ROM (H8S/2345)

Rev. 4.00 Feb 15, 2006 pag REJ0



Bus	contr	ol register L	BCRL	R/W	Undefined	H'F	
Not	e: *	Lower 16 bits of	the address.				

### 17.2 **Register Descriptions**

### 17.2.1 **Mode Control Register (MDCR)**

Bit :	7		6	5	4	3	2	1
	_	-	_	_	_	_	MDS2	MDS
Initial value :	1		0	0	0	0	*	_*
R/W :	_	_	_	_	_	_	R	R

Determined by pins MD<sub>2</sub> to MD<sub>0</sub>. Note:

MDCR is an 8-bit read-only register that indicates the current operating mode of the H Group.

**Bit 7—Reserved:** Read-only bit, always read as 1.

**Bits 6 to 3—Reserved:** Read-only bits, always read as 0.

Bits 2 to 0—Mode Select 2 to 0 (MDS2 to MDS0): These bits indicate the input level MD<sub>2</sub> to MD<sub>0</sub> (the current operating mode). Bits MDS2 to MDS0 correspond to pins MI MDS2 to MDS0 are read-only bits, and cannot be written to. The mode pin (MD, to M levels are latched into these bits when MDCR is read. These latches are canceled by a reset, but are retained after a manual reset.

Rev. 4.00 Feb 15, 2006 page 542 of 900

REJ09B0291-0400



the EAE bit in BCRL. For details of the other bits in BCRL, see section 6.2.5, Bus Co Register L (BCRL).

Reserved areas should not be accessed.

**Bit 5—External Address Enable (EAE):** Selects whether addresses H'010000 to H'0 to be internal addresses or external addresses.

Description
Addresses H'010000 to H'01FFFF are in on-chip ROM (H8S/2345).
Addresses H'010000 to H'017FFF are in on-chip ROM and addresses H'0 H'01FFFF are a reserved area (in the H8S/2344).
Addresses H'010000 to H'01FFFF are a reserved area (in the H8S/2343 a H8S/2341).
Addresses H'010000 to H'01FFFF are external addresses (external expar or a reserved area* (single-chip mode).
_

## 17.3 Operation

Note:

The on-chip ROM is connected to the CPU by a 16-bit data bus, and both byte and we be accessed in one state. Even addresses are connected to the upper 8 bits, and odd ac the lower 8 bits. Word data must start at an even address.

The on-chip ROM is enabled and disabled by setting the mode pins  $(MD_2, MD_1, and MEAE$  in BCRL. These settings are shown in tables 17.2 and 17.3.

Mode 7	Advanced single-chip mode				1	0	Enabled (12	
						1	Enabled (64	
Mode 8	_	1	0	0	0	_	_	
Mode 9	_				1			
Mode 10	Boot mode (advanced	_		1	0	0	Enabled (12	
	expanded mode with on-chip ROM enabled)*3					1	Enabled (64	
Mode 11	Boot mode (advanced	_			1	0	Enabled (12	
	single-chip mode)*4					1	Enabled (64	
Mode 12	_	_	1	0	0	_	_	
Mode 13	_				1			
Mode 14	User program mode	_		1	0	0	Enabled (12	
	(advanced expanded mode with on-chip ROM enabled)**	3				1	Enabled (64	
Mode 15	User program mode	_			1	0	Enabled (12	
	(advanced single-chip mode)*4					1	Enabled (64	
Notes: 1.	. Note that in modes 6, 7, 14, and 15, the on-chip ROM that can be used after on reset is the 64-kbyte area from H'000000 to H'00FFFF.							
2.	. Note that in the mode 10 and mode 11 boot modes, the on-chip ROM that commediately after all flash memory is erased by the boot program is the 64-k from H'000000 to H'00FFFF.							

Mode 4

Mode 5

Mode 6

Advanced expanded mode

with on-chip ROM disabled

Advanced expanded mode

with on-chip ROM disabled

Advanced expanded mode with on-chip ROM enabled

1

0

0

1

0

0

1

Disabled

Enabled (12

Enabled (64

Rev. 4.00 Feb 15, 2006 page 544 of 900 REJ09B0291-0400

same as in advanced single-chip mode.

RENESAS

3. Apart from the fact that flash memory can be erased and programmed, oper same as in advanced expanded mode with on-chip ROM enabled.4. Apart from the fact that flash memory can be erased and programmed, oper

	ROM enabled								
Mode 3*1	Normal single-chip mode	=		1		Enabled (56 kbytes)	Enabled (56 kbytes)	Enabled (56 kbyte	
Mode 4	Advanced expanded mode with on-chip ROM disabled	1	0	0	_	Disabled	Disabled	Disabled	
Mode 5	Advanced expanded mode with on-chip ROM disabled	_		1					
Mode 6*1	Advanced expanded mode with on-chip ROM	-	1	0	0	Enabled (128 kbytes)*2	Enabled*2 (96 kbytes)	Enabled (64 kbytes	
	enabled				1	Enabled (64 kbytes)	Enabled (64 kbytes)	-	
Mode 7*1	Advanced single- chip mode	_		1	0	Enabled (128 kbytes)*2	Enabled*2 (96 kbytes)	_	
					1	Enabled (64 kbytes)	Enabled (64 kbytes)	-	

2. In H8S/2345 modes 6 and 7, the on-chip ROM available after a power-on r

64-kbyte area comprising addresses H'000000 to H'00FFFF.

mode with on-chip

Notes: 1. Not used on ROMless version.

Rev. 4.00 Feb 15, 2006 pag

REJ09

Note that the DDOM arrangement is the other transfer and a Hegizate transfer.

Note that the PROM programmer should not be set to page mode as the H8S/2345 does support page programming.

Table 17.4 shows how PROM mode is selected.

**Table 17.4 Selecting PROM Mode** 

Pin Names	Setting
MD <sub>2</sub> , MD <sub>1</sub> , MD <sub>0</sub>	Low
STBY	_
PA <sub>2</sub> , PA <sub>1</sub>	High

## 17.4.2 Socket Adapter and Memory Map

Programs can be written and verified by attaching a socket adapter to the PROM programs convert from a 100-pin arrangement to a 32-pin arrangement. Table 17.5 gives ordering information for the socket adapter, and figure 17.2 shows the wiring of the socket adapter 17.3 shows the memory map in PROM mode.

Rev. 4.00 Feb 15, 2006 page 546 of 900 REJ09B0291-0400




Figure 17.2 Wiring of 100-Pin/32-Pin Socket Adapter

REJ09

Rev. 4.00 Feb 15, 2006 pag






Figure 17.3 Memory Map in PROM Mode

Mode	CE	OE	PGM	$V_{_{\mathrm{PP}}}$	$V_{cc}$	EO, to EO	EA <sub>16</sub>
Program	L	Н	L	$V_{PP}$	V <sub>cc</sub>	Data input	Add
Verify	L	L	Н	$V_{PP}$	$V_{cc}$	Data output	Add
Program-inhibit	L	L	L	$V_{PP}$	V <sub>cc</sub>	High impedance	Add
	L	Н	Н	_			
	Н	L	L	_			
	Н	Н	Н	_			
Legend:							

Programming and verification should be carried out using the same specifications as f

choosing a PROM programmer, check that it supports high-speed programming in by

Pins

Low voltage level High voltage level

 $V_{pp}$ :  $V_{pp}$  voltage level

V<sub>cc</sub>: V<sub>cc</sub> voltage level

However, do not set the PROM programmer to page mode, as the H8S/2345 does not programming. A PROM programmer that only supports page programming cannot be

standard HN27C101 EPROM.

Always set addresses within the range H'00000 to H'1FFFF.

### 17.5.2 **Programming and Verification**

An efficient, high-speed programming procedure can be used to program and verify P This procedure writes data quickly without subjecting the chip to voltage stress or sac reliability. It leaves the data H'FF in unused addresses. Figure 17.4 shows the basic h programming flowchart. Tables 17.7 and 17.8 list the electrical characteristics of the programming. Figure 17.5 shows a timing chart.




Figure 17.4 High-Speed Programming Flowchart

Rev. 4.00 Feb 15, 2006 page 550 of 900

REJ09B0291-0400



	$\frac{EA_{16}}{OE}$ to $\frac{EA_{0}}{PGM}$						
Output high voltage	EO <sub>7</sub> to EO <sub>0</sub>	$V_{\text{OH}}$	2.4	_	_	V	Io
Output low voltage	EO, to EO	V <sub>oL</sub>		_	0.45	V	I <sub>o</sub>
Input leakage current	$EO_7$ to $EO_0$ , $EA_{16}$ to $EA_0$ , $OE$ , $\overline{CE}$ , $\overline{PGM}$	I <sub>u</sub>	_	_	2	μА	V 5
V <sub>cc</sub> current		I <sub>cc</sub>		_	40	mA	
V <sub>PP</sub> current		I <sub>PP</sub>	_	_	40	mA	

Address noid time	L <sub>AH</sub>	U	_	_	μS
Data hold time	t <sub>DH</sub>	2	_	_	μs
Data output disable time	t <sub>DF</sub> *2		_	130	ns
V <sub>PP</sub> setup time	t <sub>vps</sub>	2	_	_	μs
Programming pulse width	t <sub>PW</sub>	0.19	0.20	0.21	ms
PGM pulse width for overwrite programming	t <sub>OPW</sub> *3	0.19	_	5.25	ms
V <sub>cc</sub> setup time	t <sub>vcs</sub>	2	_	_	μs
CE setup time	t <sub>CES</sub>	2		_	μs
Data output delay time	tor	0	_	150	ns

Input rise time and fall time ≤ 20 ns
Timing reference levels: Input: 1.0 V, 2.0 V
Output: 0.8 V, 2.0 V

Output: 0.8 V, 2.0 V

2.  $t_{\rm ne}$  is defined to be when output has reached the open state, and the output l

Notes: 1. Input pulse level: 0.8 V to 2.2 V

longer be referenced.

3.  $t_{OPW}$  is defined by the value shown in the flowchart.

Rev. 4.00 Feb 15, 2006 page 552 of 900 REJ09B0291-0400

RENESAS




Figure 17.5 PROM Programming/Verification Timing

#### 17.5.3 Programming Precautions

- Program using the specified voltages and timing.
   The programming voltage (V<sub>PP</sub>) in PROM mode is 12.5 V.
   If the PROM programmer is set to Renesas Technology HN27C101 specifications 12.5 V. Applied voltages in excess of the specified values can permanently destroy
- Be particularly careful about the PROM programmer's overshoot characteristics.

   Before programming, check that the MCU is correctly mounted in the PROM programming.

socket adapter, and MCU are not correctly aligned.

 Do not touch the socket adapter or MCU while programming. Touching either of t cause contact faults and programming errors.

Overcurrent damage to the MCU can result if the index marks on the PROM progr

Rev. 4.00 Feb 15, 2006 pag REJ09



An effective way to assure the data retention characteristics of the programmed chips is them at 150°C, then screen them for data errors. This procedure quickly eliminates chip PROM memory cells prone to early failure.

Figure 17.6 shows the recommended screening procedure.




Figure 17.6 Recommended Screening Procedure

If a series of programming errors occurs while the same PROM programmer is being u programming and check the PROM programmer and socket adapter for defects.

Please inform Renesas Technology of any abnormal conditions noted during or after proor in screening of program data after high-temperature baking.

Rev. 4.00 Feb 15, 2006 page 554 of 900 REJ09B0291-0400

RENESAS

- Erase mode
  - Program-verify mode
    - Erase-verify mode
- Programming/erase methods

The flash memory is programmed 32 bytes at a time. Erasing is performed by block single-block units. When erasing multiple blocks, the individual blocks must be experienced.

single-block units). When erasing multiple blocks, the individual blocks must be e sequentially. Block erasing can be performed as required on 1-kbyte, 8-kbyte, 16-kbyte, and 32-kbyte blocks.

• Programming/erase times (5 V version)

The flash memory programming time is 10 ms (typ.) for simultaneous 32-byte pro

equivalent to 300 µs (typ.) per byte, and the erase time is 100 ms (typ.) per block.

Reprogramming capability
 The flash memory can be reprogrammed up to 100 times.

• On-board programming modes

There are two modes in which flash memory can be programmed/erased/verified of

— Boot mode


— User program mode

• Automatic bit rate adjustment

With data transfer in boot mode, the bit rate of the H8S/2345 Group chip can be a adjusted to match the transfer bit rate of the host. (9600 bps, 4800 bps)

Flash memory emulation by RAM

Part of the RAM area can be overlapped onto flash memory, to emulate flash mem in real time.



mask ROM, and ROMless versions.


2. The flash memory control registers (SYSCR2, FLMCR1, FLMCR2, EBR1, EBR2,

RAMER) are enabled on the F-ZTAT version only. They do not exist on the ZTAT mask ROM, and ROMless versions, so an undefined value will be returned if they are read, and it is not possible to write to these registers.

## Figure 17.7 Block Diagram of Flash Memory

Rev. 4.00 Feb 15, 2006 page 556 of 900






Notes: Only make a transition between user mode and user program mode when th not accessing the flash memory.

- 1. NMI = 1,  $MD_2 = MD_1 = MD_0 = 0$ ,  $PF_2 = 1$ ,  $PF_1 = PF_0 = 0$
- 2. NMI = 1, FWE = 1,  $MD_2 = 0$ ,  $MD_1 = 1$

Figure 17.8 Flash Memory Mode Transitions


Rev. 4.00 Feb 15, 2006 pag

REJ09




3. Flash memory initialization

The erase program in the boot program area (in RAM) is executed, and the flash memory is initialized (to H'FF). In boot mode, entire flash memory erasure is performed, without regard to blocks.



to the RAM boot program area.



4. Writing new application program

The programming control program transferre from the host to RAM is executed, and the napplication program in the host is written into flash memory.






Figure 17.9 Boot Mode


Rev. 4.00 Feb 15, 2006 page 558 of 900





3. Flash memory initialization H'FF). Erasing can be performed in block units, but not in byte units.





4. Writing new application program Next, the new application program in the written into the erased flash memory bloc not write to unerased blocks.




Figure 17.10 User Program Mode (Example)

Rev. 4.00 Feb 15, 2006 pag REJ09






Figure 17.11 Reading Overlap Data in User Mode and User Program Mo

Writing Overlap Data in User Program Mode

When overlap RAM data is confirmed, the RAMS bit is cleared, RAM overlap is rewrites should actually be performed to the flash memory.

When the programming control program is transferred to RAM, ensure that the transferred to RAM, ensure that the transferred to RAM. destination and the overlap RAM do not overlap, as this will cause data in the overl be rewritten.




Figure 17.12 Writing Overlap Data in User Program Mode

Rev. 4.00 Feb 15, 2006 page 560 of 900



**Block Configuration:** The flash memory is divided into four 1-kbyte blocks, one 28-one 16-kbyte block, two 8-kbyte blocks, and two 32-kbyte blocks.




Figure 17.13 Flash Memory Block Configuration

Rev. 4.00 Feb 15, 2006 pag REJ09

Mode 2	$MD_2$	Input	Sets MCU operating mode
Mode 1	$MD_1$	Input	Sets MCU operating mode
Mode 0	$MD_{o}$	Input	Sets MCU operating mode
Port F <sub>2</sub>	PF <sub>2</sub>	Input	Sets MCU operating mode in write
Port F <sub>1</sub>	PF <sub>1</sub>	Input	Sets MCU operating mode in write
Port F <sub>0</sub>	PF <sub>0</sub>	Input	Sets MCU operating mode in write
Transmit dat	ta TxD1	Output	Serial transmit data output
Receive data	a RxD1	Input	Serial receive data input
Note: * F	WE pin functions as WDTC	OVF pin on 2	ZTAT, mask ROM, and ROMless ver

Rev. 4.00 Feb 15, 2006 page 562 of 900

RAM e	mu	lation register	RAMER	R/W	H'00	H'I
Notes:	on the	ne registers listed in table 7.11 In the ZTAT, mask ROM, and F ey are read, and it is not poss Lower 16 bits of the address	ROMIess version ible to write to	ons, so an	undefined va	
	2.	Flash memory registers sha performed by the FLSHE bit			•	•
	3.	In modes in which the on-ch return H'00, and writes are in to 0 in FLMCR1.	•	•	•	
		140 111 111 111	=\^/= :			

FLMCR2\*6

EBR1\*6

EBR2\*6

SYSCR2

Flash memory control register 2

Erase block register 1

Erase block register 2

System control register 2

- 5. When a low level is input to the FWE pin, or if a high level is input and the
- FLMCR1 is not set, these registers are initialized to H'00.
- 4. When a high level is input to the FWE pin, the initial value is H'80.
- 6. FLMCR1, FLMCR2, EBR1, and EBR2 are 8-bit registers. Only byte access for these registers, the access requiring 2 states.

R/W\*3

R/W\*3

R/W\*3

R/W

H'00\*5

H'00\*5

H'00\*5

H'00

H'I

H'I

H'I

H'I

Rev. 4.00 Feb 15, 2006 pag

REJ09

Note: \* Determined by the state of the FWE pin.

or erase-verify mode is entered by setting SWE to 1 when FWE = 1. Program mode is setting SWE to 1 when FWE = 1, then setting the PSU bit in FLMCR2, and finally sett bit. Erase mode is entered by setting SWE to 1 when FWE = 1, then setting the ESU bi FLMCR2, and finally setting the E bit. FLMCR1 is initialized by a reset, and in hardway mode and software standby mode. Its initial value is H'80 when a high level is input to pin, and H'00 when a low level is input. When on-chip flash memory is disabled (mode a read will return H'00, and writes are invalid.

FLMCR1 is an 8-bit register used for flash memory operating mode control. Program-v

Writes to the SWE bit in FLMCR1 are enabled only when FWE = 1; writes to the EV a only when FWE=1 and SWE=1; writes to the E bit only when FWE = 1, SWE = 1, and and writes to the P bit only when FWE = 1, SWE = 1, and PSU = 1.

Bit 7—Flash Write Enable Bit (FWE): Sets hardware protection against flash memory programming/erasing. See section 17.14, Flash Memory Programming and Erasing Pre before using this bit.

Bit 7	Description
<b>FWE</b> 0	Description  When a low level is input to the FWE pin (hardware-protected state)
1	When a high level is input to the FWE pin

Rev. 4.00 Feb 15, 2006 page 564 of 900



Setting	conditio
When F	\/F - 1

# **Bit 5 and 4—Reserved:** Read-only bits, always read as 0.

**Bit 3—Erase-Verify (EV):** Selects erase-verify mode transition or clearing. Do not set ESU, PSU, PV, E, or P bit at the same time.

Bit 3 EV	Description
0	Erase-verify mode cleared
1	Transition to erase-verify mode
	[Setting condition]
	When FWE = 1 and SWE = 1

**Bit 2—Program-Verify (PV):** Selects program-verify mode transition or clearing. De SWE, ESU, PSU, EV, E, or P bit at the same time.

Bit 2 PV	Description
0	Program-verify mode cleared
1	Transition to program-verify mode
	[Setting condition]
	When FWE = 1 and SWE = 1

When FWE = 1, SWE = 1, and ESU = 1

**Bit 0—Program (P):** Selects program mode transition or clearing. Do not set the SWE PSU, EV, PV, or E bit at the same time.

Bit 0 P	Description	
0	Program mode cleared	
1	Transition to program mode	
	[Setting condition]	
	When FWE = 1, SWE = 1, and PSU = 1	

### 17.7.2 Flash Memory Control Register 2 (FLMCR2)

6

7

	FLER	_	_	_	_	_	ESU
Initial value	0	0	0	0	0	0	0
Read/Write	R	_	_	_	_	_	R/W

5

4

2

3

protection (error protection) and performs setup for flash memory program/erase mode is initialized to H'00 by a reset, and in hardware standby mode. The ESU and PSU bits to 0 in software standby mode, hardware protect mode, and software protect mode.

FLMCR2 is an 8-bit register that monitors the presence or absence of flash memory pro-

When on-chip flash memory is disabled, a read will return H'00.

Rev. 4.00 Feb 15, 2006 page 566 of 900

REJ09B0291-0400

Bit



	[Setting condition]
	See section 17.10.3, Error Protection
Bits 6 to	2—Reserved: Read-only bits, always read as 0.
	Erase Setup (ESU): Prepares for a transition to erase mode. Set this bit to 1 be to 1 in FLMCR1. Do not set the SWE, PSU, EV, PV, E, or P bit at the same
	• • • • •
the E bit <b>Bit 1</b>	to 1 in FLMCR1. Do not set the SWE, PSU, EV, PV, E, or P bit at the same
the E bit Bit 1 ESU	to 1 in FLMCR1. Do not set the SWE, PSU, EV, PV, E, or P bit at the same  Description
the E bit  Bit 1  ESU  0	to 1 in FLMCR1. Do not set the SWE, PSU, EV, PV, E, or P bit at the sa  Description  Erase setup cleared

An error has occurred during flash memory programming/erasing

**Bit 0—Program Setup (PSU):** Prepares for a transition to program mode. Set this bit setting the P bit to 1 in FLMCR1. Do not set the SWE, ESU, EV, PV, E, or P bit at the

Description

When FWE = 1, and SWE = 1

[Clearing condition]

1

Bit 0 PSU

0

Reset or hardware standby mode

	•
1	Program setup
	[Setting condition]
	When FWE = 1, and SWE = 1

Program setup cleared

RENESAS

Rev. 4.00 Feb 15, 2006 pag

REJ09

EBR1 and EBR2 are registers that specify the flash memory erase area block by block;
2 in EBR1 and bits 7 to 0 in EBR2 are readable/writable bits. EBR1 and EBR2 are each
to H'00 by a reset, in hardware standby mode and software standby mode, when a low l
input to the FWE pin, and when a high level is input to the FWE pin and the SWE bit in
is cleared to 0. When a bit in EBR1 or EBR2 is set, the corresponding block can be eras
blocks are erase-protected. Blocks are erased separately (in one-block units), so set only
EBR1 or EBR2 (more than one bit cannot be set to 1). To erase all blocks, erase one blocks

time, once after another in sequence. Then on-chip flash memory is disabled (modes 4

EB5

0

R/W

EB4

0

R/W

EB3

0

R/W

EB2

0

R/W

EB1

0

R/W

The flash memory block configuration is shown in table 17.12.

**Table 17.12 Flash Memory Erase Blocks** 

read with return H'00, and writes are disabled.

EBR2

Initial value

Read/Write

EB7

0

R/W

EB6

0

R/W

Block (Size)	Address
EB0 (1 kbyte)	H'000000 to H'0003FF
EB1 (1 kbyte)	H'000400 to H'0007FF
EB2 (1 kbyte)	H'000800 to H'000BFF
EB3 (1 kbyte)	H'000C00 to H'000FFF
EB4 (28 kbytes)	H'001000 to H'007FFF
EB5 (16 kbytes)	H'008000 to H'00BFFF
EB6 (8 kbytes)	H'00C000 to H'00DFFF
EB7 (8 kbytes)	H'00E000 to H'00FFFF
EB8 (32 kbytes)	H'010000 to H'017FFF
EB9 (32 kbytes)	H'018000 to H'01FFFF

Rev. 4.00 Feb 15, 2006 page 568 of 900



versions).

SYSCR2 is initialized to H'00 by a reset and in hardware standby mode.

SYSCR2 is available only in the F-ZTAT version. In the mask ROM and ZTAT versions register cannot be written to and will return an undefined value if read.

**Bits 7 to 4—Reserved:** Read-only bits, always read as 0.

**Bit 3—Flash Memory Control Register Enable (FLSHE):** Controls CPU access to memory control registers (FLMCR1, FLMCR2, EBR1, and EBR2). Setting the FLSH enables read/write access to the flash memory control registers. If FLSHE is cleared to memory control registers are deselected. In this case, the flash memory control register are retained.

Bit 3 FLSHE	Description
0	Flash control registers deselected in area H'FFFFC8 to H'FFFFCB
1	Flash control registers selected in area H'FFFFC8 to H'FFFFCB

**Bits 2 to 0—Reserved:** Read-only bits, always read as 0.

RAMER specifies the area of flash memory to be overlapped with part of RAM when exerciting flash memory programming. RAMER is initialized to H'00 by a reset and in the standby mode. It is not initialized in software standby mode. RAMER settings should be user mode or user program mode.

Flash memory area divisions are shown in table 17.13. To ensure correct operation of the emulation function, the ROM for which RAM emulation is performed should not be actimmediately after this register has been modified. Normal execution of an access immediater register modification is not guaranteed.

Bit 2—RAM Select (RAMS): Specifies selection or non-selection of flash memory en

RAM. When RAMS = 1, all flash memory block are program/erase-protected.

**Bits 7 to 3—Reserved:** These bits are always read as 0.

	, , , , , , , , , , , , , , , , , , , ,		
Bit 2	Decembrion		
RAMS	Description		
0	Emulation not selected		
	Program/erase-protection of all flash memory blocks is disabled		
1	Emulation selected		
	Program/erase-protection of all flash memory blocks is enabled		

**Bits 1 and 0—Flash Memory Area Selection (RAM1, RAM0):** These bits are used to with bit 2 to select the flash memory area to be overlapped with RAM. (See table 17.13

Rev. 4.00 Feb 15, 2006 page 570 of 900 REJ09B0291-0400

RENESAS

H'000800-H'000BFF	EB2 (1 kbyte)	1	1	0	
H'000C00-H'000FFF	EB3 (1 kbyte)	1	1	1	

Notes: To use RAM for flash memory emulation, set the RAME bit of SYSCR to 1.
\*: Don't care




Figure 17.14 Example of Overlap Between Flash Memory Area and RAM (When RAMS = 1, RAM1 = 0, and RAM0 = 1)

#### Mode

Mode Name		CPU Operating Mode	FWE	$MD_2$	MD₁
Boot mode	ode Mode 10 Advanced expanded mode with 1 on-chip ROM enabled		1	0	1
	Mode 11	Advanced single-chip mode	_		
User program mode*1	Mode 14	Advanced expanded mode with on-chip ROM enabled	1*2	1	1
	Mode 15	Advanced single-chip mode	_		

- Notes: 1. Normally, user mode (modes 6 and 7) should be used. Set FWE to 1 to make transition to user program mode (modes 14 and 15) before performing a program/erase/verify operation.
  - 2. Refer to section 17.14, Flash Memory Programming and Erasing Precaution information on programming and clearing FWE.

Rev. 4.00 Feb 15, 2006 page 572 of 900 REJ09B0291-0400

RENESAS

RAM. After the transfer is completed, control branches to the start address of the program of control program area and the programming control program execution state is entered memory programming is performed).

The transferred programming control program must therefore include coding that follow programming algorithm given later.

The system configuration in boot mode is shown in figure 17.15, and the boot program execution procedure in figure 17.16.





Figure 17.15 System Configuration in Boot Mode



are halted. Figure 17.16 Boot Mode Execution Procedure

Rev. 4.00 Feb 15, 2006 page 574 of 900



# Figure 17.17 Measurement of Low Period of Host Transmission Data

When boot mode is initiated, the H8S/2345 MCU measures the low period of the asyr

SCI communication data (H'00) transmitted continuously from the host, see figure 17 transmit/receive format should be set as follows: 8-bit data, 1 stop bit, no parity. The lacalculates the bit rate of the transmission from the host from the measured low period transmits one H'00 byte to the host to indicate the end of bit rate adjustment. The host confirm that this adjustment end indication (H'00) has been received normally, and tra H'55 byte to the MCU. If reception cannot be performed normally, initiate boot mode (reset), and repeat the above operations. Depending on the host's transmission bit rate MCU's system clock frequency, there will be a discrepancy between the bit rates of the

Table 17.15 shows typical host transfer bit rates and system clock frequencies for whi adjustment of the MCU's bit rate is possible. The boot program should be executed w system clock range.

the MCU. To ensure correct SCI operation, the host's transfer bit rate should be set to

# Table 17.15 System Clock Frequencies for which Automatic Adjustment of H8S/Rate is Possible


9600) bps.

Host Bit Rate	System Clock Frequency for which Automatic Adjustr of H8S/2345 Bit Rate is Possible		
9600 bps	8 MHz to 20 MHz		
4800 bps	4 MHz to 20 MHz		

On-Chip RAM Area Divisions in Boot Mode: In boot mode, the 2 kbytes area from to H'FFF3FF is reserved for use by the boot program, as shown in figure 17.18. The a the programming control program is transferred is H'FFF400 to H'FFFBFF. The boot area can be used when the programming control program transferred into RAM enters execution state. A stack area should be set up as required.

Rev. 4.00 Feb 15, 2006 pag





Note: \* The boot program area cannot be used until a transition is made to the executor for the programming control program transferred to RAM. Note that the boot premains stored in this area after a branch is made to the programming control

#### Figure 17.18 RAM Areas in Boot Mode

#### **Notes on Use of User Mode:**

- When the chip comes out of reset in boot mode, it measures the low-level period of
  the SCI's RxD1 pin. The reset should end with RxD1 high. After the reset ends, it t
  approximately 100 states before the chip is ready to measure the low-level period o
  pin.
- In boot mode, if any data has been programmed into the flash memory (if all data i
  flash memory blocks are erased. Boot mode is for use when user program mode is u
  such as the first time on-board programming is performed, or if the program activat
  program mode is accidentally erased.
- Interrupts cannot be used while the flash memory is being programmed or erased.
- The RxD1 and TxD1 pins should be pulled up on the board.
- Before branching to the programming control program (RAM area H'FFF400), the terminates transmit and receive operations by the on-chip SCI (channel 1) (by clear and TE bits in SCR to 0), but the adjusted bit rate value remains set in BRR. The traoutput pin, TxD1, goes to the high-level output state (P31DDR = 1, P31DR = 1).

Rev. 4.00 Feb 15, 2006 page 576 of 900

REJ09B0291-0400

RENESAS

- boot mode status must first be cleared by inputting a reset using the  $\overline{RES}$  pin \*1. In  $\overline{RES}$  pin must be kept low ( $t_{RESW}$ ) for at least 20 states. (See figure 17.38.)
- Do not change the FWE pin and mode pin input levels in boot mode, and do not depin low while the boot program is being executed or while flash memory is being or erased.\*\*2
- reset, the state of ports with multiplexed address functions and bus control output  $\overline{RD}$ ,  $\overline{HWR}$ ,  $\overline{LWR}$ ) will change according to the change in the microcomputer's operate mode\*3.

  Therefore, care must be taken to make pin settings to prevent these pins from become

If the FWE pin or mode pin input levels are changed (for example, from low to his

Therefore, care must be taken to make pin settings to prevent these pins from becoming a reset, or to prevent collision with signals outside the microcommunity.

Notes: 1. FWE pin and mode pin input must satisfy the mode programming setup time.

- 200 ns) with respect to the reset release timing, as shown in figures 17.36 t2. For further information on FWE application and disconnection, see section Flash Memory Programming and Erasing Precautions.
  - 3. See appendix D, Pin States.

#### 17.8.2 User Program Mode

When set to user program mode, the chip can program and erase its flash memory by user program/erase control program. Therefore, on-board reprogramming of the on-ch

necessary.

To select user program mode, select a mode that enables the on-chip flash memory (mand apply a high level to the FWE pin. In this mode, on-chip supporting modules other memory operate as they normally would in modes 6 and 7, see figures 17.37 and 17.3

memory can be carried out by providing on-board means of FWE control and supply programming data, and storing a program/erase control program in part of the program

Zenies as






Figure 17.19 User Program Mode Execution Procedure

Rev. 4.00 Feb 15, 2006 page 578 of 900 REJ09B0291-0400



controls flash memory programming/erasing (the programming control program) should be control of the programming control program. located and executed in on-chip RAM or external memory.

Notes: 1. Operation is not guaranteed if setting/resetting of the SWE, EV, PV, E, and


FLMCR1, and the ESU and PSU bits in FLMCR2, is executed by a progra memory.

- 2. When programming or erasing, set FWE to 1 (programming/erasing will n executed if FWE = 0).
- 3. Perform programming in the erased state. Do not perform additional progr previously programmed addresses.

RENESAS

Rev. 4.00 Feb 15, 2006 pag

REJ09



via software overwrite enable status.

except via software overwrite enable status.

Figure 17.20 Mode Transitions Using Settings of Bits in FLMCR1 and FLM

4. After changing from program mode to program setup status, do not change back to pro

#### 17.9.1 Program Mode

Follow the procedure shown in the program/program-verify flowchart in figure 17.21 to or programs to flash memory. Performing program operations according to this flowch enable data or programs to be written to flash memory without subjecting the device to stress or sacrificing program data reliability. Programming should be carried out 32 byt time.

The wait times  $(x, y, z, \alpha, \beta, \gamma, \epsilon, \eta)$  after bits are set or cleared in flash memory contro and 2 (FLMCR1, FLMCR2) and the maximum number of programming operations (N) in table 20.10.

Rev. 4.00 Feb 15, 2006 page 580 of 900 REJ09B0291-0400

291-0400



Set a value greater than  $(y + z + \alpha + \beta)$  µs as the WDT overflow period. After this, program mode (program setup) is carried out by setting the PSU bit in FLMCR2, and elapse of (y) µs or more, the operating mode is switched to program mode by setting to FLMCR1. The time during which the P bit is set is the flash memory programming time program setting so that the time for one programming operation is within the range of

#### 17.9.2 Program-Verify Mode

the same bits.

In program-verify mode, the data written in program mode is read to check whether it correctly written in the flash memory.

After the elapse of a given programming time, the programming mode is exited (the FELMCR1 is cleared to 0, then the PSU bit in FLMCR2 is cleared to 0 at least ( $\alpha$ )  $\mu$  is the watchdog timer is cleared after the elapse of ( $y + z + \alpha + \beta$ )  $\mu$ s or more, and the opmode is switched to program-verify mode by setting the PV bit in FLMCR1. Before reprogram-verify mode, a dummy write of H'FF data should be made to the addresses to the dummy write should be executed after the elapse of ( $\gamma$ )  $\mu$ s or more. When the flast read in this state (verify data is read in 16-bit units), the data at the latched address is a least ( $\epsilon$ )  $\mu$ s after the dummy write before performing this read operation. Next, the orientent data is compared with the verify data, and reprogram data is computed (see figure and transferred to the reprogram data area. After 32 bytes of data have been verified, werify mode, wait for at least ( $\eta$ )  $\mu$ s, then clear the SWE bit in FLMCR1 to 0. If repronecessary, set program mode again, and repeat the program/program-verify sequence However, ensure that the program/program-verify sequence is not repeated more than

Note: An area in RAM for storing write data (32 bytes) and an area for storing rewribytes) are required.




Figure 17.21 Program/Program-Verify Flowchart

Rev. 4.00 Feb 15, 2006 page 582 of 900



EBR1 or EBR2 at least (x)  $\mu$ s after setting the SWE bit to 1 in FLMCR1. Next, the was is set to prevent overerasing in the event of program runaway, etc. Set a value greater  $\alpha + \beta$ )  $\mu$ s as the WDT overflow period. After this, preparation for erase mode (erase s carried out by setting the ESU bit in FLMCR2, and after the elapse of (y)  $\mu$ s or more, mode is switched to erase mode by setting the E bit in FLMCR1. The time during whis set is the flash memory erase time. Ensure that the erase time does not exceed (z) m

To perform data or program erasure, make a 1 bit setting for the flash memory area to

Note: With flash memory erasing, preprogramming (setting all data in the memory to 0) is not necessary before starting the erase procedure.

#### 17.9.4 Erase-Verify Mode


same way.

In erase-verify mode, data is read after memory has been erased to check whether it has correctly erased.

After the elapse of the erase time, erase mode is exited (the E bit in FLMCR1 is cleared

the ESU bit in FLMCR2 is cleared to 0 at least ( $\alpha$ )  $\mu$ s later), the watchdog timer is cle elapse of ( $\beta$ )  $\mu$ s or more, and the operating mode is switched to erase-verify mode by EV bit in FLMCR1. Before reading in erase-verify mode, a dummy write of H'FF data made to the addresses to be read. The dummy write should be executed after the elaps more. When the flash memory is read in this state (verify data is read in 16-bit units), the latched address is read. Wait at least ( $\epsilon$ )  $\mu$ s after the dummy write before performing operation. If the read data has been erased (all 1), a dummy write is performed to the rand erase-verify is performed. If the read data has not been erased, set erase mode again repeat the erase/erase-verify sequence in the same way. However, ensure that the erase verify sequence is not repeated more than (N) times. When verification is completed, verify mode, and wait for at least ( $\eta$ )  $\mu$ s. If erasure has been completed on all the erase

clear the SWE bit in FLMCR1 to 0. If there are any unerased blocks, make a 1 bit set or EBR2 for the flash memory area to be erased, and repeat the erase/erase-verify sequences.



- 4. Set only one bit in EBR1or EBR2. More than one bit cannot be set.
- 5. Erasing is performed in block units. To erase a number of blocks, the individual blocks must be erased sequentially

Figure 17.22 Erase/Erase-Verify Flowchart (Single-Block Erase)

Rev. 4.00 Feb 15, 2006 page 584 of 900 REJ09B0291-0400



disabled or aborted. Hardware protection is reset by settings in flash memory control is and 2 (FLMCR1, FLMCR2) and erase block registers 1 and 2 (EBR1, EBR2). (See ta

### **Table 17.16 Hardware Protection**

			Function
Item	Description	Program	Erase
FWE pin protection	<ul> <li>When a low level is input to the FWE pin, FLMCR1, FLMCR2 (excluding the FLER bit), EBR1, and EBR2 are initialized, and the program/erase-protected state is entered.</li> </ul>	No	No
Reset/standby protection	<ul> <li>In a reset (including a WDT overflow reset) and in standby mode, FLMCR1, FLMCR2, EBR1, and EBR2 are initialized, and the program/erase-protected state is entered.</li> <li>In a reset via the RES pin, the reset state is not entered unless the RES pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the RES pin low for the RES pulse width (t<sub>RESW</sub>) specified in the AC Characteristics section.</li> </ul>	No	No

Program verify and erase verify modes.

Rev. 4.00 Feb 15, 2006 pag

REJ09

Item	Description	Program	Erase
SWE bit protection	Clearing the SWE bit to 0 in FLMCR1 sets the program/erase-protected state for all blocks.	No	No
	(Execute in on-chip RAM or external memory.)		
Block specification protection	<ul> <li>Erase protection can be set for individual blocks by settings in erase block registers 1 and 2 (EBR1, EBR2).         However, write protection is disabled.</li> <li>Setting EBR1 and EBR2 to H'00 places all blocks in the erase-protected state.</li> </ul>	_	No
Emulation protection	Setting the RAMS bit to 1 in the RAM emulation register (RAMER) places all blocks in the program/erase-protected state.	No	No

**Function** 

Note: \* Program verify and erase verify modes.

Rev. 4.00 Feb 15, 2006 page 586 of 900 REJ09B0291-0400



FLMCR2 and the error protection state is entered. The FLMCR1, FLMCR2, EBR1, a settings are retained, but program mode or erase mode is aborted at the point at which occurred. When the FLER bit is set to 1, it is not possible to re-enter the program mode mode by resetting the P and E bits of FLMCR1. However, setting of the PV and EV b FLMCR1 is enabled, and a transition can be made to verify mode.

FLER bit setting conditions are as follows:

- When flash memory is read during programming/erasing (including a vector read fetch)
- Immediately after exception handling (excluding a reset) during programming/era
- When a SLEEP instruction (including software standby) is executed during programming/erasing
- When the CPU loses the bus during programming/erasing

Error protection is released only by a reset and in hardware standby mode.

Figure 17.23 shows the flash memory state transition diagram.

Rev. 4.00 Feb 15, 2006 pag

REJ09




Figure 17.23 Flash Memory State Transitions

The error protect function has no effect on illegal operations unrelated to the setting co the FLER bit. Also, if a significant amount of time has elapsed before the transition to status, there is a possibility that the data in flash memory may already have become con Consequently, this function is not able to provide complete protection against corruption data in flash memory.

enable (FWE) is being applied and to monitor the internal operation of the microcomputation abnormalities using a watchdog timer, or the like, in order to prevent illegal operations mentioned above. Also, at the point when the transition is made to the protect mode, in the flash memory may be in an erroneously programmed or erased status, or the programmer erasing may be incomplete due to a forced shutdown. In such a case, make sure to force

For this reason, it is necessary to run program and erase algorithms correctly while flas

Rev. 4.00 Feb 15, 2006 page 588 of 900 REJ09B0291-0400

RENESAS

by overwriting parameters and other data in real time. In such cases, making a setting emulation register (RAMER) enables part of RAM to be overlapped onto the flash me so that data to be written to flash memory can be emulated in RAM in real time. After RAMER setting has been made, accesses can be made from the flash memory area or area overlapping flash memory. Emulation can be performed in user mode and user product. Figure 17.24 shows an example of emulation of real-time flash memory program.




Figure 17.24 Flowchart for Flash Memory Emulation in RAM

Rev. 4.00 Feb 15, 2006 pag REJ0






Figure 17.25 Example of RAM Overlap Operation

#### Example in Which Flash Memory Block Area (EB1) is Overlapped

area (EB1) for which real-time programming is required.

1. Set bits RAMS, RAM1, and RAM0 in RAMER to 1, 0, 1, to overlap part of RAM of

- 2. Real-time programming is performed using the overlapping RAM.
- 3. After the program data has been confirmed, the RAMS bit is cleared, releasing RAI
- 4. The data written in the overlapping RAM is written into the flash memory space (E

Notes: 1. When the RAMS bit is set to 1, program/erase protection is enabled for all b

- regardless of the value of RAM1 and RAM0 (emulation protection). In this setting the P or E bit in flash memory control register 1 (FLMCR1) will not transition to program mode or erase mode. When actually programming a fl memory area, the RAMS bit should be cleared to 0.
  - 2. A RAM area cannot be erased by execution of software in accordance with algorithm while flash memory emulation in RAM is being used.
  - 3. Block area EB0 includes the vector table. When performing RAM emulatio vector table is needed by the overlap RAM.

Rev. 4.00 Feb 15, 2006 page 590 of 900



- in the interrupt exception nandling sequence during programming or crashing, the v not be read correctly\*2, possibly resulting in MCU runaway.
  - 3. If interrupt occurred during boot program execution, it would not be possible to ex normal boot mode sequence.

For these reasons, in on-board programming mode alone there are conditions for disal interrupt, as an exception to the general rule. However, this provision does not guaran erasing and programming or MCU operation. All requests, including NMI interrupt, n therefore be restricted inside and outside the MCU when programming or erasing flas NMI interrupt is also disabled in the error-protection state while the P or E bit remains FLMCR1.

- Notes: 1. Interrupt requests must be disabled inside and outside the MCU until the p control program has completed programming. 2. The vector may not be read correctly in this case for the following two rea
  - If flash memory is read while being programmed or erased (while the F set in FLMCR1), correct read data will not be obtained (undetermined
    - be returned). If the interrupt entry in the vector table has not been programmed yet, i exception handling will not be executed correctly.

REJ09

read mode are supported with this device type. In auto-program mode, auto-erase mod status read mode, a status polling procedure is used, and in status read mode, detailed it signals are output after execution of an auto-program or auto-erase operation.

Table 17.18 shows writer mode pin settings.

### **Table 17.18 Writer Mode Pin Settings**

Pin Names	Settings/External Circuit Connection
Mode pins: MD <sub>2</sub> , MD <sub>1</sub> , MD <sub>0</sub>	Low-level input
Mode setting pins: PF <sub>2</sub> , PF <sub>1</sub> , PF <sub>0</sub>	High-level input to PF <sub>2</sub> , low-level input to PF <sub>1</sub>
FWE pin	High-level input (in auto-program and auto-en modes)
STBY pin	High-level input (do not select hardware stan
RES pin	Power-on reset circuit
NMI pin	High-level input (for power-on reset)
XTAL, EXTAL pins	Oscillator circuit
Other pins requiring setting: P2 <sub>3</sub> , P2 <sub>5</sub>	High-level input to P2 <sub>3</sub> and P2 <sub>5</sub>

in writer mode. For pin names in writer mode, see section 1.3.2, Pin Functions in Eacl Mode.

**Table 17.19 Socket Adapter Name** 

		Socket Ad	dapter Name
<b>Product Model</b>	Package Name	Minato Electronics	Data I/O
HD64F2345	100-pin TQFP (TFP-100B)	ME2345ESNF1H	HF234BT
	100-pin TQFP (TFP-100G)	ME2345ESMF1H	HF234GT
	100-pin QFP (FP-100A)	ME2345ESFF1H	HF234AC
	100-pin QFP (FP-100B)	ME2345ESHF1H	HF234BC




Figure 17.26 Memory Map in Writer Mode

Auto-program mode supports programming of 128 bytes at a time. Status polling is confirm the end of auto-programming.

Auto-Erase Mode

Auto-erase mode supports automatic erasing of the entire flash memory. Status poll to confirm the end of auto-erasing.

• Status Read Mode

error occurs.

Status polling is used for auto-programming and auto-erasing, and normal terminati confirmed by reading the FO<sub>6</sub> signal. In status read mode, error information is output

Table 17.20 Settings for Each Operating Mode in Writer Mode

				Pin Names	
Mode	FWE	CE	ŌĒ	WE	FO <sub>0</sub> to FO <sub>7</sub>
Read	H or L	L	L	Н	Data output
Output disable	H or L	L	Н	Н	Hi-Z
Command write	H or L*3	L	Н	L	Data input
Chip disable*1	H or L	Н	Х	Х	Hi-Z

Legend:

H: High level

L: Low level

X: Don't care

Hi-Z: High impedance

Notes: 1. Chip disable is not a standby state; internally, it is an operation state.

- 2. Ain indicates that there is also address input in auto-program mode.
- 3. For command writes when making a transition to auto-program or auto-eras

Rev. 4.00 Feb 15, 2006 page 594 of 900

input a high level to the FWE pin.



### Legend:

RA: Read address

WA: Program address (Write address)

Dout: Read data

Din: Program data

Notes: 1. In memory read mode, the number of cycles depends on the number of ad-

cycles (n).In auto-program mode. 129 cycles are required for command writing by a s 128-byte write.

Rev. 4.00 Feb 15, 2006 pag

REJ0

input voltage						
		V <sub>T+</sub>	2.0	_	3.5	V
		$V_{T+}V_{T-}$	0.4	_	_	V
Output high-level voltage	FO <sub>7</sub> -FO <sub>0</sub>	$V_{OH}$	V <sub>cc</sub> - 0.5	_	_	V I
Output low-level voltage	FO <sub>7</sub> -FO <sub>0</sub>	$V_{oL}$	_	_	0.4	V I
Input leak current	FO <sub>7</sub> -FO <sub>0</sub> , FA <sub>16</sub> -FA <sub>0</sub>	$ I_{\sqcup} $	_	_	2	μΑ
V <sub>cc</sub> current	During read	$I_{cc}$	_	60	89	mΑ
	During programming	I <sub>cc</sub>	_	70	89	mΑ
	During erasing	I <sub>cc</sub>	_	70	89	mA

Note: Refer to the maximum rating for the F-ZTAT version "20.1.1 Absolute Maximum

 $V_{T_{-}}$ 

1.0

V

2.5

If the maximum rating is exceeded, the LSI may be damaged permanently.

## 17.13.4 Memory Read Mode

voltage

Schmitt trigger

means of a command write before the read is executed.
Command writes can be performed in memory read mode, just as in the command version of the command version.

After the end of an auto-program, auto-erase, or status read operation, the command is entered. To read memory contents, a transition must be made to memory read more

- On an enemant wood made has been entered consequities useds can be newformed
- Once memory read mode has been entered, consecutive reads can be performed.
- After power-on, memory read mode is entered.

OE, CE, WE

(L000D0Z01 010



t <sub>ces</sub>	0		ns	
t <sub>dh</sub>	50		ns	
t <sub>ds</sub>	50		ns	
t <sub>wep</sub>	70		ns	
t,		30	ns	
t,		30	ns	
	t <sub>dh</sub>	t <sub>dh</sub> 50 t <sub>ds</sub> 50	t <sub>dh</sub> 50 t <sub>ds</sub> 50 t <sub>wep</sub> 70 t <sub>r</sub> 30	$\begin{array}{cccccccccccccccccccccccccccccccccccc$




Figure 17.27 Memory Read Mode Transition Timing Waveforms






Figure 17.28 Timing Waveforms for CE/OE Enable State Read




Figure 17.29 Timing Waveforms for CE/OE Clocked Read

Rev. 4.00 Feb 15, 2006 page 598 of 900



Data noid time	T <sub>dh</sub>	50		ns	
Data setup time	t <sub>ds</sub>	50		ns	
Write pulse width	t <sub>wep</sub>	70		ns	
WE rise time	t <sub>r</sub>		30	ns	
WE fall time	t,		30	ns	




Figure 17.30 Timing Waveforms when Entering Another Mode from Memory

REJO

Command write cycle	t <sub>nxtc</sub>	20		μs
CE hold time	t <sub>ceh</sub>	0		ns
CE setup time	t <sub>ces</sub>	0		ns
Data hold time	$t_{dh}$	50		ns
Data setup time	t <sub>ds</sub>	50		ns
Write pulse width	t <sub>wep</sub>	70		ns
Status polling start time	t <sub>wsts</sub>	1		ms
Status polling access time	t <sub>spa</sub>		150	ns
Address setup time	t <sub>as</sub>	0		ns
Address hold time	t <sub>ah</sub>	60		ns
Memory write time	t <sub>write</sub>	1	3000	ms
WE rise time	t <sub>r</sub>		30	ns
WE fall time	t <sub>f</sub>		30	ns
Write setup time	t <sub>pns</sub>	100		ns
Write end setup time	t <sub>pnh</sub>	100		ns






Figure 17.31 Auto-Program Mode Timing Waveforms

#### Notes on Use of Auto-Program Mode

identification pin).

• In auto-program mode, 128 bytes are programmed simultaneously. This should be by executing 128 consecutive byte transfers.

A 128-byte data transfer is necessary even when programming fewer than 128 byt

- case, H'FF data must be written to the extra addresses.
  The lower 8 bits of the transfer address must be H'00 or H'80. If a value other than
- The lower 8 bits of the transfer address must be 100 of 180. If a value other than address is input, processing will switch to a memory write operation but a write er flagged.
  Memory address transfer is performed in the second cycle (figure 17.31). Do not processing with a processing will switch to a memory write operation but a write er flagged.
- memory address transfer after the second cycle.
- Do not perform a command write during a programming operation.
  - Perform one auto-programming operation for a 128-byte block for each address.

    Characteristics are not guaranteed for two or more programming operations.
- Characteristics are not guaranteed for two or more programming operations.
   Confirm normal end of auto-programming by checking FO<sub>6</sub>. Alternatively, status of can also be used for this purpose (FO<sub>7</sub> status polling uses the auto-program operation).
- The status polling  $FO_6$  and  $FO_7$  pin information is retained until the next command the next command write is performed, reading is possible by enabling  $\overline{CE}$  and  $\overline{OE}$ .

Rev. 4.00 Feb 15, 2006 pag REJ09



Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t <sub>nxtc</sub>	20		μs	
CE hold time	t <sub>ceh</sub>	0		ns	
CE setup time	t <sub>ces</sub>	0		ns	
Data hold time	t <sub>dh</sub>	50		ns	
Data setup time	t <sub>ds</sub>	50		ns	
Write pulse width	t <sub>wep</sub>	70		ns	
Status polling start time	t <sub>ests</sub>	1		ms	
Status polling access time	t <sub>spa</sub>		150	ns	
Memory erase time	t <sub>erase</sub>	100	40000	ms	
WE rise time	t <sub>r</sub>		30	ns	
WE fall time	t <sub>f</sub>		30	ns	
Erase setup time	t <sub>ens</sub>	100		ns	
Erase end setup time	t <sub>enh</sub>	100		ns	

Rev. 4.00 Feb 15, 2006 page 602 of 900 REJ09B0291-0400






Figure 17.32 Auto-Erase Mode Timing Waveforms

#### Notes on Use of Erase-Program Mode

- Auto-erase mode supports only entire memory erasing.
- Do not perform a command write during auto-erasing.
- Confirm normal end of auto-erasing by checking FO<sub>6</sub>. Alternatively, status read m
  be used for this purpose (FO<sub>7</sub> status polling uses the auto-erase operation end ident
  pin).
- The status polling FO<sub>6</sub> and FO<sub>7</sub> pin information is retained until the next command
  the next command write is performed, reading is possible by enabling \(\overline{CE}\) and \(\overline{OE}\).

#### 17.13.7 Status Read Mode

- Status read mode is used to identify what type of abnormal end has occurred. Use when an abnormal end occurs in auto-program mode or auto-erase mode.
- The return code is retained until a command write for other than status read mode performed.

Rev. 4.00 Feb 15, 2006 pag REJ09



CE setup time	t <sub>ces</sub>	0		ns	
Data hold time	t <sub>dh</sub>	50		ns	
Data setup time	t <sub>ds</sub>	50		ns	
Write pulse width	t <sub>wep</sub>	70		ns	
OE output delay time	t <sub>oe</sub>		150	ns	
Disable delay time	t <sub>df</sub>		100	ns	
CE output delay time	t <sub>ce</sub>		150	ns	
WE rise time	t,		30	ns	
WE fall time	t <sub>f</sub>		30	ns	




Figure 17.33 Status Read Mode Timing Waveforms

Rev. 4.00 Feb 15, 2006 page 604 of 900



end	J. U	enoi. i	ming	enoi. i
Ab	normal	Otherwise: 0	error: 1	Otherwise: 0
end	d: 1		Otherwise: 0	

Note: \* FO<sub>2</sub> and FO<sub>3</sub> are undefined.

make sure to enter the status read mode before powering off the system.

The return commands are undefined immediately after power-on or if the system has

Status Read Mode Usage Note: After the auto-program mode or auto-erase mode ha

The return commands are undefined immediately after power-on or if the system has powered off once.

## 17.13.8 Status Polling

- The FO $_7$  status polling flag indicates the operating status in auto-program or auto-
- The FO<sub>6</sub> status polling flag indicates a normal or abnormal end in auto-program or mode.

#### **Table 17.30 Status Polling Output Truth Table**

Pin Names	Internal Operation in Progress	Abnormal End	_	Nori
FO <sub>7</sub>	0	1	0	1
FO <sub>6</sub>	0	0	1	1
FO <sub>0</sub> to FO <sub>5</sub>	0	0	0	0

Rev. 4.00 Feb 15, 2006 pag REJ0

Otherwise: 0

stabilization time)					
Writer mode setup time	$\mathbf{t}_{bmv}$	10	_	ms	
V <sub>cc</sub> hold time	t <sub>dwn</sub>	0	_	ms	
•					




Figure 17.34 Oscillation Stabilization Time, Writer Mode Setup Time, and Pow Fall Sequence

Rev. 4.00 Feb 15, 2006 page 606 of 900



Notes: 1. The flash memory is initially in the erased state when the device is shipped Technology. For other chips for which the erasure history is unknown, it is

recommended that auto-erasing be executed to check and supplement the i

- (erase) level.
  - 2. Auto-programming in the writer mode should be performed only once for byte write unit block.

It is not possible to write additional data to a 128-byte write unit block that been programmed. To reprogram a block, first use the auto-erase mode the auto-program mode.




Figure 17.35 Reprogramming an Address that has Already Been Program

REJ09

Do not select the HN28F101 setting for the PROM programmer, and only use the speciadapter. Incorrect use will result in damaging the device.

**Powering on and off (see figures 17.36 to 17.38):** Do not apply a high level to the FW  $V_{cc}$  has stabilized. Also, drive the FWE pin low before turning off  $V_{cc}$ .

When applying or disconnecting  $V_{\rm cc}$ , fix the FWE pin low and place the flash memory hardware protection state.

The power-on and power-off timing requirements should also be satisfied in the event of failure and subsequent recovery. If these timing requirements are not satisfied, the microexperience program runaway, possibly resulting in excessive programming and erasing cause the memory cell to no longer operate properly.

**FWE pin application/disconnection (see figures 17.36 to 17.38):** FWE pin application carried out when MCU operation is in a stable condition. If MCU operation is not stable FWE pin low and set the protection state.

The following points must be observed concerning FWE pin application and disconnect

prevent unintentional programming or erasing of flash memory:

• Apply the FWE pin when the  $V_{CC}$  voltage has stabilized within its rated voltage range.

- the FWE pin when oscillation has stabilized (after the oscillation settling time  $t_{osci}$  l elapsed).
- In boot mode, apply and disconnect the FWE pin during a reset.
- In user program mode, the FWE pin can be switched between high and low level re
  the reset state. FWE pin input can also be switched during program execution in fla
- Do not apply the FWE pin if program runaway has occurred.
- Disconnect the FWE pin only when the SWE, ESU, PSU, EV, PV, P, and E bits in
  - Make sure that the SWE, ESU, PSU, EV, PV, P, and E bits are not set by mistake wanning or disconnecting the FWE pin

and FLMCR2 are cleared.

applying or disconnecting the FWE pin.

Rev. 4.00 Feb 15, 2006 page 608 of 900

**~**----

REJ09B0291-0400

RENESAS

device to voltage stress or sacrificing program data reliability. When setting the P or FLMCR1, the watchdog timer should be set beforehand as a precaution against prograetc.

Do not set or clear the SWE bit during program execution in flash memory: Clear bit before executing a program or reading data in flash memory. When the SWE bit is flash memory can be rewritten, but flash memory should only be accessed for verify of (verification during programming/erasing). Similarly, when using the RAM emulation while a high level is being input to the FWE pin, the SWE bit must be cleared before program or reading data in flash memory. However, the RAM area overlapping flash space can be read and written to regardless of whether the SWE bit is set or cleared.

**Do not use interrupts while flash memory is being programmed or erased:** All intrequests, including NMI, should be disabled during FWE application to give priority t program/erase operations (including when RAM is being used to emulate flash memory).

Also, it is necessary to prohibit release of the bus.

board programming, perform only one programming operation on a 32-byte programming block. In writer mode, too, perform only one programming operation on a 128-byte prunit block. Programming should be carried out with the entire programming unit block.

Do not perform additional programming. Erase the memory before reprogramm

Before programming, check that the chip is correctly mounted in the PROM pro Overcurrent damage to the device can result if the index marks on the PROM program socket adapter, and chip are not correctly aligned.

**Do not touch the socket adapter or chip during programming:** Touching either of cause contact faults and write errors.



REJ0




Figure 17.36 Powering On/Off Timing (Boot Mode)

Rev. 4.00 Feb 15, 2006 page 610 of 900






Figure 17.37 Powering On/Off Timing (User Program Mode)




Figure 17.38 Mode Transition Timing (Example: Boot Mode → User Mode ↔ User Program Mode

Rev. 4.00 Feb 15, 2006 page 612 of 900 REJ09B0291-0400

RENESAS

Register	Bit	F–ZTAT Version	Mask-ROM Versior
FLMCR1	FWE	0: Application software running	0: Is not read out
		1: Programming	1: Application softwa

**Status** 

Note: This difference applies to all the F-ZTAT versions and all the mask-ROM version different ROM size.

Rev. 4.00 Feb 15, 2006 pag REJ09



Rev. 4.00 Feb 15, 2006 page 614 of 900 REJ09B0291-0400

RENESAS

speed clock divider, and a bus master clock selection circuit.

#### 18.1.1 Block Diagram

Figure 18.1 shows a block diagram of the clock pulse generator.




Figure 18.1 Block Diagram of Clock Pulse Generator

## 18.2 Register Descriptions

#### 18.2.1 System Clock Control Register (SCKCR)

Bit	:	7	6	5	4	3	2	1
		PSTOP	_	_	_	_	SCK2	SCK1
Initial va	alue :	0	0	0	0	0	0	0
R/W	:	R/W	R/W	_	_	_	R/W	R/W

SCKCR is an 8-bit readable/writable register that performs  $\phi$  clock output control and respeed mode control.

SCKCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized software standby mode.

Bit 7—♦ Clock Output Disable (PSTOP): Controls ♦ output.

	Description							
Bit 7			Software	Hardwa				
PSTOP	Normal Operation	Sleep Mode	Standby Mode	Standby				
0	φ output (initial value)	φ output	Fixed high	High imp				
1	Fixed high	Fixed high	Fixed high	High imp				

Description

**Bit 6—Reserved:** This bit can be read or written to, but only 0 should be written.

**Bits 5 to 3—Reserved:** Read-only bits, always read as 0.

Rev. 4.00 Feb 15, 2006 page 616 of 900



		1	Medium-speed clock is φ/8
1	0	0	Medium-speed clock is φ/16φ
		1	Medium-speed clock is φ/32
	1	_	_

# 18.3 Oscillator

crystal should be used.

Clock pulses can be supplied by connecting a crystal resonator, or by input of an extended

## 18.3.1 Connecting a Crystal Resonator

**Circuit Configuration:** A crystal resonator can be connected as shown in the example 18.2. Select the damping resistance  $R_d$  according to table 18.2. An AT-cut parallel-resonance  $R_d$  according to table 18.2.




Figure 18.2 Connection of Crystal Resonator (Example)

## **Table 18.2 Damping Resistance Value**

Frequency (MHz)	2	4	8	10	12	16
$R_{d}(\Omega)$	1k	500	200	100	0	0

	П	
Ċ	کر	AT-cut parallel-resonance type

Figure 18.3 Crystal Resonator Equivalent Circuit

**Table 18.3 Crystal Resonator Parameters** 

Frequency (MHz)	2	4	8	10	12	16	
$R_s \max (\Omega)$	500	120	80	60	60	50	
C <sub>o</sub> max (pF)	7	7	7	7	7	7	

**Note on Board Design:** When a crystal resonator is connected, the following points sh noted:

Other signal lines should be routed away from the oscillator circuit to prevent induction interfering with correct oscillation. See figure 18.4.

When designing the board, place the crystal resonator and its load capacitors as close a to the XTAL and EXTAL pins.




Figure 18.4 Example of Incorrect Board Design

Rev. 4.00 Feb 15, 2006 page 618 of 900






Figure 18.5 External Clock Input (Examples)

Rev. 4.00 Feb 15, 2006 page

REJO

Item	Symbol	Min	Max	Min	Max	Unit	Conditions
External clock input low pulse width	t <sub>EXL</sub>	40	_	20	_	ns	Figure 18.6
External clock input high pulse width	t <sub>EXH</sub>	40	_	20		ns	_
External clock rise time	t <sub>EXr</sub>	_	10	_	5	ns	
External clock fall time	t <sub>EXf</sub>	_	10	_	5	ns	
Clock low pulse width	t <sub>CL</sub>	0.4	0.6	0.4	0.6	t <sub>cyc</sub>	φ≥5 MHz
level		80	_	80	_	ns	φ < 5 MHz
Clock high pulse width	t <sub>ch</sub>	0.4	0.6	0.4	0.6	t <sub>cyc</sub>	φ≥5 MHz
level		80		80		ns	φ < 5 MHz

Test

ZTAT, mask ROM, and ROMless versions only.




Figure 18.6 External Clock Input Timing

## 18.6 Bus Master Clock Selection Circuit

The bus master clock selection circuit selects the system clock ( $\phi$ ) or one of the mediu clocks ( $\phi$ /2,  $\phi$ /4, or  $\phi$ /8,  $\phi$ /16, and  $\phi$ /32) to be supplied to the bus master, according to of the SCK2 to SCK0 bits in SCKCR.

Rev. 4.00 Feb 15, 2006 pag REJ0

RENESAS

Rev. 4.00 Feb 15, 2006 page 622 of 900 REJ09B0291-0400

RENESAS

modules, and so on.

- (1) High-speed mode
- (2) Medium-speed mode
- (3) Sleep mode
- (4) Module stop mode
- (5) Software standby mode
- (6) Hardware standby mode

Of these, (2) to (6) are power-down modes. Sleep mode is a CPU mode, medium-spec CPU and bus master mode, and module stop mode is an on-chip supporting module mediuncluding bus masters other than the CPU). A combination of these modes can be set

After a reset, the H8S/2345 Group is in high-speed mode.

The H8S/2345 Group operating modes are as follows:

Table 19.1 shows the conditions for transition to the various modes, the status of the C supporting modules, etc., and the method of clearing each mode.

mode			_	•		speed*1	
Sleep mode	Instruction	Interrupt	Functions	Halted	Retained	High speed	Functions
Module stop mode	Control regist	er	Functions	High/ medium speed	Functions	Halted	Retained/ reset*2
Software standby mode	Instruction	External interrupt	Halted	Halted	Retained	Halted	Retained/ reset*2
Hardware standby mode	Pin		Halted	Halted	Undefined	Halted	Reset

Notes: 1. The bus master operates on the medium-speed clock, and other on-chip sup modules on the high-speed clock. 2. The SCI and A/D converter are reset, and other on-chip supporting modules

Power-down modes are controlled by the SBYCR, SCKCR, and MSTPCR registers. Ta

state.

#### 19.1.1 **Register Configuration**

summarizes these registers.

Table 19.2 Power-Down Mode Registers

Abbreviation	R/W	Initial Value	A
SBYCR	R/W	H'08	H'
SCKCR	R/W	H'00	H'
MSTPCRH	R/W	H'3F	H'
MSTPCRL	R/W	H'FF	H'
	SBYCR SCKCR MSTPCRH	SBYCR R/W SCKCR R/W MSTPCRH R/W	SBYCR         R/W         H'08           SCKCR         R/W         H'00           MSTPCRH         R/W         H'3F

Abbreviation

**Initial Value** 

Lower 16 bits of the address.

Rev. 4.00 Feb 15, 2006 page 624 of 900 REJ09B0291-0400

Note:

RENESAS

SBYCR is an 8-bit readable/writable register that performs software standby mode co

SBYCR is initialized to H'08 by a reset and in hardware standby mode. It is not initial software standby mode.

Bit 7—Software Standby (SSBY): Specifies a transition to software standby mode. I to 1 when software standby mode is released by an external interrupt, and a transition normal operation. The SSBY bit should be cleared by writing 0 to it.

Bit 7	
SSBY	Description
0	Transition to sleep mode after execution of SLEEP instruction

external clock, any selection\* can be made.

1

Bits 6 to 4—Standby Timer Select 2 to 0 (STS2 to STS0): These bits select the time waits for the clock to stabilize when software standby mode is cleared by an external With crystal oscillation, refer to table 19.4 and make a selection according to the oper

Transition to software standby mode after execution of SLEEP instruction

The 16-state standby time cannot be used in the F-ZTAT version; a standb 8192 states or longer should be used.

frequency so that the standby time is at least 8 ms (the oscillation stabilization time).

Rev. 4.00 Feb 15, 2006 pag

REJ09

		1	Standby time = 262144 states
	1	0	Reserved
		1	Standby time = 16 states*
Note: *	Not use	ed on the	F-ZTAT version.

Bit 3—Output Port Enable (OPE): Specifies whether the output of the address bus an control signals ( $\overline{\text{CS0}}$  to  $\overline{\text{CS3}}$ ,  $\overline{\text{AS}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{HWR}}$ ,  $\overline{\text{LWR}}$ ) is retained or set to the high-imped in software standby mode.

# Bit 3

OPE	Description
0	In software standby mode, address bus and bus control signals are high-in
1	In software standby mode, address bus and bus control signals retain outp

Bits 2 and 1—Reserved: Read-only bits, always read as 0.

**Bit 0—Reserved:** This bit can be read or written to, but only 0 should be written.



SCKCR is an 8-bit readable/writable register that performs  $\phi$  clock output control and speed mode control.

SCKCR is initialized to H'00 by a reset and in hardware standby mode. It is not initial software standby mode.

Description

Fixed high

Hardwar Mode

High imp

High imp

Bit 7—\$\phi\$ Clock Output Disable (PSTOP): Controls \$\phi\$ output.

Bit 7	Normal Operating		Software Standby
PSTOP	Mode	Sleep Mode	Mode
0	φ output (initial value)	φ output	Fixed high

**Bits 6—Reserved:** This bit can be read or written to, but only 0 should be written.

Bits 2 to 0—System Clock Select (SCK2 to SCK0): These bits select the clock for the

Fixed high

**Bits 5 to 3—Reserved:** Read-only bits, always read as 0.

Fixed high

1

1

master.			
Bit 2	Bit 1	Bit 0	
SCK2	SCK1	SCK0	Description
0	0	0	Bus master in high-speed mode

sit 2	Bit 1	Bit 0	
CK2	SCK1	SCK0	Description
	0	0	Bus master in high-speed mode
		1	Medium-speed clock is φ/2
	1	0	Medium-speed clock is φ/4
		1	Medium-speed clock is φ/8
	0	0	Medium-speed clock is φ/16
		1	Medium-speed clock is φ/32
	1	_	_

MSTPCR is a 16-bit readable/writable register that performs module stop mode control

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not in software standby mode.

**Bits 15 to 0—Module Stop (MSTP 15 to MSTP 0):** These bits specify module stop matable 19.3 for the method of selecting on-chip supporting modules.

### Bits 15 to 0

MSTP15 to MSTP0	Description	
0	Module stop mode cleared	
1	Module stop mode set	

# 19.3 Medium-Speed Mode

When the SCK2 to SCK0 bits in SCKCR are set to 1, the operating mode changes to me speed mode as soon as the current bus cycle ends. In medium-speed mode, the CPU operating clock ( $\phi$ /2,  $\phi$ /4,  $\phi$ /8,  $\phi$ /16, or  $\phi$ /32) specified by the SCK2 to SCK0 bits. To masters other than the CPU (the DTC) also operate in medium-speed mode. On-chip sum odules other than the bus masters always operate on the high-speed clock ( $\phi$ ).

In medium-speed mode, a bus access is executed in the specified number of states with the bus master operating clock. For example, if  $\phi/4$  is selected as the operating clock, o memory is accessed in 4 states, and internal I/O registers in 8 states.

Medium-speed mode is cleared by clearing all of bits SCK2 to SCK0 to 0. A transition high-speed mode and medium-speed mode is cleared at the end of the current bus cycle

If a SLEEP instruction is executed when the SSBY bit in SBYCR is cleared to 0, a tran made to sleep mode. When sleep mode is cleared by an interrupt, medium-speed mode

Rev. 4.00 Feb 15, 2006 page 628 of 900

REJ09B0291-0400



Figure 19.1 shows the timing for transition to and clearance of medium-speed mode.




Figure 19.1 Medium-Speed Mode Transition and Clearance Timing

### 19.4 **Sleep Mode**

If a SLEEP instruction is executed when the SSBY bit in SBYCR is cleared to 0, the sleep mode. In sleep mode, CPU operation stops but the contents of the CPU's interna are retained. Other supporting modules do not stop.

Sleep mode is cleared by a reset or any interrupt, and the CPU returns to the normal p execution state via the exception handling state. Sleep mode is not cleared if interrupt disabled, or if interrupts other than NMI are masked by the CPU.

When the STBY pin is driven low, a transition is made to hardware standby mode.

REJ09

Table 19.3 shows MSTP bits and the corresponding on-chip supporting modules.

When the corresponding MSTP bit is cleared to 0, module stop mode is cleared and th starts operating at the end of the bus cycle. In module stop mode, the internal states of other than the SCI and A/D converter are retained.

After reset clearance, all modules other than DTC are in module stop mode.

When an on-chip supporting module is in module stop mode, read/write access to its re disabled.

If a transition is made to sleep mode when all modules are stopped (MSTPCR = H'FFF modules other than the 8-bit timers are stopped (MSTPCR = H'EFFF), operation of the controller and I/O ports is also halted, enabling current dissipation to be further reduced

Rev. 4.00 Feb 15, 2006 page 630 of 900 REJ09B0291-0400

independently.

RENESAS

	MSTP9	A/D converter
	MSTP8	_
MSTPCRL	MSTP7	_
	MSTP6	Serial communication interface (SCI) channel 1
	MSTP5	Serial communication interface (SCI) channel 0
	MSTP4	_
	MSTP3	_
	MSTP2	_
	MSTP1	_
	MSTP0	_
Note: Bits 1:	5. 11. 8. 7. and	4 to 0 can be read or written to, but do not affect o

D/A converter

Note: operatio

**DTC Module Stop:** Depending on the operating status of the DTC, the MSTP14 bit

requested, it will not be possible to clear the CPU interrupt source or the DTC activati

### 19.5.2 **Usage Notes**

set to 1. Setting of the DTC module stop mode should be carried out only when the re module is not activated.

For details, refer to section 7, Data Transfer Controller.

On-Chip Supporting Module Interrupt: Relevant interrupt operations cannot be pe module stop mode. Consequently, if module stop mode is entered when an interrupt l

Writing to MSTPCR: MSTPCR should only be written to by the CPU.

Interrupts should therefore be disabled before entering module stop mode.



Rev. 4.00 Feb 15, 2006 pag

REJ09

address bus and bus control signals are placed in the high-impedance state or retain the state can be specified by the OPE bit in SBYCR.

In this mode the oscillator stops, and therefore power dissipation is significantly reduced

# 19.6.2 Clearing Software Standby Mode

means of the RES pin or STBY pin.

Software standby mode is cleared by an external interrupt (NMI pin, or pins  $\overline{IRQO}$  to  $\overline{IR}$ 

# • Clearing with an interrupt

When an NMI or IRQ0 to IRQ2 interrupt request signal is input, clock oscillation signafter the elapse of the time set in bits STS2 to STS0 in SYSCR, stable clocks are suggested the entire H8S/2345 Group chip, software standby mode is cleared, and interrupt exhandling is started.

When clearing software standby mode with an IRQ0 to IRQ2 interrupt, set the correenable bit to 1 and ensure that no interrupt with a higher priority than interrupts IRC is generated. Software standby mode cannot be cleared if the interrupt has been made CPU side or has been designated as a DTC activation source.

# • Clearing with the RES pin

When the  $\overline{RES}$  pin is driven low, clock oscillation is started. At the same time as closcillation starts, clocks are supplied to the entire H8S/2345 Group chip. Note that pin must be held low until clock oscillation stabilizes. When the  $\overline{RES}$  pin goes high

• Clearing with the STBY pin

begins reset exception handling.

When the  $\overline{STBY}$  pin is driven low, a transition is made to hardware standby mode.

Rev. 4.00 Feb 15, 2006 page 632 of 900

REJ09B0291-0400



**Table 19.4 Oscillation Stabilization Time Settings** 

3132	3131	3130	Standby Time	IVITZ	IVITZ	IVITIZ	IVITIZ	IVITIZ	IVITIZ	IVITIZ
0	0	0	8192 states	0.41	0.51	0.68	8.0	1.0	1.3	2.0
		1	16384 states	0.82	1.0	1.3	1.6	2.0	2.7	4.1
	1	0	32768 states	1.6	2.0	2.7	3.3	4.1	5.5	8.2
		1	65536 states	3.3	4.1	5.5	6.6	8.2	10.9	16.4
1	0	0	131072 states	6.6	8.2	10.9	13.1	16.4	21.8	32.8
		1	262144 states	13.1	16.4	21.8	26.2	32.8	43.6	65.6
	1	0	Reserved	_	_	_	_	_	_	_
		1	16 states	0.8	1.0	1.3	1.6	2.0	2.7	4.0

20

16

12

10

: Recommended time setting

STS2 STS1 STS0 Standby Time

**Using an External Clock:** Any value can be set. Normally, use of the minimum time recommended.\*

Note: \* The 16-state standby time cannot be used in the F-ZTAT version; a standb 8192 states or longer should be used.

# 19.6.4 Software Standby Mode Application Example

Figure 19.2 shows an example in which a transition is made to software standby mode falling edge on the NMI pin, and software standby mode is cleared at the rising edge opin.

In this example, an NMI interrupt is accepted with the NMIEG bit in SYSCR cleared edge specification), then the NMIEG bit is set to 1 (rising edge specification), the SSE to 1, and a SLEEP instruction is executed, causing a transition to software standby more

Software standby mode is then cleared at the rising edge on the NMI pin.

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ09




Figure 19.2 Software Standby Mode Application Example

# 19.6.5 Usage Notes

**I/O Port Status:** In software standby mode, I/O port states are retained. If the OPE bit the address bus and bus control signal output is also retained. Therefore, there is no red current dissipation for the output current when a high-level signal is output.

**Current Dissipation during Oscillation Stabilization Wait Period:** Current dissipation increases during the oscillation stabilization wait period.

Rev. 4.00 Feb 15, 2006 page 634 of 900 REJ09B0291-0400

RENESAS

RAM data is retained. I/O ports are set to the high-impedance state.

In order to retain on-chip RAM data, the RAME bit in SYSCR should be cleared to 0 driving the  $\overline{STBY}$  pin low.

Do not change the state of the mode pins  $(MD_2 \text{ to } MD_0)$  while the H8S/2345 Group is standby mode.

Hardware standby mode is cleared by means of the  $\overline{STBY}$  pin and the  $\overline{RES}$  pin. When pin is driven high while the  $\overline{RES}$  pin is low, the reset state is set and clock oscillation Ensure that the  $\overline{RES}$  pin is held low until the clock oscillator stabilizes (at least 8 ms—oscillation stabilization time—when using a crystal oscillator). When the  $\overline{RES}$  pin is s driven high, a transition is made to the program execution state via the reset exception state.

## 19.7.2 Hardware Standby Mode Timing

Figure 19.3 shows an example of hardware standby mode timing.

When the  $\overline{STBY}$  pin is driven low after the  $\overline{RES}$  pin has been driven low, a transition hardware standby mode. Hardware standby mode is cleared by driving the  $\overline{STBY}$  pin for the oscillation stabilization time, then changing the  $\overline{RES}$  pin from low to high.



Figure 19.3 Hardware Standby Mode Timing (Example)

### 

Output of the  $\phi$  clock can be controlled by means of the PSTOP bit in SCKCR, and DE corresponding port. When the PSTOP bit is set to 1, the  $\phi$  clock stops at the end of the and  $\phi$  output goes high.  $\phi$  clock output is enabled when the PSTOP bit is cleared to 0. Very for the corresponding port is cleared to 0,  $\phi$  clock output is disabled and input port mode. Table 19.5 shows the state of the  $\phi$  pin in each processing state.

Table 19.5 ♦ Pin State in Each Processing State

DDR	0	1				
PSTOP	_	0				
Hardware standby mode		High impedance				
Software standby mode	High impedance	Fixed high				
Sleep mode	High impedance	φ output	Fixe			
Normal operating state	High impedance	φ output	Fixe			

Rev. 4.00 Feb 15, 2006 page 636 of 900 REJ09B0291-0400



**Table 20.1 Absolute Maximum Ratings** 

Item	Symbol	Value
Power supply voltage	V <sub>cc</sub>	-0.3 to +7.0
Input voltage (FWE)*1	V <sub>in</sub>	$-0.3$ to $V_{cc}$ +0.3
Input voltage (except port 4)	V <sub>in</sub>	$-0.3$ to $V_{cc}$ +0.3
Input voltage (port 4)	V <sub>in</sub>	-0.3 to AV <sub>cc</sub> +0.3
Reference voltage	$V_{ref}$	-0.3 to AV <sub>cc</sub> +0.3
Analog power supply voltage	AV <sub>cc</sub>	-0.3 to +7.0
Analog input voltage	V <sub>AN</sub>	-0.3 to AV <sub>cc</sub> +0.3
Operating temperature	T <sub>opr</sub>	Regular specifications: -20 to +75*2
		Wide-range specifications: -40 to +85
Storage temperature	$T_{stg}$	-55 to +125

Caution: Permanent damage to the chip may result if absolute maximum rating are ex

- Notes: 1. Never apply 12 V to any of the pins. Doing so could permanently damage t 2. The operating temperature range for flash memory programming/erase operations are supplied to the control of   - $T_a = 0$  to +75°C (regular specifications),  $T_a = 0$  to +85°C (wide-range specif

Rev. 4.00 Feb 15, 2006 pag

REJ09

	Port 4		2.0	_
Input low voltage	RES, STBY, MD <sub>2</sub> to MD <sub>0</sub> , FWE	V <sub>IL</sub>	-0.3	_
	NMI, EXTAL, Ports 1, 3, 4, A to G		-0.3	-
Output high	All output pins	$V_{OH}$	$V_{cc} - 0.5$	_
voltage			3.5	_
Output low	All output pins	$V_{oL}$	_	_
voltage	Ports 1, A to C	_	_	_
Input	RES	I <sub>in</sub>	_	_
leakage current	$\overline{\text{STBY}}$ , NMI, MD <sub>2</sub> to MD <sub>0</sub> , FWE		_	_
	Port 4	_	_	_
Three-state leakage current (off state)	Ports 1 to 3, A to G	I <sub>TSI</sub>	_	_

**Symbol** 

 $\overline{V_T^+ - V_T^-}$ 

 $V_{T}^{-}$ 

 $V_{T}^{+}$ 

 $V_{II}$ 

Min

1.0

0.4

2.0

 $V_{cc} - 0.7$ 

 $V_{cc} \times 0.7$ 

Тур

Max

 $V_{cc} \times 0.7$ 

 $V_{cc} + 0.3$ 

 $V_{cc} + 0.3$ 

 $V_{cc} + 0.3$ 

0.5

8.0

0.4

1.0

10.0

1.0

1.0

1.0

 $AV_{cc}$  + 0.3 V

Item

Schmitt

voltage

voltage

Input high

trigger input

Port 2,

IRQ0 to IRQ7

RES, STBY,

NMI, MD<sub>2</sub> to MD<sub>0</sub>, FWE EXTAL

Ports 1, 3,

A to G

Rev. 4.00 Feb 15, 2006 page 638 of 900 REJ09B0291-0400

μA

μΑ

\_\_\_\_

 $I_{OH} = -2$ 

 $I_{OH} = -1$ 

 $\frac{I_{OL} = 1.6}{I_{OL} = 10}$ 

 $V_{in} =$ 

 $V_{in} = 0.5 \text{ to } A$ 

 $V_{in} =$ 

0.5 to V

0.5 to V

Test Co

Unit

٧

V

٧

٧

٧

V

٧

٧

V V

V

V

μΑ

μΑ

Referer current		During A/D and D/A conversion	Al <sub>cc</sub>	_	1.9 (5.0 V)	3.0	mA	$V_{ref} = \xi$
		Idle		_	0.01	5.0	μΑ	_
RAM s	tan	dby voltage	$V_{\scriptscriptstyle{RAM}}$	2.0	_	_	V	
Notes:	1.	If the A/D and D/A	converters	are not use	d, do no	ot leave the	AV <sub>cc</sub> , A	AV <sub>ss</sub> , an
		open.						
		$\overline{\text{Connect}}  \text{AV}_{\text{cc}}  \text{and}$	$V_{ref}$ to $V_{cc}$ , a	and connec	t AV <sub>ss</sub> to	V <sub>ss</sub> .		
	2.	Current dissipation values are for $V_{IH}$ min = $V_{CC}$ –0.5 V and $V_{IL}$ max = 0.5 V pins unloaded and the on-chip pull-up transistors in the off state.						
	3.	The values are for	$V_{RAM} \leq V_{CC}$	< 4.5V, V <sub>⊪</sub> r	nin = V <sub>c</sub>	$_{\rm c}$ $ imes$ 0.9, and	d V <sub>⊩</sub> ma	x = 0.3
		$I_{cc}$ depends on $V_{cc}$			Ü	-	:=	
		$I_{cc}$ max = 1.0 (mA)	+ 0.80 (mA	$V(MHz \times V)$	$) \times V_{cc} \times$	f [normal r	node]	
		$I_{cc}^{oo}$ max = 1.0 (mA)	+ 0.65 (mA	$V(MHz \times V)$	$) \times V_{cc} \times$	f [sleep m	ode]	

and INIVII

Normal

operation Sleep mode

Standby

mode\*3

memory

erase

Idle

During flash

programming/

During A/D

and D/A conversion

Current

Analog

power

supply current

dissipation\*2

I\_CC \*4

Al<sub>cc</sub>

89

73

5.0

20

89

2.0

5.0

60

40

(5.0 V)

(5.0 V)

0.01

70

8.0

(5.0 V)

0.01

RENESAS

(5.0 V)

f = 20

f = 20

 $T_a \le 50$ 

50°C <

0°C ≤

f = 20

mΑ

mΑ

μΑ

mΑ

mΑ

μΑ

Rev. 4.00 Feb 15, 2006 pag

REJ09

Permissible output low current (total)	Total of 28 pins including ports 1 and A to C	$\sum$ I <sub>OL</sub>	_	_	80
	Total of all output pins, including the above		_	_	120
Permissible output high current (per pin)	All output pins	-I <sub>OH</sub>	_	_	2.0
Permissible output high current (total)	Total of all output pins	$\Sigma$ – $\mathbf{I}_{\mathrm{OH}}$	_	_	40

Notes: 1. To protect chip reliability, do not exceed the output current values in table 202. When driving a darlington pair or LED directly, always insert a current-limitin the output line, as show in figures 20.1 and 20.2.




Figure 20.1 Darlington Pair Drive Circuit (Example)






Figure 20.2 LED Drive Circuit (Example)

#### 20.1.3 **AC Characteristics**

Figure 20.3 show, the test conditions for the AC characteristics.




Figure 20.3 Output Load Circuit

Clock low pulse width	t <sub>CL</sub>	20	_
Clock rise time	t <sub>Cr</sub>	_	5
Clock fall time	t <sub>Cf</sub>	_	5
Clock oscillator setting time at reset (crystal)	t <sub>osc1</sub>	10	_
Clock oscillator setting time in software standby (crystal)	t <sub>osc2</sub>	8	_
External clock output stabilization delay time	t <sub>DEXT</sub>	500	_

 $\mathbf{t}_{\mathrm{cyc}}$ 

 $\mathbf{t}_{_{\mathrm{CH}}}$ 

50

20

500

ns

ns

ns

ns

ns

ms

ms

μs

Figure

Figure

Figure

Figure

Clock cycle time

Clock high pulse width

RES setup time	t <sub>ress</sub>	200	_	ns	Figure
RES pulse width	t <sub>RESW</sub>	20	_	t <sub>cyc</sub>	
NMI reset setup time	t <sub>NMIRS</sub>	200	_	ns	
NMI reset hold time	t <sub>NMIRH</sub>	200	_	ns	
Mode programming setup time	t <sub>MDS</sub>	200	_	ns	
NMI setup time	t <sub>NMIS</sub>	150	_	ns	Figure
NMI hold time	t <sub>nmih</sub>	10	_	ns	
NMI pulse width (exiting software standby mode)	t <sub>NMIW</sub>	200	_	ns	
IRQ setup time	t <sub>IRQS</sub>	150	_	ns	
IRQ hold time	t <sub>IRQH</sub>	10	_	ns	
IRQ pulse width (exiting software standby mode)	t <sub>IRQW</sub>	200	_	ns	

Address delay time	$t_{\scriptscriptstyleAD}$	_	20	ns	Figure
Address setup time	t <sub>AS</sub>	$0.5 \times t_{\text{cyc}} - 15$	_	ns	Figure
Address hold time	t <sub>AH</sub>	$0.5 \times t_{\scriptscriptstyle  ext{cyc}} - 10$	_	ns	
CS delay time 1	t <sub>CSD1</sub>	_	20	ns	
AS delay time	t <sub>ASD</sub>	_	20	ns	
RD delay time 1	t <sub>RSD1</sub>	_	20	ns	
RD delay time 2	t <sub>RSD2</sub>	_	20	ns	
CAS delay time	t <sub>CASD</sub>	_	20	ns	
Read data setup time	t <sub>RDS</sub>	15	_	ns	
Read data hold time	t <sub>RDH</sub>	0	_	ns	
Read data access time 1	t <sub>ACC1</sub>	_	$1.0 \times t_{\text{cyc}} - 25$	ns	
Read data access time 2	t <sub>ACC2</sub>	_	$1.5 \times t_{\text{cyc}} - 25$	ns	
Read data access time 3	t <sub>ACC3</sub>	_	$2.0 \times t_{\scriptscriptstyle  ext{cyc}} - 25$	ns	
Read data access time 4	t <sub>ACC4</sub>	_	$2.5 \times t_{\text{cyc}} - 25$	ns	
Read data access time 5	t <sub>ACC5</sub>	_	$3.0  imes t_{\scriptscriptstyle  ext{cyc}} - 25$	ns	
WR delay time 1	t <sub>wrd1</sub>	_	20	ns	
WR delay time 2	$\mathbf{t}_{_{\mathrm{WRD2}}}$	_	20	ns	
WR pulse width 1	t <sub>wsw1</sub>	$1.0 \times t_{\scriptscriptstyle  ext{cyc}} - 20$	_	ns	
WR pulse width 2	t <sub>wsw2</sub>	$1.5 \times t_{\text{cyc}} - 20$	_	ns	
Write data delay time	t <sub>wdd</sub>	_	30	ns	
Write data setup time	t <sub>wds</sub>	$0.5 \times t_{\scriptscriptstyle  ext{cyc}} - 20$	_	ns	
Write data hold time	$\mathbf{t}_{_{\mathrm{WDH}}}$	$0.5  imes t_{\scriptscriptstyle cyc} - 10$	_	ns	
WAIT setup time	t <sub>wrs</sub>	30	_	ns	Figure
WAIT hold time	t <sub>wth</sub>	5	_	ns	
BREQ setup time	t <sub>BRQS</sub>	30	_	ns	Figure
BACK delay time	t <sub>BACD</sub>	_	15	ns	
Bus-floating time	t <sub>BZD</sub>	_	50	ns	

Rev. 4.00 Feb 15, 2006 page 644 of 900 REJ09B0291-0400 RENESAS

	Timer clock inpu	ut setup time	$t_{\scriptscriptstyleTMCS}$	30
	Timer clock	Single edge	t <sub>rmcwh</sub>	1.5
	pulse width	Both edges	t <sub>TMCWL</sub>	2.5
SCI	Input clock	Asynchronous	t <sub>Scyc</sub>	4
	cycle	Synchronous		6
	Input clock pulse	e width	t <sub>sckw</sub>	0.4
	Input clock rise	t <sub>scKr</sub>	_	
	Input clock fall time			_
	Transmit data delay time		t <sub>TXD</sub>	_
	Receive data se (synchronous)	t <sub>RXS</sub>	50	
	Receive data ho (synchronous)	t <sub>RXH</sub>	50	
A/D converter	Trigger input se	t <sub>TRGS</sub>	30	

Symbol

 $\mathbf{t}_{\scriptscriptstyle{\mathrm{PWD}}}$ 

 $\mathbf{t}_{\mathtt{PRS}}$ 

 $t_{PRH}$ 

 $t_{TOCD}$ 

 $\mathbf{t}_{\scriptscriptstyle\mathsf{TICS}}$ 

 $t_{\text{TCKS}}$ 

 $t_{\text{TCKWH}}$ 

 $\mathbf{t}_{_{\mathsf{TCKWL}}}$ 

 $\mathbf{t}_{\scriptscriptstyle{\mathsf{TMOD}}}$ 

 $t_{\text{TMRS}}$ 

RENESAS

Mın

30

30

30

30

1.5

2.5

30

мах

50

50

50

0.6

1.5

1.5

50

Unit

ns

ns

ns

 $\mathbf{t}_{\text{cyc}}$ 

ns

ns ns

 $\mathbf{t}_{\text{cyc}}$ 

 $\mathbf{t}_{\text{\tiny cyc}}$ 

 $\boldsymbol{t}_{_{\text{Scyc}}}$ 

 $t_{cyc}$ 

ns ns

ns

ns

Rev. 4.00 Feb 15, 2006 pag

C

F

F

F

F

F

F

F

F

REJ09

Item

TPU

I/O port

Output data delay time

Input data setup time

Input data hold time

Timer output delay time

Timer input setup time

Timer clock

pulse width

8-bit timer Timer output delay time

Timer clock input setup time

Timer reset input setup time

Single edge

Both edges

Resolution	10	10	10	bit
Conversion time	_	_	6.7	μs
Analog input capacitance	_	_	20	pF
Permissible signal-source	_	_	10*1	k۵
impedance	_	_	5*2	
Nonlinearity error	_	_	±3.5	LS
Offset error	_	_	±3.5	LS
Full-scale error	_	_	±3.5	LS
Quantization	_	_	±0.5	LS
Absolute accuracy	_	_	±4.0	LS

Min

Тур

Max

Ur

Notes: 1. φ ≤ 12 MHz

Item

φ ≤ 12 MHz
 φ > 12 MHz

Rev. 4.00 Feb 15, 2006 page 646 of 900 REJ09B0291-0400

RENESAS

Item	Min	Тур	Max	Unit	Test Con
Resolution	8	8	8	bit	
Conversion time	_	_	10	μs	20-pF cap
Absolute accuracy	_	±1.0	±1.5	LSB	2-MΩ resi

±1.0

LSB

 $4-M\Omega$  res

wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit
Programming	time*1 *2 *4	t <sub>P</sub>	_	10	200	ms/ 32 bytes
Erase time*1 *	3 *5	t <sub>E</sub>	_	100	1200	ms/bloc
Reprogrammin	ng count	$N_{\text{WEC}}$	_	_	100	Times
Programming	Wait time after setting SWE bit*1	Х	10	_	_	μs
	Wait time after setting PSU bit*1	у	50	_	_	μs
	Wait time after setting P bit*1 *4	Z	150	_	200	μs
	Wait time after clearing P bit*1	α	10	_	_	μs
	Wait time after clearing PSU bit*1	β	10	_	_	μs
	Wait time after setting PV bit*1	γ	4	_	_	μs
	Wait time after H'FF dummy write*1	ε	2	_	_	μs
	Wait time after clearing PV bit*1	η	4	_	_	μs
	Max. number of programmings*1 *4	N	_	_	1000*5	Times
Erase	Wait time after setting SWE bit*1	Х	10	_	_	μs
	Wait time after setting ESU bit*1	у	200	_	_	μs
	Wait time after setting E bit*1 *6	Z	5	_	10	μs
	Wait time after clearing E bit*1	α	10	_	_	μs
	Wait time after clearing ESU bit*1	β	10	_	_	μs
	Wait time after setting EV bit*1	γ	20	_	_	μs
	Wait time after H'FF dummy write*1	ε	2	_	_	μs
	Wait time after clearing EV bit*1	η	5	_	_	μs
	Max. number of erases*1 *6	N	120	_	240	Times
Notes: 1. T	ime settings should be made in a	ccordance	e with t	he proq	ramming/	erase a

otes: 1. Time settings should be made in accordance with the programming/erase al 2. Programming time per 32 bytes. (Indicates the total time the P bit in the flasl control register 1 (FLMCR1) is set. The program verification time is not inclu

Rev. 4.00 Feb 15, 2006 page 648 of 900

verification time is not included.)

REJ09B0291-0400

RENESAS

3. Time to erase one block. (Indicates the total time the E bit in FLMCR1 is set

When z = 10 [ms], N = 120 times

Rev. 4.00 Feb 15, 2006 pag REJ09

Item	Symbol	Value
Power supply voltage	V <sub>cc</sub>	-0.3 to +7.0
Programming voltage*	V <sub>PP</sub>	-0.3 to +13.5
Input voltage (except port 4)	$V_{in}$	$-0.3$ to $V_{cc}$ +0.3
Input voltage (port 4)	V <sub>in</sub>	-0.3 to AV <sub>cc</sub> +0.3
Reference voltage	$V_{ref}$	$-0.3$ to AV $_{\rm cc}$ +0.3
Analog power supply voltage	AV <sub>cc</sub>	-0.3 to +7.0
Analog input voltage	V <sub>AN</sub>	$-0.3$ to AV $_{\rm cc}$ +0.3
Operating temperature	T <sub>opr</sub>	Regular specifications: -20 to +75
		Wide-range specifications: -40 to +85
Storage temperature	T <sub>eta</sub>	-55 to +125

Storage temperature I<sub>stg</sub> -55 to +125

Caution: Permanent damage to the chip may result if absolute maximum rating are exc

Note: \* ZTAT version only.

Rev. 4.00 Feb 15, 2006 page 650 of 900 REJ09B0291-0400



Input low voltage	RES, STBY, MD <sub>2</sub> to MD <sub>0</sub>	$V_{IL}$	-0.3	_
	NMI, EXTAL, Ports 1, 3, 4, A to G		-0.3	_
Output high	All output pins	V <sub>OH</sub>	V <sub>cc</sub> - 0.5	_
voltage			3.5	—
Output low	All output pins	V <sub>oL</sub>	_	_
voltage	Ports 1, A to C	-	_	_
Input	RES	I <sub>in</sub>	_	_
leakage current	STBY, NMI, MD <sub>2</sub> to MD <sub>0</sub>	-	_	_
	Port 4		_	_
Three-state leakage current (off state)	Ports 1 to 3, A to G	I <sub>TSI</sub>	_	_

Symbol

 $\overline{V_T^+ - V_T^-}$ 

 $V_{T}^{-}$ 

 $V_{\tau}^{+}$ 

V<sub>III</sub>

Min

1.0

0.4

2.0

2.0

 $V_{cc} - 0.7$ 

 $V_{cc} \times 0.7$ 

Тур

Max

 $V_{cc} \times 0.7$ 

 $V_{cc} + 0.3$ 

 $V_{cc} + 0.3$ 

 $V_{cc} + 0.3$ 

0.5

8.0

0.4

1.0

10.0

1.0

1.0

1.0

RENESAS

 $AV_{cc} + 0.3 V$ 

Item

Schmitt

voltage

voltage

Input high

trigger input

Port 2,

IRQ0 to IRQ7

RES, STBY,

NMI, MD<sub>2</sub> to MD<sub>0</sub>

**EXTAL** 

A to G Port 4

Ports 1, 3,

Test

Unit

٧

V

٧

٧

٧

٧

٧

٧

V

٧

٧

٧

μΑ

μΑ

μΑ

μΑ

Rev. 4.00 Feb 15, 2006 pag

 $I_{OH} =$ 

 $I_{\rm OH}$  =

 $I_{OL} =$ 

 $I_{OL} =$ 

 $V_{in} =$ 

0.5 to

 $V_{in} =$ 

0.5 to

 $V_{in} =$ 

0.5 to

REJ09

RAM s	tan	dby voltage	$V_{\scriptscriptstyle{RAM}}$	2.0	_	_	V	
Notes:	1.	If the A/D and I	D/A converte	s are not	used, do i	not leave th	ne AV <sub>cc</sub> , AV	ss, and
		open.						
		Connect AV <sub>cc</sub> a	and $V_{ref}$ to $V_{CC}$	, and conr	nect AV <sub>ss</sub>	to V <sub>ss</sub> .		
	2.	Current dissipa pins unloaded a						).5V wi
	3.	The values are						= 0.3 V
		$I_{\rm cc}$ depends on		-			•=	
		$I_{cc} \max = 1.0 \text{ (n)}$	nA) + 0.80 (m	nA/(MHz ×	$(V)) \times V_{cc}$	×f [norma	I mode]	
		$I_{cc} \max = 1.0 \text{ (n)}$	nA) + 0.65 (m	nA/(MHz ×	$(V)) \times V_{cc}$	×f [sleep	mode]	
					00			

 $AI_{cc}$ 

 $AI_{cc}$ 

and MIVII

Normal

operation

Standby

mode\*3

and D/A conversion

Idle

Idle

During A/D

During A/D

conversion

Rev. 4.00 Feb 15, 2006 page 652 of 900

REJ09B0291-0400

and D/A

Sleep mode

f = 20

f = 20

 $T_a \le 5$ 

50°C -

mΑ

mΑ

μΑ

mΑ

μΑ

mΑ

μΑ

60

40

0.01

8.0

0.01

1.9

0.01

RENESAS

(5.0 V)

(5.0 V)

(5.0 V)

(5.0 V)

89

73

5.0

20

2.0

5.0

3.0

5.0

Current

Analog

power

supply current

Reference

current

dissipation\*2

voltage	NMI, MD <sub>2</sub> to MD <sub>0</sub>	V <sub>IH</sub>	$V_{cc} \times 0.9$	_	V <sub>cc</sub> +0.3	V	
	EXTAL	=	$V_{cc} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
	Ports 1, 3, A to G	=	$V_{cc} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
	Port 4	-	$V_{cc} \times 0.7$	_	AV <sub>cc</sub> +0.3	V	_
Input low voltage	RES, STBY, MD <sub>2</sub> to MD <sub>0</sub>	V <sub>IL</sub>	-0.3	_	V <sub>cc</sub> ×0.1	V	
	NMI, EXTAL, Ports 1, 3, 4, A to G	-	-0.3	_	$V_{cc} \times 0.2$	V	V
					0.8	=	٧
Output high	All output pins	V <sub>OH</sub>	V <sub>cc</sub> - 0.5	_	_	V	I,
voltage			V <sub>cc</sub> - 1.0	_	_	V	I,
Output low	All output pins	$V_{oL}$	_	_	0.4	V	I,
voltage	Ports 1, A to C	=	_	_	1.0	V	\
							I, 4 I,
Input	RES	I <sub>in</sub>		_	10.0	μA	\
leakage current	STBY, NMI, MD <sub>2</sub> to MD <sub>0</sub>		_		1.0	μΑ	<u> </u>
	Port 4	-	_	_	1.0	μΑ	\ (
Three-state leakage current (off state)	Ports 1 to 3, A to G	I <sub>TSI</sub>	_	_	1.0	μА	(
					Rev. 4.00 Feb	15 2	2006
					Kev. 4.00 1 6.	110, 2	.000
			RENES	5/2	S		

voltage

Input high

RES, STBY,

		Idle		_	0.01	5.0	μΑ		
RAM s	tan	dby voltage	$V_{\scriptscriptstyle{RAM}}$	2.0	_	_	V		
Notes:	1.	If the A/D and D	/A converte	ers are not	used, do n	ot leave t	he AV <sub>cc</sub> ,		
		open.							
		Connect AV <sub>cc</sub> ar	$^{\rm nd}$ $^{\rm V}_{\rm ref}$ to $^{\rm V}_{\rm o}$	cc, and conr	nect AV <sub>ss</sub> to	o V <sub>ss</sub> .			
	2.	2. Current dissipation values are for $V_{\rm H}$ min = $V_{\rm cc}$ -0.5 V and							
		pins unloaded a	nd the on-	hip pull-up transistors in the off state.					
	3.	The values are f	or $V_{RAM} \leq V$	<sub>cc</sub> < 2.7 V,	V <sub>⊪</sub> min = V	$'_{\rm cc} \times 0.9$ , a	and V <sub>⊩</sub> m		
	4.	$I_{cc}$ depends on $V_{cc}$ and f as follows:							
		$I_{cc}$ max = 1.0 (m	A) + 0.80 (	mA/(MHz ×	$(V) \times V_{cc}$	× f [norma	al mode]		
		$I_{cc}$ max = 1.0 (m	A) + 0.65 (	$mA/(MHz \times$	$(V)) \times V_{cc}$	×f [sleep	mode]		

and MIVII

Normal

operation

Standby

mode\*3

and D/A conversion

Idle

During A/D

During A/D

conversion

Rev. 4.00 Feb 15, 2006 page 654 of 900

REJ09B0291-0400

and D/A

Sleep mode

Current

Analog

power

supply current

Reference

current

dissipation\*2

I\_CC \*4

 $AI_{cc}$ 

 $AI_{cc}$ 

45

37

5.0

20

2.0

5.0

3.0

18

11

(3.0 V)

(3.0 V)

0.01

0.2

0.01

1.2

(3.0 V)

(3.0 V)

f = 10 I

f = 10 I

 $T_a \le 50$ 

50°C <

 $V_{ref} = 3$ 

mΑ

mΑ

μΑ

mΑ

μΑ

mΑ

V not leave the AV<sub>cc</sub>, AV<sub>ss</sub>, and

-0.5 V and  $V_{\parallel}$  max = 0.5V wi

 $V_{cc} \times 0.9$ , and  $V_{\parallel}$  max = 0.3V

RENESAS

Permissible output low current (total)	Total of 28 pins including port 1 and A to C	$\sum$ I <sub>oL</sub>	
	Total of all output pins, including the above	_	
Permissible output high current (per pin)	All output pins	<b>-I</b> <sub>он</sub>	
Permissible output high current (total)	Total of all output pins	$\sum -I_{OH}$	

Notes: 1. To protect chip reliability, do not exceed the output current values in table 2 2. When driving a darlington pair or LED directly, always insert a current-limiti the output line, as show in figures 20.4 and 20.5.




Figure 20.4 Darlington Pair Drive Circuit (Example)

80

120

2.0

40




Figure 20.5 LED Drive Circuit (Example)

# 20.2.3 AC Characteristics

Figure 20.6 show, the test conditions for the AC characteristics.




Figure 20.6 Output Load Circuit

$\phi = 2$ to 20 MHz, $T_a = -20$ to $+/5$ °C (regular specifications),
$T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

= 2 to 20 MHz, $I_a = -20$ to +75°C (regular specifica	u
$=-40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)	

		Cond	ition A	Cond	lition B		
Item	Symbol	Min	Max	Min	Max	Unit	Test
Clock cycle time	t <sub>cyc</sub>	100	500	50	500	ns	Figu
Clock high pulse width	t <sub>ch</sub>	35	_	20	_	ns	<del>_</del>
Clock low pulse width	t <sub>CL</sub>	35	_	20	_	ns	<del></del>
Clock rise time	t <sub>Cr</sub>	_	15	_	5	ns	<del>_</del>
Clock fall time	t <sub>Cf</sub>	_	15	_	5	ns	
Clock oscillator setting time at reset (crystal)	t <sub>osc1</sub>	20	_	10	_	ms	Figu
Clock oscillator setting time in software standby (crystal)	t <sub>osc2</sub>	8	_	8	_	ms	Figu

500

 $\mathbf{t}_{\text{DEXT}}$ 

500

Figure

μs

External clock output

stabilization delay time

 $\phi = 2$  to 20 MHz,  $T_a = -20$  to +/5°C (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

		Cond	dition A	Con	dition B		
Item	Symbol	Min	Max	Min	Max	Unit	Test
RES setup time	t <sub>ress</sub>	200	_	200	_	ns	Figure
RES pulse width	t <sub>RESW</sub>	20	_	20	_	t <sub>cyc</sub>	_
NMI reset setup time	t <sub>NMIRS</sub>	250	_	200	_	ns	_
NMI reset hold time	t <sub>nmirh</sub>	200	_	200	_	ns	=
NMI setup time	t <sub>NMIS</sub>	250	_	150	_	ns	Figure
NMI hold time	t <sub>NMIH</sub>	10	_	10	_	ns	_
NMI pulse width (exiting software standby mode)	t <sub>NMIW</sub>	200	_	200	_	ns	_
IRQ setup time	t <sub>IRQS</sub>	250	_	150	_	ns	_
IRQ hold time	t <sub>IRQH</sub>	10	_	10	_	ns	_
IRQ pulse width (exiting software standby mode)	t <sub>IRQW</sub>	200	_	200	_	ns	_

Rev. 4.00 Feb 15, 2006 page 658 of 900 REJ09B0291-0400



 $\phi$ = 2 to 20 MHz,  $T_a = -20$  to +75°C (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

		Cond	lition A	Cond	lition B		
Item	Symbol	Min	Max	Min	Max	Unit	Test
Address delay time	t <sub>AD</sub>	_	40	_	20	ns	Figu
Address setup time	t <sub>AS</sub>	0.5 ×	_	0.5×	_	ns	Figu
		$t_{\rm cyc} - 30$		$t_{\rm cyc} - 15$			_
Address hold time	$\mathbf{t}_{AH}$	$0.5 \times$	_	$0.5 \times$	_	ns	
		$t_{cyc} - 20$		$t_{cyc} - 10$			_
CS delay time 1	t <sub>CSD1</sub>	_	40	_	20	ns	
AS delay time	t <sub>ASD</sub>		40		20	ns	_
RD delay time 1	t <sub>RSD1</sub>		40	_	20	ns	-
RD delay time 2	t <sub>RSD2</sub>	_	40	_	20	ns	_
CAS delay time	t <sub>CASD</sub>	_	40	_	20	ns	_
Read data setup time	t <sub>RDS</sub>	30	_	15	_	ns	_
Read data hold time	t <sub>RDH</sub>	0	_	0	_	ns	_
Read data access	t <sub>ACC1</sub>	_	1.0 ×	_	1.0×	ns	_
time 1			$t_{cyc} - 50$		$t_{cyc} - 25$		_
Read data access	t <sub>ACC2</sub>	_	1.5 ×	_	1.5×	ns	
time 2			$t_{\rm cyc} - 50$		$t_{\rm cyc} - 25$		_
Read data access	t <sub>ACC3</sub>	_	2.0 ×	_	2.0×	ns	.
time 3			$t_{cyc} - 50$		$t_{cyc} - 25$		_
Read data access	t <sub>ACC4</sub>	_	2.5 ×	_	2.5×	ns	_
time 4			$t_{\rm cyc} - 50$		$t_{\text{cyc}} - 25$		_
Read data access	t <sub>ACC5</sub>	_	3.0 ×	_	3.0 ×	ns	
time 5			$t_{\rm cyc} - 50$		$t_{\text{cyc}} - 25$		

Write data delay time	t <sub>wdd</sub>	_	60	_	30	ns	
Write data setup time	t <sub>wds</sub>	0.5 ×	_	0.5×	_	ns	
		$t_{\rm cyc} - 40$		$t_{\text{cyc}} - 20$			
Write data hold time	t <sub>wdh</sub>	0.5 ×	_	0.5×	_	ns	
		$t_{\rm cyc} - 20$		$t_{\text{cyc}} - 10$			
WAIT setup time	t <sub>wrs</sub>	60	_	30	_	ns	Figure
WAIT hold time	t <sub>wth</sub>	10	_	5	_	ns	
BREQ setup time	t <sub>BRQS</sub>	60	_	30	_	ns	Figure
BACK delay time	t <sub>BACD</sub>	_	30	_	15	ns	_
Bus-floating time	t <sub>BZD</sub>	_	100	_	50	ns	_

Condition B:  $V_{cc} = AV_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{ref} = 4.5 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi$  = 2 to 20 MHz,  $T_a$  = -20 to +75°C (regular specifications),  $T_a$  = -40 to +85°C (wide-range specifications)

Timer

clock pulse

width

Single

edge

Both

edges

 $\mathbf{t}_{\text{\tiny TMCWH}}$ 

 $\mathbf{t}_{\scriptscriptstyle{\mathsf{TMCWL}}}$ 

				Con	dition A	Con	dition B		
Item			Symbol	Min	Max	Min	Max	Unit	Test
I/O port	Output time	data delay	t <sub>PWD</sub>		100	_	50	ns	Figu
	Input da	ata setup	t <sub>PRS</sub>	50	_	30	_	_	
	Input da	ata hold	t <sub>PRH</sub>	50	_	30	_	_	
TPU	Timer o	utput delay	t <sub>TOCD</sub>	_	100	_	50	ns	Figu
	Timer in time	nput setup	t <sub>TICS</sub>	50	_	30	_	_	
	Timer c	lock input me	t <sub>TCKS</sub>	50	_	30	_	ns	Figu
	Timer clock	Single edge	t <sub>TCKWH</sub>	1.5	_	1.5	_	t <sub>cyc</sub>	_
	pulse width	Both edges	t <sub>TCKWL</sub>	2.5	_	2.5	_	_	
8-bit timer	Timer o	utput delay	t <sub>TMOD</sub>	_	100	_	50	ns	Figu
	Timer re	eset input me	t <sub>TMRS</sub>	50	_	30	_	ns	Figu
	Timer c	lock input me	$t_{\text{\tiny TMCS}}$	50	_	30	_	ns	Figu

1.5 1.5  $\mathbf{t}_{_{\mathrm{cyc}}}$ 2.5 2.5

Rev. 4.00 Feb 15, 2006 pag REJ0

	width	SCKW					Scyc	
	Input clock rise time	t <sub>SCKr</sub>	_	1.5	_	1.5	t <sub>cyc</sub>	
	Input clock fall time	t <sub>sckf</sub>	_	1.5	_	1.5		
	Transmit data delay time	t <sub>TXD</sub>	_	100	_	50	ns	Figure
	Receive data setup time (synchronous)	t <sub>RXS</sub>	100	_	50	_	ns	
	Receive data hold time (synchronous)	t <sub>RXH</sub>	100	_	50	_	ns	
A/D converter	Trigger input setup time	t <sub>TRGS</sub>	50	_	30	_	ns	Figure

Rev. 4.00 Feb 15, 2006 page 662 of 900 REJ09B0291-0400

Condition B:  $V_{cc} = AV_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{ref} = 4.5 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2$  to 20 MHz,  $T_a = -20$  to +75°C (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

		Condition	on A		Condition	on B
Item	Min	Тур	Max	Min	Тур	Ma
Resolution	10	10	10	10	10	10
Conversion time	_	_	13.4	_	_	6.7
Analog input capacitance	_	_	20	_	_	20
Permissible signal-source	_	_	10*1	_	_	10*
impedance	_	_	5*2	_	_	5*4
Nonlinearity error	_	_	±7.5	_	_	±3.
Offset error	_	_	±7.5	_	_	±3.
Full-scale error	_	_	±7.5	_	_	±3.
Quantization	_	_	±0.5	_	_	±0.
Absolute accuracy	_	_	±8.0	_	_	±4.

Notes: 1.  $4.0 \text{ V} \le \text{AV}_{cc} \le 5.5 \text{ V}$ 

- 2.  $2.7 \text{ V} \le \text{AV}_{cc} < 4.0 \text{ V}$

Condition B:  $V_{cc} = AV_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{ref} = 4.5 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2$  to 20 MHz,  $T_a = -20$  to  $+75^{\circ}$ C (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

	C	Condition	on A	(	Condition	n B		
Item	Min	Тур	Max	Min	Тур	Max	Unit	Test (
Resolution	8	8	8	8	8	8	bit	
Conversion time	_	_	10	_	_	10	μs	20-pF load
Absolute accuracy	_	±2.0	±3.0	_	±1.0	±1.5	LSB	2-MΩ load
	_	_	±2.0	_	_	±1.0	LSB	4-M $\Omega$ load

Rev. 4.00 Feb 15, 2006 page 664 of 900

REJ09B0291-0400



System of the state of the stat




Figure 20.7 System Clock Timing

**Oscillator Settling Timing:** Figure 20.8 shows the oscillator settling timing.




Figure 20.8 Oscillator Settling Timing






Figure 20.9 Reset Input Timing

Rev. 4.00 Feb 15, 2006 page 666 of 900 REJ09B0291-0400




Figure 20.10 Interrupt Input Timing

## 20.3.3 Bus Timing

The bus timing is shown below.

**Basic Bus Timing (Two-State Access):** Figure 20.11 shows the basic bus timing for state access.

**Basic Bus Timing (Three-State Access):** Figure 20.12 shows the basic bus timing for three-state access.

**Basic Bus Timing (Three-State Access with One Wait State):** Figure 20.13 shows timing for external three-state access with one wait state.

**Burst ROM Access Timing (Two-State Access):** Figure 20.14 shows the burst ROM timing for two-state access.

**Burst ROM Access Timing (One-State Access):** Figure 20.15 shows the burst ROM timing for one-state access.

**External Bus Release Timing:** Figure 20.16 shows the external bus release timing.






Figure 20.11 Basic Bus Timing (Two-State Access)

Rev. 4.00 Feb 15, 2006 page 668 of 900

REJ09B0291-0400






Figure 20.12 Basic Bus Timing (Three-State Access)




Figure 20.13 Basic Bus Timing (Three-State Access with One Wait Stat




Figure 20.14 Burst ROM Access Timing (Two-State Access)




Figure 20.15 Burst ROM Access Timing (One-State Access)




Figure 20.16 External Bus Release Timing

## 20.3.4 Timing for On-Chip Supporting Modules

Figure 20.17 to figure 20.26 show the timings for on-chip peripheral modules.




Figure 20.17 I/O Port Input/Output Timing




Figure 20.18 TPU Input/Output Timing




Figure 20.19 TPU Clock Input Timing




Figure 20.20 8-Bit Timer Output Timing

Rev. 4.00 Feb 15, 2006 page 674 of 900

REJ09B0291-0400

## Figure 20.21 8-Bit Timer Clock Input Timing




Figure 20.22 8-Bit Timer Reset Input Timing




Figure 20.23 WDT Output Timing (ZTAT Version, Mask ROM Version, and ROMless Version Only)




Figure 20.24 SCK Clock Input Timing

Rev. 4.00 Feb 15, 2006 pag

REJ09



Figure 20.25 SCI Input/Output Timing (Clock Synchronous Mode)




Figure 20.26 A/D Converter External Trigger Input Timing

## 20.4 Usage Note

Although the F-ZTAT, ZTAT, mask ROM, and ROMless versions fully meet the electrospecifications listed in this manual, due to differences in the fabrication process, the on ROM, and the layout patterns, there will be differences in the actual values of the electrocharacteristics, the operating margins, the noise margins, and other aspects.

Therefore, if a system is estimated using the F-ZTAT or ZTAT version, a similar evaluation should also be performed using the mask ROM version.

Rev. 4.00 Feb 15, 2006 page 676 of 900

REJ09B0291-0400

(=, (a)	Dodination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Add
_	Subtract
×	Multiply
÷	Divide
^	Logical AND
V	Logical OR
$\oplus$	Logical exclusive OR
$\rightarrow$	Transfer from the operand on the left to the operand on the ri transition from the state on the left to the state on the right
7	Logical NOT (logical complement)
( ) < >	Contents of operand
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length
to R7, E0 to	gisters include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit $_{0}$ E7), and 32-bit registers (ER0 to ER7).
2. The MAC re	egister cannot be used in the H8S/2345 Group.

General register\*1

Destination operand

General register (32-bit register)

Multiply-and-accumulate register (32-bit register)\*2

Rn ERn

MAC (EAd)



REJ0

Rev. 4.00 Feb 15, 2006 page 678 of 900 REJ09B0291-0400

				:	.	.			.						
			<u>n</u> s	를 달	Addressing Mode/ Instruction Length (Bytes)	ssir Le	ng l	를 일 나	e/ 3yte	(S					
		exi8 bns1		~0	kn 1,ERn)	ERn/@ERn+		(Jaʻr	999				Condition	흹	_
	Mnemonic	odO	XX#	Вn	שני שני שE		@9 @			_	Operation	_	I	z	Ν
MOV	MOV.B #xx:8,Rd	В	7			_					#xx:8→Rd8			$\leftrightarrow$	$\leftrightarrow$
	MOV.B Rs,Rd	В		7							Rs8→Rd8			$\leftrightarrow$	$\leftrightarrow$
	MOV.B @ERs,Rd	М		<u> </u>	7						@ERs→Rd8		Ι	$\leftrightarrow$	$\leftrightarrow$
	MOV.B @(d:16,ERs),Rd	В			4	_					@(d:16,ERs)→Rd8		Ι	$\leftrightarrow$	$\leftrightarrow$
	MOV.B @(d:32,ERs),Rd	В			∞						@(d:32,ERs)→Rd8		I	$\leftrightarrow$	$\leftrightarrow$
	MOV.B @ERs+,Rd	В				7					@ERs→Rd8,ERs32+1→ERs32			$\leftrightarrow$	$\leftrightarrow$
	MOV.B @aa:8,Rd	В					2				@aa:8→Rd8		Т	$\leftrightarrow$	$\leftrightarrow$
	MOV.B @aa:16,Rd	В					4				@aa:16→Rd8		Ι	$\leftrightarrow$	$\leftrightarrow$
	MOV.B @aa:32,Rd	В					9				@aa:32→Rd8			$\leftrightarrow$	$\leftrightarrow$
	MOV.B Rs, @ERd	В		- 1	7						Rs8→@ERd		I	$\leftrightarrow$	$\leftrightarrow$
	MOV.B Rs, @ (d:16, ERd)	В			4						Rs8→@(d:16,ERd)		-	$\leftrightarrow$	$\leftrightarrow$
	MOV.B Rs, @ (d:32, ERd)	В			8						Rs8→@ (d:32,ERd)		Т	$\leftrightarrow$	$\leftrightarrow$
	MOV.B Rs, @-ERd	В				7					ERd32-1→ERd32,Rs8→@ERd		Ι	$\leftrightarrow$	$\leftrightarrow$
	MOV.B Rs, @aa:8	В					2				Rs8→@aa:8		Π	$\leftrightarrow$	$\leftrightarrow$
	MOV.B Rs, @aa:16	В					4				Rs8→@aa:16		Τ	$\leftrightarrow$	$\leftrightarrow$
	MOV.B Rs, @aa:32	В					9				Rs8→@aa:32		-	$\leftrightarrow$	$\leftrightarrow$
	MOV.W #xx:16,Rd	>	4								#xx:16→Rd16		Т	$\leftrightarrow$	$\leftrightarrow$
	MOV.W Rs,Rd	>		2							Rs16→Rd16		Τ	$\leftrightarrow$	$\leftrightarrow$
		_	_	_	_	_	_		Ĺ			L	_	•	1

RENESAS

		ŀ										
			<u>n</u>	Ę A	Addressing Mode/ Instruction Length (Bytes)	ssi	l gu	₹ €	₽ €	es)		
		erand Size			ERn	(d,ERn)	-ERn/@ERn+	(a,PC)	@99			S
	Mnemonic		X#	uЫ	-		®	_			Operation	
MOV	MOV.W @(d:16,ERs),Rd	>			7	4					@(d:16,ERs)→Rd16	<u> </u>
	MOV.W @(d:32,ERs),Rd	>				8					@(d:32,ERs)→Rd16	+
	MOV.W @ERs+,Rd	>					7				@ERs→Rd16,ERs32+2→ERs32	<u> </u>
	MOV.W @aa:16,Rd	>					4				@aa:16→Rd16	İ
	MOV.W @aa:32,Rd	3					9				@aa:32→Rd16	İ
	MOV.W Rs,@ERd	8			2						Rs16→@ERd	Ť
	MOV.W Rs,@(d:16,ERd)	>			7	4					Rs16→@(d:16,ERd)	İ
	MOV.W Rs,@(d:32,ERd)	≥									Rs16→@(d:32,ERd)	i
	MOV.W Rs,@-ERd	>					2				ERd32-2→ERd32,Rs16→@ERd	İ
	MOV.W Rs,@aa:16	8					4				Rs16→@aa:16	İ
	MOV.W Rs,@aa:32	>					9				Rs16→@aa:32	Ť
	MOV.L #xx:32,ERd	Г	9								#xx:32→ERd32	Ť
	MOV.L ERS,ERd	_		7							ERs32→ERd32	Ė
	MOV.L @ERs,ERd	_		-	4						@ERs→ERd32	İ
	MOV.L @(d:16,ERs),ERd	L			•	9					@(d:16,ERs)→ERd32	İ
	MOV.L @(d:32,ERs),ERd	_			_	10					@(d:32,ERs)→ERd32	1
	MOV.L @ERs+,ERd	_				_	4				@ERs→ERd32,ERs32+4→@ERs32	<u> </u>
	MOV.L @aa:16,ERd	$\neg$				-	9		_		@aa:16→ERd32	+
	MOV.L @aa:32,ERd	Г					8				@aa:32→ERd32	$^{\perp}$

Rev. 4.00 Feb 15, 2006 page 680 of 900 REJ09B0291-0400

		_	nst	Add	dres	Addressing Mode/ Instruction Length (Bytes)	g N	lode h (E	) yte	s)		
	Mnemonic	Operand Size	XX#	@EKn Kn	(nЯ∃,b)@	-иЯ∃@\иЯ∃-@	@ aa	(Jq,b)@	@ @ 99	_	Operation	<u> </u>
MOV	MOV.L ERs,@ERd	_		4							ERs32→@ERd	
	MOV.L ERs,@(d:16,ERd)	_			9						ERs32→@(d:16,ERd)	_
	MOV.L ERs,@(d:32,ERd)	Г			10	_					ERs32→@(d:32,ERd)	
	MOV.L ERs,@-ERd	_				4					ERd32-4→ERd32,ERs32→@ERd	$\exists$
	MOV.L ERs,@aa:16	_					9				ERs32→@aa:16	$\vdash$
	MOV.L ERs,@aa:32	_					∞				ERs32→@aa:32	T
POP	POP.W Rn	>								2	@SP→Rn16,SP+2→SP	÷
	POP.L ERn	_								4	@SP→ERn32,SP+4→SP	<u> </u>
PUSH	PUSH.W Rn	>								2	SP-2→SP,Rn16→@SP	i
	PUSH.L ERn	_								4	SP-4→SP,ERn32→@SP	T
MQT	LDM @SP+,(ERm-ERn)									4	(@SP→ERn32,SP+4→SP)	+
											Repeated for each register restored	
STM	STM (ERm-ERn), @-SP	_								4	(SP-4→SP,ERn32→@SP)	
											Repeated for each register saved	
MOVFPE	MOVFPE @aa:16,Rd	Can	οt	pe r	sec	. <u>.</u>	the	¥	3/23	345	Cannot be used in the H8S/2345 Group	
MOVTPE	MOVTPE Rs, @aa:16	Can	οt	pe u	sec	.⊑	the	¥	3/23	345	Cannot be used in the H8S/2345 Group	

es)	_								
e/ 3yt	@ @ gg								
lod h (E	@(a,PC)								
g N ngtl	@ 99								
sin Ler	@-ERn/@ERn+								
res	@(d,ERn)								
Addressing Mode/ ruction Length (By	@ERn								
Addressing Mode/ Instruction Length (Bytes)	Вn		2		2		7		
므	XX#	2		4		9		2	
	Operand Size	В	В	M	M	٦	Γ	В	
	Mnemonic	ADD.B #xx:8,Rd	ADD.B Rs,Rd	ADD.W #xx:16,Rd	ADD.W Rs,Rd	ADD.L #xx:32,ERd	ADD.L ERs,ERd	ADDX #xx:8,Rd	
		ADD						ADDX	

Rev. 4.00 Feb 15, 2006 page 682 of 900

(2) Arithmetic Instructions

Operation

Rd8+#xx:8→Rd8 Rd8+Rs8→Rd8

REJ09B0291-0400 RENESAS

<u>-1</u>

ERd32+ERs32→ERd32 ERd32+#xx:32→ERd32

Rd8+#xx:8+C→Rd8 Rd8+Rs8+C→Rd8 ERd32+1→ERd32 ERd32+2→ERd32 ERd32+4→ERd32

В

ADDS #1,ERd ADDS #2,ERd ADDS #4,ERd

ADDS

ADDX Rs,Rd

Rd16+#xx:16→Rd16

Rd16+Rs16→Rd16

Rd8 decimal adjust→Rd8

ERd32+1→ERd32 ERd32+2→ERd32

Rd16+1→Rd16 Rd16+2→Rd16

≥

INC.W #1,Rd INC.W #2,Rd

INC.B Rd

NC

≥ \_ \_ В

> INC.L #1, ERd INC.L #2,ERd

В

┙

Rd8+1→Rd8

Rd16-#xx·16→Rd16

3

OI IB W #vv-16 DA

SUB.B Rs,Rd

DAA Rd

DAA SUB

Rd8-Rs8→Rd8

es)	_																		
3yt	66 @ @																		
lod h (F	(3q,b)@																		
g ∿ ngt	@ 99																		
sin	-шиз @/u и д = -@																		
Addressing Mode/ Instruction Length (Bytes)	@(d,ERn)																		
Add	@ERn																		
str	Вn	2		7		7	7	7	7	7	7	2	7	7	2	2	7	4	4
드	XX#		9		7														
	Operand Size	Α	_		В	В	٦	_	_	В	≥	Μ	٦	٦	В	В	≷	ω	8
	Mnemonic	SUB.W Rs,Rd	SUB.L #xx:32,ERd	SUB.L ERS,ERd	SUBX #xx:8,Rd	SUBX Rs,Rd	SUBS #1,ERd	SUBS #2,ERd	SUBS #4,ERd	DEC.B Rd	DEC.W #1,Rd	DEC.W #2,Rd	DEC.L #1,ERd	DEC.L #2,ERd	DAS Rd	MULXU.B Rs,Rd	MULXU.W Rs,ERd	MULXS.B Rs,Rd	MULXS.W Rs,ERd
		SUB			SUBX		SUBS			DEC					DAS	MULXU		MULXS	
													Rev	v. 4	.00	Fe	eb 15, :	200	6 paç
							í	₹(	ΞN	1E	S	Δ	5						

<u>-</u> <u>-</u>

ERd32-#xx:32→ERd32 ERd32-ERs32→ERd32

Rd8-#xx:8-C→Rd8

Rd8-Rs8-C→Rd8

ERd32-1→ERd32 ERd32-2→ERd32 ERd32-4→ERd32

Rd16-1→Rd16 Rd16-2→Rd16

Rd8-1→Rd8

Rd16-Rs16→Rd16

Operation



Rd8×Rs8→Rd16 (unsigned multiplication)

Rd8 decimal adjust→Rd8

ERd32-1→ERd32

ERd32-2→ERd32

Rd8×Rs8→Rd16 (signed multiplication)

(signed multiplication)

Rd16×Rs16→ERd32

(unsigned multiplication)

Rd16×Rs16→ERd32

			lus	Addressing Mode/ Instruction Length (Bytes)	Addressing Mode/ ruction Length (By	ssi n Le	ng l	Mod th	3yte	(Sé			
		əzi2 bn		<u> </u>		n/@ERn+		(၁					
	Mnemonic	Opera	XX#	weor gu	@ERr @U4 E	∃'p)@ @-EB	@ 99 @ <b>-</b>	و(d,P) @	@ @ 9	_	Operation	<u> ၂ –</u>	<u>ē</u> ⊢
DIVXU	DIVXU.B Rs,Rd	В		7							Rd16÷Rs8→Rd16 (RdH: remainder,		
											RdL: quotient) (unsigned division)		
	DIVXU.W Rs,ERd	≥		7							ERd32÷Rs16→ERd32 (Ed: remainder,		
											Rd: quotient) (unsigned division)		
DIVXS	divxs.B Rs,Rd	В		4							Rd16÷Rs8→Rd16 (RdH: remainder,		
											RdL: quotient) (signed division)		
	DIVXS.W Rs,ERd	>		4							ERd32÷Rs16→ERd32 (Ed: remainder,		1
											Rd: quotient) (signed division)		
CMP	CMP.B #xx:8,Rd	В	2								Rd8-#xx:8		$\leftarrow$
	CMP.B Rs,Rd	В		7							Rd8-Rs8		$\leftarrow$
	CMP.W #xx:16,Rd	3	4								Rd16-#xx:16		
	CMP.W Rs,Rd	8	- 1	2							Rd16-Rs16		Ľ
	CMP.L #xx:32,ERd	_	9	-			_				ERd32-#xx:32		[4
	CMP.L ERS, ERd	_		7			_				ERd32-ERs32		[4
NEG	NEG.B Rd	В	- 7	7							0-Rd8→Rd8		
	NEG.W Rd	≥		7							0-Rd16→Rd16		
	NEG.L ERd			7	-		$\dashv$				0-ERd32→ERd32		
EXTU	EXTU.W Rd	≥		7							0→( <bit 15="" 8="" to=""> of Rd16)</bit>		
	EXTU.L ERd	_		7							0→( bit 31 to 16> of ERd32)		

Rev. 4.00 Feb 15, 2006 page 684 of 900 REJ09B0291-0400

			<u>su</u>	Ă ğ	Addressing Mode/ ruction Length (By	SSi	ng	ĕ ⊊	Addressing Mode/ Instruction Length (Bytes)	(Se			
		erand Size			Rn ERn	d,ERn)	ERn/@ERn+		d,PC) aa				Ö
	Mnemonic		XX#	uЯ				909 (03		_	Operation	-	_
EXTS	EXTS.W Rd	≯		7							( <bit 7=""> of Rd16)→</bit>		
											( <bit 15="" 8="" to=""> of Rd16)</bit>		
	EXTS.L ERd	_		7							( <bit 15=""> of ERd32)→</bit>		_
											( <bit) (<br=""></bit)> 4bit 31 to 16> of ERd32)		
TAS	TAS @ERd	В			4						@ERd-0→CCR set, (1)→	ı	
											( <bit 7=""> of @ERd)</bit>		
MAC	MAC @ERn+, @ERm+	Car	S.	þe	nse	ρ	Ę	Ĩ	38/2	345	Cannot be used in the H8S/2345 Group		
CLRMAC	CLRMAC												
LDMAC	LDMAC ERS,MACH												
	LDMAC ERS,MACL												
STMAC	STMAC MACH,ERd												
	STMAC MACL, ERd												

Andressing Mode/ Instruction Length (Bytes)  Mnemonic  AND. B. #XX.B. Rd  AND. B. Rs., Rd  AND. W. #XX.32, ERd  AND. L. ERS., ERd  AND. L. ERS., ERd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L. ERS., Rd  AND. L													
Mnemonic         Operand           AND.B #xx:8,Rd         B           AND.B Rs,Rd         B           AND.W #xx:16,Rd         W           AND.W Rs,Rd         W           AND.L #xx:32,ERd         L           AND.L ERs,ERd         L           OR.B #xx:8,Rd         B           OR.W #xx:16,Rd         W           OR.W #xx:16,Rd         W           OR.W #xx:32,ERd         L           OR.W #xx:32,ERd         L	(S)	_											
Mnemonic         Operand           AND.B #xx:8,Rd         B           AND.B Rs,Rd         B           AND.W #xx:16,Rd         W           AND.W Rs,Rd         W           AND.L #xx:32,ERd         L           AND.L ERs,ERd         L           OR.B #xx:8,Rd         B           OR.W #xx:16,Rd         W           OR.W #xx:16,Rd         W           OR.W #xx:32,ERd         L           OR.W #xx:32,ERd         L	₹ Şte												
Mnemonic         Operand           AND.B #xx:8,Rd         B           AND.B Rs,Rd         B           AND.W #xx:16,Rd         W           AND.W Rs,Rd         W           AND.L #xx:32,ERd         L           AND.L ERs,ERd         L           OR.B #xx:8,Rd         B           OR.W #xx:16,Rd         W           OR.W #xx:16,Rd         W           OR.W #xx:32,ERd         L           OR.W #xx:32,ERd         L	8 E	@(a,PC)											
Mnemonic         Operand           AND.B #xx:8,Rd         B           AND.B Rs,Rd         B           AND.W #xx:16,Rd         W           AND.W Rs,Rd         W           AND.L #xx:32,ERd         L           AND.L ERs,ERd         L           OR.B #xx:8,Rd         B           OR.W #xx:16,Rd         W           OR.W #xx:16,Rd         W           OR.W #xx:32,ERd         L           OR.W #xx:32,ERd         L	E ŧ	@ 99											
Mnemonic         Operand           AND.B #xx:8,Rd         B           AND.B Rs,Rd         B           AND.W #xx:16,Rd         W           AND.W Rs,Rd         W           AND.L #xx:32,ERd         L           AND.L ERs,ERd         L           OR.B #xx:8,Rd         B           OR.W #xx:16,Rd         W           OR.W #xx:16,Rd         W           OR.W #xx:32,ERd         L           OR.W #xx:32,ERd         L	sin Ler												
Mnemonic         Operand           AND.B #xx:8,Rd         B           AND.B Rs,Rd         B           AND.W #xx:16,Rd         W           AND.W Rs,Rd         W           AND.L #xx:32,ERd         L           AND.L ERs,ERd         L           OR.B #xx:8,Rd         B           OR.W #xx:16,Rd         W           OR.W #xx:16,Rd         W           OR.W #xx:32,ERd         L           OR.W #xx:32,ERd         L	res	@(d,ERn)											
Mnemonic         Operand           AND.B #xx:8,Rd         B           AND.B Rs,Rd         B           AND.W #xx:16,Rd         W           AND.W Rs,Rd         W           AND.L #xx:32,ERd         L           AND.L ERs,ERd         L           OR.B #xx:8,Rd         B           OR.W #xx:16,Rd         W           OR.W #xx:16,Rd         W           OR.W #xx:32,ERd         L           OR.W #xx:32,ERd         L	lo de	@ERn											
Mnemonic         Operand           AND.B #xx:8,Rd         B           AND.B Rs,Rd         B           AND.W #xx:16,Rd         W           AND.W Rs,Rd         W           AND.L #xx:32,ERd         L           AND.L ERs,ERd         L           OR.B #xx:8,Rd         B           OR.W #xx:16,Rd         W           OR.W #xx:16,Rd         W           OR.W #xx:32,ERd         L           OR.W #xx:32,ERd         L	Stru	Rn		7		7		4		7		7	
Mnemonic  AND.B #xx:8,Rd  AND.B Rs,Rd  AND.W #xx:16,Rd  AND.W Rs,Rd  AND.L ERS,ERd  AND.L ERS,ERd  OR.B #xx:8,Rd  OR.B #xx:16,Rd  OR.W #xx:16,Rd  OR.W #xx:16,Rd  OR.W #xx:16,Rd  OR.W #xx:16,Rd  OR.W #xx:16,Rd	드		2				9		2		4		9
		Operand Size	В	В	$\geqslant$	≯	٦	L	В	В	≯	≯	٦
12		Mnemonic		AND.B Rs,Rd	AND.W #xx:16,Rd	AND.W Rs,Rd	AND.L #xx:32,ERd	AND.L ERS, ERd		OR.B Rs,Rd	OR.W #xx:16,Rd	OR.W Rs,Rd	OR.L #xx:32,ERd
	4.00 09B0	Feb 15, 2006 291-0400	pag	je 6	86	of 9		₹€	EN	Œ:	5/	15	5

ERd32∧#xx:32→ERd32 ERd32∧ERs32→ERd32

Rd16∧#xx:16→Rd16

Rd16∧Rs16→Rd16

ERd32√#xx:32→ERd32 ERd32∨ERs32→ERd32

Rd16√#xx:16→Rd16

Rd8∨#xx:8→Rd8

Rd8∨Rs8→Rd8

Rd16∨Rs16→Rd16

ERd32⊕#xx:32→ERd32 ERd32⊕ERs32→ERd32

¬ Rd8→Rd8

N

В

4

┙

Rd16⊕#xx:16→Rd16

Rd8⊕#xx:8→Rd8

4

\_ В В

N

XOR.B #xx:8,Rd

XOR

XOR.B Rs,Rd

OR.L ERS, ERd

Rd8⊕Rs8→Rd8

2

Rd16⊕Rs16→Rd16

N

9

XOR.L #xx:32,ERd

XOR.L ERS, ERd

NOT.B Rd

NOT

4

≥ ≥ \_

XOR.W #xx:16,Rd

XOR.W Rs,Rd

ខ

Operation

(3) Logical Instructions


Rd8∧#xx:8→Rd8

Rd8∧Rs8→Rd8

Rev. 4 REJ09


(4) Shift ]	(4) Shift Instructions											
			Addressing Mode/ Instruction Length (Bytes)	Add	rion	Addressing Mode/ ruction Length (By	g M	B G	yte /	s)		
	Mnemonic	Operand Size	жхх #xx	@ERn	@(d,ERn)	-my3@/my3-@	@ 99	@(a,PC)	@ @ gg	_	Operation	<u> </u>
SHAL	SHAL.B Rd	В	2	<u>.</u>								
	SHAL.B #2,Rd	В	2	٥.								
	SHAL.W Rd	>	2	-							0-	$\frac{1}{1}$
	SHAL.W #2,Rd	≥	7	-							C MSB → LSB	1
	SHAL.L ERd	_	7									
	SHAL.L #2,ERd	_	7									
SHAR	SHAR.B Rd	В	7	-								
	SHAR.B #2,Rd	В	7									_
	SHAR.W Rd	≥	7	-							1	1
	SHAR.W #2,Rd	≥	7	-							MSB TSB C	
	SHAR.L ERd	_	7									
	SHAR.L #2,ERd	٦	2	-								1
SHLL	SHLL.B Rd	В	7									_
	SHLL.B #2,Rd	В	7	-								
	SHLL.W Rd	≥	7	-	-							1
	SHLL.W #2,Rd	≥	7	-							C MSB ▲ LSB	
	SHLL.L ERd	_	7	-								
	SHLL.L #2,ERd	ᅴ	7	ᆜ	_	_]			$\neg$			

RENESAS



Rev. 4.00 Feb 15, 2006 page 688 of 900

REJ09B0291-0400



			lus	A A	햙혉	sse n L	ing	Addressing Mode/ Instruction Length (Bytes)	By de	(se)		
	Mnemonic	Operand Size	XX#	@EB¤	@EKn	@(d,ERn)	@-EKn/@EKn+	@(q,PC)	@ @ gg	nn e e	Operation	S _
BSET	BSET #xx:3,Rd	m	†	7		$\vdash$	$\vdash$		$\vdash$		(#xx:3 of Rd8)←1	ΙĖ
	BSET #xx:3,@ERd	В		7	4						(#xx:3 of @ERd)←1	İ
	BSET #xx:3,@aa:8	В					4	_			(#xx:3 of @aa:8)←1	
	BSET #xx:3,@aa:16	В					9				(#xx:3 of @aa:16)←1	İ
	BSET #xx:3,@aa:32	В					8				(#xx:3 of @aa:32)←1	Ť
	BSET Rn,Rd	В	- 1	2							(Rn8 of Rd8)←1	Ť
	BSET Rn,@ERd	В		7	4						(Rn8 of @ERd)←1	Ť
	BSET Rn,@aa:8	В					4	_			(Rn8 of @aa:8)←1	İ
	BSET Rn,@aa:16	В					9				(Rn8 of @aa:16)←1	İ
	BSET Rn,@aa:32	В					8				(Rn8 of @aa:32)←1	Ť
BCLR	BCLR #xx:3,Rd	В	- 1	7							(#xx:3 of Rd8)←0	i
	BCLR #xx:3,@ERd	В		7	4						(#xx:3 of @ERd)←0	Ť
	BCLR #xx:3,@aa:8	В			-		4	_	_	_	(#xx:3 of @aa:8)←0	İ
	BCLR #xx:3,@aa:16	В					9				(#xx:3 of @aa:16)←0	Ť
	BCLR #xx:3,@aa:32	В					8				(#xx:3 of @aa:32)←0	İ
	BCLR Rn,Rd	В	- 1	7							(Rn8 of Rd8)←0	i
	BCLR Rn,@ERd	В		7	4						(Rn8 of @ERd)←0	$\frac{1}{1}$
	BCLR Rn,@aa:8	В			-		4	_	_	_	(Rn8 of @aa:8)←0	$^{\perp}$
	BCLR Rn,@aa:16	В					9				(Rn8 of @aa:16)←0	Ť

Rev. 4.00 Feb 15, 2006 page 690 of 900 REJ09B0291-0400 RENESAS

			lus	ĮĮ A	Addressing Mode/ ruction Length (By	ssii J Le	lg l	§ =	Addressing Mode/ Instruction Length (Bytes)	(S)		
	Mnemonic	Operand Size	xx#	Rn	@EKu	@(q,ERn) @-ERn/@ERn+	86 @	@(q,PC)	@ @ gs	_	Operation	8 -
BCLR	BCLR Rn,@aa:32	В					∞				(Rn8 of @aa:32)←0	
BNOT	BNOT #xx:3,Rd	В		2							(#xx:3 of Rd8)←[¬ (#xx:3 of Rd8)]	
	BNOT #xx:3,@ERd	В		_	4						(#xx:3 of @ERd)←	
											[¬ (#xx:3 of @ERd)]	
	BNOT #xx:3,@aa:8	В					4				(#xx:3 of @aa:8)←	
											[¬ (#xx:3 of @aa:8)]	
	BNOT #xx:3,@aa:16	В					9				(#xx:3 of @aa:16)←	
											[¬ (#xx:3 of @aa:16)]	
	BNOT #xx:3,@aa:32	В					8				(#xx:3 of @aa:32)←	
											[- (#xx:3 of @aa:32)]	
	BNOT Rn,Rd	В		7							(Rn8 of Rd8)←[¬ (Rn8 of Rd8)]	
	BNOT Rn, @ERd	В		7	4						(Rn8 of @ERd)←[¬ (Rn8 of @ERd)]	
	BNOT Rn,@aa:8	В					4				(Rn8 of @aa:8)←[¬ (Rn8 of @aa:8)]	
	BNOT Rn,@aa:16	В					9				(Rn8 of @aa:16)←	
											[¬ (Rn8 of @aa:16)]	
	BNOT Rn,@aa:32	В					8				(Rn8 of @aa:32)←	
											[¬ (Rn8 of @aa:32)]	
BTST	BTST #xx:3,Rd	В		7							¬ (#xx:3 of Rd8)→Z	
	BTST #xx:3, @ERd	В		7	4						¬ (#xx:3 of @ERd)→Z	
											1 ( )	

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ09

¬ (#xx:3 of @aa:8)→Z

В

BTST #xx:3, @aa:8

			l s	A Si	Addressing Mode/ Instruction Length (Bytes)	ssir Le	ngt N	ğ 🗒	'≥ %	<u>(s</u>		
		perand Size	xx	u	@(q,ERn) @ERn	#UB3@/UB3-()	999	(O4,PC)	66.00	_		<u>ō</u> -
BTST	BTST #xx:3.@aa:32	··		_			_	_		- _	Operation  ¬ (#xx:3 of @aa:32)→Z	-11
	BTST Rn,Rd	В		7							¬ (Rn8 of Rd8)→Z	Ιİ
	BTST Rn, @ERd	m			4						¬ (Rn8 of @ERd)→Z	İ
	BTST Rn, @aa:8	В					4				¬ (Rn8 of @aa:8)→Z	Ť
	BTST Rn, @aa:16	В					9				¬ (Rn8 of @aa:16)→Z	Ť
	BTST Rn, @aa:32	В					8				¬ (Rn8 of @aa:32)→Z	Ť
BLD	BLD #xx:3,Rd	В		7							(#xx:3 of Rd8)→C	Ť
	BLD #xx:3,@ERd	В		7	4						(#xx:3 of @ERd)→C	Ť
	BLD #xx:3,@aa:8	В					4				(#xx:3 of @aa:8)→C	Ť
	BLD #xx:3,@aa:16	В					9				(#xx:3 of @aa:16)→C	Ť
	BLD #xx:3,@aa:32	В					8				(#xx:3 of @aa:32)→C	Ī
BILD	BILD #xx:3,Rd	В		7							- (#xx:3 of Rd8)→C	Ť
	BILD #xx:3,@ERd	В		7	4						¬ (#xx:3 of @ERd)→C	Ť
	BILD #xx:3,@aa:8	В					4				¬ (#xx:3 of @aa:8)→C	Ť
	BILD #xx:3,@aa:16	В					9				¬ (#xx:3 of @aa:16)→C	Ť
	BILD #xx:3,@aa:32	В					∞				¬ (#xx:3 of @aa:32)→C	Ì
BST	BST #xx:3,Rd	В		7							C→(#xx:3 of Rd8)	İ
	BST #xx:3, @ERd	В		~	4						C→(#xx:3 of @ERd)	Ì
	BST #xx:3,@aa:8	В					4				C→(#xx:3 of @aa:8)	$\frac{1}{1}$

Rev. 4.00 Feb 15, 2006 page 692 of 900 REJ09B0291-0400



BST #xx.3, @aa.16   B   C → (#xx.3 of @aa.16)   B   C → (#xx.3 of @aa.16)   B   C → (#xx.3 of @aa.16)   B   C → (#xx.3 of @aa.16)   B   C → (#xx.3 of @aa.16)   B   C → (#xx.3 of @aa.16)   B   C → (#xx.3 of @aa.16)   B   C → (#xx.3 of @aa.16)   B   C → (#xx.3 of @aa.16)   B   C → (#xx.3 of @aa.16)   B   C → (#xx.3 of @aa.16)   B   C → (#xx.3 of @aa.16)   B   C → (#xx.3 of @aa.16)   B   C → (#xx.3 of @aa.16)   B   C → (#xx.3 of @aa.16)   B   C → (#xx.3 of @aa.16)   B   C → (#xx.3 of @aa.16)   B   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.16)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#xx.3 of @aa.13)   C → (#x.3 of @aa.13)   C → (#x.				<u>ة</u>	ıt A	Addressing Mode/ Instruction Length (Bytes)	essi on L	ng	홍된	_ <u>&amp;</u> €	les)		
BST #xx;3, @aa:16 B 6 C → (#xx;3 of @ BIST #xx;3, @aa:32 B 2 C → (#xx;3 of @ BIST #xx;3, @aa:8 B 4 C → (#xx;3 of @ BIST #xx;3, @aa:8 B 4 C → (#xx;3 of @ BIST #xx;3, @aa:16 B 4 C → (#xx;3 of @ BIST #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @aa:16 B AND #xx;3, @		Mnemonic	Operand Size	XX#								Operation	3 <del>-</del>
BST #xx:3, @aa:32 B 2 C → (#xx:3 of @BIST #xx:3, Rd B 2 C → (#xx:3 of @BIST #xx:3, Rd B 2 C → (#xx:3 of BIST #xx:3, @aa:16 B 4 C → (#xx:3 of BIST #xx:3, @aa:16 B A C → (#xx:3 of BIST #xx:3, @aa:16 B A C → (#xx:3 of @BIST #xx:3, @aa:16 B A C → (#xx:3 of @BIST #xx:3, @aa:16 B A C → (#xx:3 of @BIST #xx:3, @aa:16 B A A C → (#xx:3 of @BIST #xx:3, @aa:16 B A A C → (#xx:3 of @BIAND #xx:3, @aa:16 B A A C → (#xx:3 of @BIAND #xx:3, @aa:16 B A A C → (#xx:3 of @BIAND #xx:3, @aa:16 B A A C → (#xx:3 of @BIAND #xx:3, @aa:16 B A A C → (#xx:3 of BIAND #xx:3, @aa:16 B A A C → (#xx:3 of BIAND #xx:3, @aa:16 B A A C → (#xx:3 of BIAND #xx:3, @aa:16 B A A C → (#xx:3 of BIAND #xx:3, @aa:16 B A A C → (#xx:3 of BIAND #xx:3, @aa:16 B A A C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @aa:16 B C → (#xx:3 of BIAND #xx:3, @	BST	BST #xx:3,@aa:16	В					۳	- C	$\vdash$		C→(#xx:3 of @aa:16)	Ħ
BIST #xx:3, @ ERd B 2		BST #xx:3,@aa:32	В						_			C→(#xx:3 of @aa:32)	i i
BIST #xx:3,@ERd B 4 1	BIST	BIST #xx:3,Rd	В		2							¬ C→(#xx:3 of Rd8)	Η̈́
BIST #xx:3,@aa:8  BIST #xx:3,@aa:16  BIST #xx:3,@aa:16  BIST #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@aa:16  BAND #xx:3,@a		BIST #xx:3,@ERd	В			4						¬ C→(#xx:3 of @ERd)	Ť
BIST #xx:3,@aa:16  BIST #xx:3,@aa:32  BAND #xx:3,@aa:32  BAND #xx:3,@aa:8  BAND #xx:3,@aa:8  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:32  BIAND #xx:3,@aa:32  BIAND #xx:3,@aa:32  BIAND #xx:3,@aa:32  BIAND #xx:3,@aa:36  BIAND #xx:3,@aa:36  BIAND #xx:3,@aa:36  BIAND #xx:3,@aa:36  BIAND #xx:3,@aa:36  BIAND #xx:3,@aa:36  BIAND #xx:3,@aa:36  BIAND #xx:3,@aa:36  BIAND #xx:3,@aa:36  BIAND #xx:3,@aa:36  BIAND #xx:3,@aa:36  BIAND #xx:3,@aa:36  BIAND #xx:3,@aa:36  BIAND #xx:3,@aa:36  BIAND #xx:3,@aa:36  BIAND #xx:3,@aa:36  BIAND #xx:3,@aa:36  BOK #xx:3,@ERd  BOK #xx:3,@ERd  BOK #xx:3,@ERd  BOK #xx:3,@ERd  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:3,00  BOK #xx:		BIST #xx:3,@aa:8	В					7	+			¬ C→(#xx:3 of @aa:8)	$\dot{\top}$
BIST #xx:3,@aa:32  BAND #xx:3,@aa:32  BAND #xx:3,@aa:36  BAND #xx:3,@aa:46  BAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:16  BIAND #xx:3,@aa:32  BIAND #xx:3,@aa:32  BIAND #xx:3,@aa:32  BIAND #xx:3,@aa:32  BIAND #xx:3,@aa:36  BIAND #xx:3,@aa:32  BIAND #xx:3,@aa:32  BON #xx:3,@aa:32  BON #xx:3,@aa:32  BON #xx:3,@aa:32  BON #xx:3,@aa:32  BON #xx:3,@aa:32  BON #xx:3,@aa:32  BON #xx:3,@aa:32  BON #xx:3,@aa:32  BON #xx:3,@aa:32  BON #xx:3,@aa:32  BON #xx:3,@aa:32  BON #xx:3,@aa:32  BON #xx:3,@aa:32  BON #xx:3,@aa:32  BON #xx:3,@aa:32  BON #xx:3,@aa:32		BIST #xx:3,@aa:16	В					_				¬ C→(#xx:3 of @aa:16)	
BAND #xx:3,Rd         B         2         Cv(#xx:3 of Rc           BAND #xx:3,@eRd         B         4         Cv(#xx:3 of @l           BAND #xx:3,@aa:16         B         6         Cv(#xx:3 of @l           BAND #xx:3,@aa:32         B         8         Cv(#xx:3 of @l           BIAND #xx:3,@eRd         B         2         Cv(#xx:3 of @l           BIAND #xx:3,@aa:8         B         4         Cv[- (#xx:3 of @l           BIAND #xx:3,@aa:16         B         4         Cv[- (#xx:3 of @l           BIAND #xx:3,@aa:16         B         6         Cv[- (#xx:3 of @l           BOR #xx:3,Rd         B         2         Cv[- (#xx:3 of Rc           BOR #xx:3,@eRd         B         4         Cv[- (#xx:3 of Rc		BIST #xx:3,@aa:32	В						~			¬ C→(#xx:3 of @aa:32)	
BAND #xx:3,@ERd         B         4         C^(#xx:3 of @)           BAND #xx:3,@aa:16         B         4         C^(#xx:3 of @)           BAND #xx:3,@aa:16         B         6         C^(#xx:3 of @)           BAND #xx:3,Rd         B         2         C^(#xx:3 of @)           BIAND #xx:3,@aa:16         B         4         C^[- (#xx:3 of @)           BIAND #xx:3,@aa:16         B         4         C^[- (#xx:3 of @)           BIAND #xx:3,@aa:16         B         6         C^[- (#xx:3 of @)           BIAND #xx:3,@aa:32         B         6         C^[- (#xx:3 of @)           BIAND #xx:3,@aa:36         B         2         C^[- (#xx:3 of Wx:3 of Rx:3)	BAND	BAND #xx:3,Rd	В		7							C∧(#xx:3 of Rd8)→C	i
BAND #xx:3,@aa:8         B         4         C^(#xx:3 of @)           BAND #xx:3,@aa:16         B         6         C^(#xx:3 of @)           BAND #xx:3,@aa:32         B         2         C^(#xx:3 of @)           BIAND #xx:3,@aa:8         B         2         C^(-1 (#xx:3 of B)           BIAND #xx:3,@aa:16         B         4         C^(-1 (#xx:3 of B)           BIAND #xx:3,@aa:16         B         6         C^(-1 (#xx:3 of B)           BIAND #xx:3,@aa:32         B         6         C^(-1 (#xx:3 of B)           BOR #xx:3,@aa:32         B         2         C^(-1 (#xx:3 of B)           BOR #xx:3,@ERd         B         4         C^(#xx:3 of Rc		BAND #xx:3,@ERd	В			4						C∧(#xx:3 of @ERd)→C	$\dot{\top}$
BAND #xx:3,@aa:16         B         C∧(#xx:3 of @!)           BAND #xx:3,@aa:32         B         2         R         C∧(#xx:3 of @!)           BIAND #xx:3,@aa:8         B         4         C∧[¬ (#xx:3 of @!)         C∧[¬ (#xx:3 of @!)           BIAND #xx:3,@aa:16         B         4         C∧[¬ (#xx:3 of @!)         C∧[¬ (#xx:3 of @!)           BIAND #xx:3,@aa:16         B         C∧[¬ (#xx:3 of @!)         C∧[¬ (#xx:3 of @!)         C∧[¬ (#xx:3 of @!)           BOR #xx:3,@ERd         B         2         C∨(#xx:3 of Rc         C∧(#xx:3 of Rc		BAND #xx:3,@aa:8	В					7	+			C∧(#xx:3 of @aa:8)→C	$\dot{\top}$
BAND #xx:3,@aa:32         B         2         C∧(#xx:3 of @i wx:3 of @i wx:3 of @i wx:3 of @i wx:3 of @i wx:3 of @i wx:3 of @i wx:3 of @i wx:3 of @aa:16         B         2         C∧[¬ (#xx:3 of wx:3 of @i wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of wx:3 of w		BAND #xx:3,@aa:16	В					_				C∧(#xx:3 of @aa:16)→C	$\dot{\top}$
D         BIAND #xx:3, @ERd         B         2         C∧[¬ (#xx:3 of BXx:3 of BX)]           BIAND #xx:3, @aa:16         B         4         C∧[¬ (#xx:3 of BX)]           BIAND #xx:3, @aa:16         B         6         C∧[¬ (#xx:3 of BX)]           BIAND #xx:3, @aa:32         B         2         C∧[¬ (#xx:3 of BX)]           BOR #xx:3, @ERd         B         2         C∨(#xx:3 of BX)           BOR #xx:3, @ERd         B         4         C∨(#xx:3 of BX)		BAND #xx:3,@aa:32	В						~			C∧(#xx:3 of @aa:32)→C	
BIAND #xx:3,@ERd         B         4         C∧[¬ (#xx:3 of BIAND #xx:3,@aa:16         B         4         C∧[¬ (#xx:3 of BIANC #xx:3, of BIAND #xx:3, of BIAND #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC #xx:3, of BIANC	BIAND	BIAND #xx:3,Rd	В		7							C^[¬ (#xx:3 of Rd8)]→C	$\dot{\top}$
BIAND #xx:3,@aa:8       B       4       C∧[¬ (#xx:3 of BIAND #xx:3,@aa:16       B       C∧[¬ (#xx:3 of BIAND #xx:3, @aa:32       B       C∧[¬ (#xx:3 of BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND #xx:3, BIAND		BIAND #xx:3, @ERd	В			4						C^[¬ (#xx:3 of @ERd)]→C	Ť
BIAND #xx:3,@aa:16         B         C ∧ [¬ (#xx:3 of BAX:3, 0]           BIAND #xx:3,@aa:32         B         2         C ∧ [¬ (#xx:3 of BAX:3 of BAX:3 of BAX:3 of BAX:3 of 0]		BIAND #xx:3,@aa:8	В					7	+			C∧[¬ (#xx:3 of @aa:8)]→C	Ť
BIAND #xx:3, @aa:32 B 8  BOR #xx:3,Rd B 2  BOR #xx:3,@ERd B 4		BIAND #xx:3,@aa:16	В					_	·	_			$\dot{\top}$
BOR #xx:3,Rd B 2 BOR #xxx:3,@ERd B 4		BIAND #xx:3, @aa:32	В							_		C∧[- (#xx:3 of @aa:32)]→C	i
4	BOR	BOR #xx:3,Rd	В		7							C√(#xx:3 of Rd8)→C	i
		BOR #xx:3,@ERd	В			4						C√(#xx:3 of @ERd)→C	Ť



			Inst	A Si	Addressing Mode/ Instruction Length (Bytes)	ssir	ng N	P Qq	`, ₹ 	(S			
		erand Size		u N =	d,ERn)	-ERn/@ERn+		(Da'p	@ 99			ပ	Ŝ
	Mnemonic		(X#	uy Wu	_		@			_	Operation	_	h
BOR	BOR #xx:3,@aa:8	В					4				C√(#xx:3 of @aa:8)→C		
	BOR #xx:3,@aa:16	В					9				C√(#xx:3 of @aa:16)→C	-	
	BOR #xx:3,@aa:32	В					8				C√(#xx:3 of @aa:32)→C	-	
BIOR	BIOR #xx:3,Rd	В	.,	2							C∨[¬ (#xx:3 of Rd8)]→C		
	BIOR #xx:3, @ERd	В		4							C∨[¬ (#xx:3 of @ERd)]→C		Т
	BIOR #xx:3, @aa:8	В					4				C∨[¬ (#xx:3 of @aa:8)]→C	-	Т
	BIOR #xx:3, @aa:16	В					9				C∨[¬ (#xx:3 of @aa:16)]→C		Т
	BIOR #xx:3, @aa:32	В					8				C∨[¬ (#xx:3 of @aa:32)]→C		Т
BXOR	BXOR #xx:3,Rd	В	- (4	7							C⊕(#xx:3 of Rd8)→C	- [	Т
	BXOR #xx:3,@ERd	В		4							C⊕(#xx:3 of @ERd)→C	-	Т
	BXOR #xx:3,@aa:8	В					4				C⊕(#xx:3 of @aa:8)→C		
	BXOR #xx:3,@aa:16	В					9				C⊕(#xx:3 of @aa:16)→C		
	BXOR #xx:3,@aa:32	В					8				C⊕(#xx:3 of @aa:32)→C	-	
BIXOR	BIXOR #xx:3,Rd	В	.,	2							C⊕[¬ (#xx:3 of Rd8)]→C		
	BIXOR #xx:3, @ERd	В		4							C⊕[¬ (#xx:3 of @ERd)]→C		
	BIXOR #xx:3,@aa:8	В					4				C⊕[¬ (#xx:3 of @aa:8)]→C		
	BIXOR #xx:3,@aa:16	В					9				C⊕[¬ (#xx:3 of @aa:16)]→C		
	BIXOR #xx:3, @aa:32	В		-			8		_		C⊕[¬ (#xx:3 of @aa:32)]→C		

Rev. 4.00 Feb 15, 2006 page 694 of 900 REJ09B0291-0400

			1	Ad	dres	Addressing Mode/	ĕ ¥	§ 6	(8			
			-		<u> </u>	#uչ		ġ <u>├</u>	<u> </u>			
		ziS bu				13@/u	(5)			Operation		ဝီ
	Mnemonic		XX#	®EB≀ gn	∃'p)@	<b>№</b> –ЕВ	@93 (q,P	(a) @	_		Branching Condition	
Bcc	BRA d:8(BT d:8)						2			if condition is true then	Always	i
	BRA d:16(BT d:16)						4			PC←PC+d		-
	BRN d:8(BF d:8)						7			else next;	Never	Ι
	BRN d:16(BF d:16)						4					Π
	BHI d:8						2				C~Z=0	$^{+}$
	BHI d:16						4					Ι
	BLS d:8						2				C∨Z=1	Π
	BLS d:16	-					4					1
	BCC d:B(BHS d:8)	П					7				C=0	Т
	BCC d:16(BHS d:16)						4					П
	BCS d:8(BLO d:8)	-					7				C=1	-
	BCS d:16(BLO d:16)	Т					4					П
	BNE d:8	Ι					7				Z=0	П
	BNE d:16	I					4					П
	BEQ d:8	I					7				Z=1	1
	BEQ d:16	П		-			4					$^{+}$
	BVC d:8	I					7				V=0	1
	BVC d:16	-					4					$^{+}$

(6) Branch Instructions

			lust	A ST	Addressing Mode/ Instruction Length (Bytes)	ssin Le	ng N	) de l	× g	(s				
		əziS bu				'\n\@ERn+		(၁			Operation		ပ	Ö
	Mnemonic		XX#	uy Ku	@EBr		@99	∃,b)@	@ @ g	_	<u> </u>	Branching Condition	_	
Bcc	BVS d:8	Т						2			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V=1	_	
	BVS d:16	Τ						4						Т
	BPL d:8	Τ						7				N=0		1
	BPL d:16	Ι						4						
	BMI d:8	Τ						2				N=1		
	BMI d:16	Τ						4						ı
	BGE d:8	Τ						2				N⊕V=0		1
	BGE d:16	Т						4						
	BLT d:8	Ι						2				N⊕V=1		
	BLT d:16	Τ						4						
	BGT d:8	Τ						7				Z√(N⊕V)=0		
	BGT d:16	Τ						4						ı
	BLE d:8	Ι						7			7	Z√(N⊕V)=1		1
	BLE d:16	Т	$\dashv$		-	_		4						

Rev. 4.00 Feb 15, 2006 page 696 of 900 REJ09B0291-0400



			ဋ	Ă Ţ	ctio	Addressing Mode/ Instruction Length (Bytes)	ng l	# 40 C	Pg €	(Se			
	Mnemonic	9ziS bns19qC	XX#	uչ	@EKu	@(q;ERn)	@-ERn/@ERn+	(Dq,b)@	ee @ @	<del>_</del>	Operation	S I	5 -
JMP	JMP @ERn	T		_		+	-		1	_	PC←ERn		
	JMP @aa:24	1					4				PC←aa:24		
	JMP @@aa:8	П							7		PC←@aa:8		
BSR	BSR d:8	1						2			PC→@-SP,PC←PC+d:8	-	
	BSR d:16	1						4			PC→@-SP,PC←PC+d:16	-	
JSR	JSR @ERn	1			7						PC→@-SP,PC←ERn		
	JSR @aa:24	1					4	_			PC→@-SP,PC←aa:24		
	JSR @@aa:8	-							2		PC→@-SP,PC←@aa:8		
RTS	RTS									2	PC←@SP+		

			<u> </u>	it A	ફ	ess In L	Addressing Mode/ Instruction Length (Bytes)	를 들	g e	(sex				
		erand Size	7		Rn .	d,ERn)	ERn/@ERn+		()94,b	ee @		ပ	Condi	
	Mnemonic	dΟ	XX#	uЯ				100 100		_	Operation	-	I	
TRAPA	TRAPA #xx:2										PC→@-SP,CCR→@-SP,	_		
											EXR→@-SP, <vector>→PC</vector>			
RTE	RTE	1									EXR←@SP+,CCR←@SP+,	$\leftrightarrow$	$\leftrightarrow$	
											PC←@SP+			
SLEEP	SLEEP	-									Transition to power-down state			
ГРС	LDC #xx:8,CCR	В	7								#xx:8→CCR	$\leftrightarrow$	$\leftrightarrow$	
	LDC #xx:8,EXR	В	4								#xx:8→EXR			
	LDC Rs,CCR	В		2							Rs8→CCR	$\leftrightarrow$	$\leftrightarrow$	
	LDC Rs,EXR	В		7							Rs8→EXR		-	
	LDC @ERs,CCR	≥			4						@ERs→CCR	$\leftrightarrow$	$\leftrightarrow$	
	LDC @ERS,EXR	≥		_	4						@ERs→EXR			
	LDC @(d:16,ERs),CCR	≥			_	9					@(d:16,ERs)→CCR	$\leftrightarrow$	$\leftrightarrow$	
	LDC @(d:16,ERs),EXR	>			_	9					@(d:16,ERs)→EXR			
	LDC @(d:32,ERs),CCR	≥				10					@(d:32,ERs)→CCR	$\leftrightarrow$	$\leftrightarrow$	
	LDC @(d:32,ERs),EXR	W			_	10					@(d:32,ERs)→EXR		-	
	LDC @ERs+,CCR	≥					4				@ERs→CCR,ERs32+2→ERs32	$\leftrightarrow$	$\leftrightarrow$	
	LDC @ERs+,EXR	≥					4				@ERs→EXR,ERs32+2→ERs32			
	LDC @aa:16,CCR	8						9			@aa:16→CCR	$\leftrightarrow$	$\leftrightarrow$	
	LDC @aa:16,EXR	≥					_	9			@aa:16→EXR		-	

Rev. 4.00 Feb 15, 2006 page 698 of 900 REJ09B0291-0400

			2	A P	ction de la	ess on L	Addressing Mode/ Instruction Length (Bytes)	§ €	∯ &	es		
	Mnemonic	Operand Size	xx#	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa (0,PC)	© @ gg	nn a a	Operation	- ا
STC	STC CCR,Rd	a		7							CCR→Rd8	
	STC EXR,Rd	В		7							EXR→Rd8	
	STC CCR, @ERd	≥			4						CCR→@ERd	
	STC EXR, @ ERd	≥			4						EXR→@ERd	
	STC CCR,@(d:16,ERd)	8				9					CCR→@(d:16,ERd)	_
	STC EXR,@(d:16,ERd)	≥				9					EXR→@(d:16,ERd)	
	STC CCR, @(d:32,ERd)	≥			_	10					CCR→@(d:32,ERd)	
	STC EXR,@(d:32,ERd)	>			_	10					EXR→@(d:32,ERd)	
	STC CCR,@-ERd	≥					4				ERd32-2→ERd32,CCR→@ERd	
	STC EXR,@-ERd	8					4				ERd32-2→ERd32,EXR→@ERd	_
	STC CCR,@aa:16	>					_	9			CCR→@aa:16	
	STC EXR,@aa:16	>					_	9			EXR→@aa:16	
	STC CCR,@aa:32	>					~	8			CCR→@aa:32	
	STC EXR,@aa:32	≥						- 8			EXR→@aa:32	
ANDC	ANDC #xx:8,CCR	В	2								CCR^#xx:8→CCR	$\Leftrightarrow$
	ANDC #xx:8,EXR	В	4								EXR∧#xx:8→EXR	
ORC	ORC #xx:8,CCR	В	2								CCR√#xx:8→CCR	$\leftrightarrow$
	ORC #xx:8,EXR	В	4								EXR∨#xx:8→EXR	
XORC	XORC #xx:8,CCR	В	7								CCR⊕#xx:8→CCR	$\leftrightarrow$
	XORC #xx:8.EXR	В	4								EXR⊕#xx:8→EXR	

Rev. 4.00 Feb 15, 2006 page 700 of 900 REJ09B0291-0400 RENESAS

(8) Block Transfer Instructions

Retains its previous value when the result is zero; otherwise cleared to 0.

<u>4</u>667

Sot to 4 whom the autotiont is negative; otherwise cleared to Set to 1 when the divisor is negative; otherwise cleared to 0.

Set to 1 when the divisor is zero; otherwise cleared to 0.

Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0. Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.

Instruc-								Instruction Format	n Format			
tion		Size	1st k	1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th by
ADD	ADD.B #xx:8,Rd	М	80	rd	IMM							
	ADD.B Rs,Rd	В	0	8	rs							
	ADD.W #xx:16,Rd	≥	7	6	- 5	=	IMM					
	ADD.W Rs,Rd	≥	0	6	rs rd							
	ADD.L #xx:32,ERd	٦	7	Α	1 0 erd		M	IMM				
	ADD.L ERS,ERd	_	0	٨	1 ers 0 erd							
ADDS	ADDS #1,ERd	٦	0	В	0 0 erd							
	ADDS #2,ERd	_	0	В	8 0 erd							
	ADDS #4,ERd	_	0	В	9 0 erd							
ADDX	ADDX #xx:8,Rd	В	6	rd	IMM							
	ADDX Rs,Rd	В	0	Е	rs							
AND	AND.B #xx:8,Rd	В	ш	p	IMM							
	AND.B Rs,Rd	В	-	9	rs rd							
	AND.W #xx:16,Rd	8	7	6	pı 9		IMM					
	AND.W Rs,Rd	8	9	9	rs rd							
	AND.L #xx:32,ERd	٦	7	٧	6 0 erd		WI	IMM				
	AND.L ERS,ERd	Г	0	1	F 0	9 9	0 ers 0 erd					
ANDC	ANDC #xx:8,CCR	В	0	9	IMM							
	ANDC #xx:8,EXR	В	0	1	4 1	9 0	IMM					
BAND	BAND #xx:3,Rd	В	7	9	0 IMM rd							
	BAND #xx:3,@ERd	В	7	С	0 erd 0	9 /	0 IMM 0					
	BAND #xx:3,@aa:8	В	7	Е	abs	9 /	0 IMM 0					
	BAND #xx:3,@aa:16	В	9	Α	1 0	ű	abs	9 2	0 IMM 0			
	BAND #xx:3,@aa:32	В	9	Α	3 0		ak	abs		2 6	0 MMI 0	
Bcc	BRA d:8 (BT d:8)	Ι	4	0	dsip							
	BRA d:16 (BT d:16)	Ι	5	8	0 0	0	disp					
	BRN d:8 (BF d:8)	Ι	4	1	disp							
	BRN d:16 (BF d:16)	Ι	2	8	1 0	0	disp					
		1										



Instruc-	Mnemonic							Instructio	Instruction Format	
tion		oize		1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte
Bcc	BHI d:8	١	4	2	dsip					
	BHI d:16	I	2	8	2 0	dis	disp			
	BLS d:8	I	4	3	dsip					
	BLS d:16		2	8	3 0	dis	disp			
	BCC d:8 (BHS d:8)	1	4	4	dsip					
	BCC d:16 (BHS d:16)	I	2	8	4 0	dis	disp			
	BCS d:8 (BLO d:8)	I	4	2	dsip					
	BCS d:16 (BLO d:16)	١	2	8	2 0	dis	dsib			
	BNE d:8	Ι	4	9	dsip					
	BNE d:16	I	2	8	0 9	dis	disp			
	BEQ d:8	1	4	7	dsip					
	BEQ d:16	I	2	8	7 0	dis	disp			
	BVC d:8	١	4	8	dsip					
	BVC d:16	I	2	8	0 8	di	dsib			
	BVS d:8	Ι	4	6	dsip					
	BVS d:16	I	2	8	0 6	dis	dsip			
	BPL d:8	١	4	A	dsip					
	BPL d:16	1	2	8	0 Y	dis	dsib			
	BMI d:8	I	4	В	dsip					
	BMI d:16		2	8	B 0	dis	disp			
	BGE d:8	I	4	ပ	dsib					
	BGE d:16	Ι	2	8	C 0	dis	disp			
	BLT d:8		4	D	dsip					
	BLT d:16		2	8	D 0	dis	disp			
	BGT d:8	I	4	ш	dsip					
	BGT d:16	١	2	8	О	dis	dsib			
	BLE d:8	Ι	4	ш	dsib					
	BLE d:16	1	2	8	Р 0	dis	disp			

Rev. 4.00 Feb 15, 2006 page 702 of 900 REJ09B0291-0400



Inchrito											Instru	ction	Instruction Format		
tion	Mnemonic	Size		1st byte	2nd byte	byte	3rd byte	oyte	4th byte	yte	5th byte	0	6th byte	7th byte	ē.
BCLR	BCLR #xx:3,Rd	В	7	7	ОІММ	Б									
	BCLR #xx:3, @ERd	В	7	۵	0 erd	0	7	2	ОІММ	0					
	BCLR #xx:3, @aa:8	М	7	ш	aps	S	7	2	0 IMM	0					
	BCLR #xx:3, @aa:16	Ф	9	∢	-	80		ä	abs		7	2	0 MMI 0		
	BCLR #xx:3, @aa:32	В	9	∢	3	8				abs	Si			2	2 0
	BCLR Rn,Rd	В	9	2	E	rd									
	BCLR Rn, @ERd	В	7	۵	0 erd	0	9	2	٤	0					
	BCLR Rn, @aa:8	В	7	ш	abs	S	9	2	E	0					
	BCLR Rn, @aa:16	В	9	∢	1	8		al	abs		9	2	n 0		
	BCLR Rn, @aa:32	ш	9	∢	က	80				aps	Si			9	7
BIAND	BIAND #xx:3,Rd	В	2	9	1 IMM	rd									
	BIAND #xx:3, @ERd	В	7	ပ	0 erd	0	7	9	1 IMM	0					
	BIAND #xx:3, @aa:8	В	7	ш	abs	S	2	9	1 IMM	0					
	BIAND #xx:3, @aa:16	В	9	⋖	1	0		al	abs		7 6	6 1	1 IMM 0		
	BIAND #xx:3, @aa:32	В	9	Α	3	0				abs	Sı			7	6 1
BILD	BILD #xx:3,Rd	В	2	7	1 IMM	rd									
	BILD #xx:3,@ERd	В	7	ပ	0 erd	0	2	7	1 IMM	0					
	BILD #xx:3,@aa:8	В	7	В	abs	S	7	7	1 IMM	0					
	BILD #xx:3,@aa:16	В	9	⋖	-	0		al	abs		7 7	7	1 IMM 0		
	BILD #xx:3,@aa:32	В	9	۷	3	0				abs	Sı			7	7 1
BIOR	BIOR #xx:3,Rd	В	7	4	1 IMM	rd									
	BIOR #xx:3, @ERd	В	7	ပ	0 erd	0	7	4	1 MM	0					
	BIOR #xx:3, @aa:8	В	7	ш	aps	S	7	4	1 IMM	0					
	BIOR #xx:3,@aa:16	В	9	Α	1	0		al	abs		7 7	4 1	1 IMM 0		
	BIOR #xx:3,@aa:32	В	9	∢	က	0				abs	S			7	4 1

Instruc-	Momonic	i									Instruction Format	tion F	ormat		
tion		Size		1st byte	2nd byte	yte	3rd	3rd byte	4th byte	oyte	5th byte		6th byte	7th byte	_
BIST	BIST #xx:3,Rd	В	9	7	1:IMM	ē									
	BIST #xx:3,@ERd	В	2	D	0 erd	0	9	7	1 IMM	0					
	BIST #xx:3,@aa:8	В	2	ш	abs	,,	9	7	1 IMM	0					
	BIST #xx:3,@aa:16	В	9	Α	1	8		a	abs		2 9	1::.	1 IMM 0		
	BIST #xx:3,@aa:32	В	9	Α	3	8				abs	S			2 9	1
BIXOR	BIXOR #xx:3,Rd	В	2	2	1 IMM	rd									
	BIXOR #xx:3, @ERd	В	2	ပ	0 erd	0	7	2	1 IMM	0					
	BIXOR #xx:3, @aa:8	В		ш	abs	"	7	2	1 IMM	0					
	BIXOR #xx:3, @aa:16	В	9	Α	τ-	0		a	abs		7 5		1 IMM 0		
	BIXOR #xx:3, @aa:32	В	9	A	3	0				abs	s			7 5	1
BLD	BLD #xx:3,Rd	В	2	7	OIIMM	ē									
	BLD #xx:3, @ERd	В	2	ပ	0 erd	0	7	7	о імм	0					
	BLD #xx:3, @aa:8	В	2	ш	abs	,,	7	7	о ІММ	0					
	BLD #xx:3, @aa:16	В	9	4	1	0		a	abs		7 7	0	0 MMI 0		
	BLD #xx:3, @aa:32	В	9	٧	3	0				abs	S			7 7	0
BNOT	BNOT #xx:3,Rd	В	2	1	ммі:0	rd									
	BNOT #xx:3,@ERd	В	2	D	0 erd	0	7	1	о імм	0					
	BNOT #xx:3,@aa:8	В	7	ь	abs	"	7	-	0 IMM	0					
	BNOT #xx:3,@aa:16	В	9	۷	<b>-</b>	8		מ	abs		7 1	0	0 MMI 0		
	BNOT #xx:3,@aa:32	В	9	Α	3	8				abs	S			7 1	0:1
	BNOT Rn,Rd	В	9	-	E	Б									
	BNOT Rn, @ERd	В	2	۵	0 erd	0	9	-	٤	0					
	BNOT Rn,@aa:8	В	2	ш	abs	"	9	-	٤	0					
	BNOT Rn,@aa:16	В	9	Α	۲	8		Ø	abs		6	_	rn 0		
	BNOT Rn,@aa:32	В	9	⋖	ъ	8				aps	s			9	_

Rev. 4.00 Feb 15, 2006 page 704 of 900 REJ09B0291-0400



Instruc-	Mnemonic	ů.								=	tructi	Instruction Format		
tion		317E	1st byte	oyte	2nd byte	3rd byte	yte	4th byte	yte	5th	5th byte	6th byte	74	7th byte
BOR	BOR #xx:3,Rd	В	7	4	DI MMI O									
	BOR #xx:3,@ERd	В	7	C	0 erd 0	2	4	о ІММ	0					
	BOR #xx:3,@aa:8	В	7	Ш	abs	7	4	о імм	0					
	BOR #xx:3,@aa:16	В	9	A	1 0		abs	S		7	4	O IMM O		
	BOR #xx:3,@aa:32	В	9	Α	0 ε				a¢	abs			7	4
BSET	BSET #xx:3,Rd	В	7	0	0 IMM rd									
	BSET #xx:3,@ERd	В	7	۵	0 erd 0	7	0	ОІММ	0					
	BSET #xx:3,@aa:8	В	7	ш	abs	7	0	O IMM	0					
	BSET #xx:3,@aa:16	В	9	4	1 8		abs	S		7	0	0 MMI 0		
	BSET #xx:3,@aa:32	В	9	⋖	3 8				ac	abs			7	0
	BSET Rn,Rd	В	9	0	r.									
	BSET Rn,@ERd	В	7	D	0 erd 0	9	0	Ŀ	0					
	BSET Rn,@aa:8	В	7	ш	abs	9	0	٤	0					
	BSET Rn,@aa:16	В	9	⋖	- 8		aps	S		9	0	0		
	BSET Rn,@aa:32	В	9	Α	8 8				ak	abs			9	0
BSR	BSR d:8	Ι	2	2	disp									
	BSR d:16	Ι	5	ပ	0 0		disp	ds						
BST	BST #xx:3,Rd	В	9	7	DIMM rd									
	BST #xx:3,@ERd	В	7	۵	0 erd 0	9	7	ммі о	0					
	BST #xx:3,@aa:8	В	7	ч	abs	9	7	ОІММ	0					
	BST #xx:3,@aa:16	В	9	⋖	1 8		aps	S		9	7	0 MMI 0		
	BST #xx:3,@aa:32	В	9	٧	3 8				aç	abs			9	7
BTST	BTST #xx:3,Rd	В	7	က	0 IMM rd									
	BTST #xx:3, @ERd	В	7	O	0 erd 0		3	0 IM	0					
	BTST #xx:3,@aa:8	В	7	ш	abs	7	3	0 IMM	0					
	BTST #xx:3, @aa:16	В	9	∢	1 0		abs	S		7	က	0 MMI 0		
	BTST #xx:3,@aa:32	В	9	Α	0 ε				ak	abs			7	3
	BTST Rn,Rd	В	9	3	rn rd									

Instruc-	Mnemonic	Size				İ		İ		İ	Ē	מכוכר	Instruction Format	at		
tion		OL.	1st	1st byte	2nd byte	oyte	3rd byte	yte	4th byte	yte	5th byte	yte	6th byte	yte	7th byte	6
BTST	BTST Rn,@aa:8	В	7	Ш	abs	S	9	3	E	0						
	BTST Rn,@aa:16	В	9	⋖	-	0		abs	(n		9	က	٤	0		
	BTST Rn,@aa:32	В	9	Α	3	0				abs	S				9	3
BXOR	BXOR #xx:3,Rd	В	7	2	опмм	rd										
	BXOR #xx:3,@ERd	В	7	С	0 erd	0	7	2 (	имі о	0						
	BXOR #xx:3,@aa:8	В	7	ш	abs	S	7	2	0 IMM	0						
	BXOR #xx:3,@aa:16	В	9	∢	-	0		aps	6		~	2	O:IMM	0		
	BXOR #xx:3,@aa:32	В	9	4	က	0				abs	s				, ,	5 0
CLRMAC	CLRMAC   CLRMAC	-	Can	not be	used in	the H8	Cannot be used in the H8S/2345 Group	Group								
CMP	CMP.B #xx:8,Rd	В	٨	г	IMM	Σ										
	CMP.B Rs,Rd	В	<b>-</b>	C	rs	Б										
	CMP.W #xx:16,Rd	Ν	7	6	2	rd		IMM	5							
	CMP.W Rs,Rd	8	<u>~</u>	۵	S	ō										
	CMP.L #xx:32,ERd	٦	7	٨	2	0 erd				IMM	5					
	CMP.L ERS,ERd	L	1	ч	1 ers 0 erd	0 erd										
DAA	DAA Rd	В	0	ч	0	p										
DAS	DAS Rd	В	1	Ь	0	rd										
DEC	DEC.B Rd	В	1	Α	0	rd										
	DEC.W #1,Rd	8	-	В	2	ъ										
	DEC.W #2,Rd	W	1	В	О	rd										
	DEC.L #1,ERd	Г	-	В	7	0 erd										
	DEC.L #2,ERd	L	_	В	ъ	0 erd										
DIVXS	DIVXS.B Rs,Rd	В	0	1	Ω	0	2	1	LS	ъ						
	DIVXS.W Rs,ERd	≷	0	-	Δ	0	2	3	. <u></u>	0 erd						
DIVXU	DIVXU.B Rs,Rd	В	2	-	ន	Þ										
	DIVXU.W Rs,ERd	≥	2	က	ន	0 erd										
EEPMOV	EEPMOV EEPMOV.B	Ι	7	В	2	ပ	2	6	∞	ш						
	EEPMOV.W	Ι	7	В	Δ	4	2	6	∞	ш						

Rev. 4.00 Feb 15, 2006 page 706 of 900 REJ09B0291-0400

Instruc-	Mnemonic	1									lust	ruction	Instruction Format	at		
tion		Size	1st	1st byte	2nd	2nd byte	3rd byte	yte	4th byte	yte	5th byte	yte	6th byte	yte	7th byte	_
EXTS	EXTS.W Rd	W	1	7	Q	гq										
	EXTS.L ERd	٦	1	7	Ь	0 erd										
EXTU	EXTU.W Rd	Μ	1	7	2	ъ										
	EXTU.L ERd	_	1	7	7	0 erd										
INC	INC.B Rd	В	0	٧	0	rd										
	INC.W #1,Rd	Μ	0	В	2	rd										
	INC.W #2,Rd	>	0	В	۵	Б										
	INC.L #1,ERd	_	0	В	7	0 erd										
	INC.L #2,ERd	٦	0	В	н	0 erd										
JMP	JMP @ERn	_	2	6	0 ern	0										
	JMP @aa:24	١	2	⋖			abs	"								
	JMP @ @aa:8	I	5	В	a	abs										
JSR	JSR @ERn	Ι	2	D	uıə 0	0										
	JSR @aa:24	Ι	2	Е			abs									
	JSR @@aa:8	1	5	Ь	а	abs										
LDC	LDC #xx:8,CCR	В	0	7	ΔI	IMM										
	LDC #xx:8,EXR	В	0	-	4	-	0	7	IMM	Σ						
	LDC Rs,CCR	Ф	0	က	0	ន										
	LDC Rs,EXR	В	0	3	-	হ										
	LDC @ERs,CCR	Ν	0	1	4	0	9	6	0 ers	0						
	LDC @ERs,EXR	>	0	-	4	1	9	6	0 ers	0						
	LDC @(d:16,ERs),CCR	>	0	-	4	0	9	ш	0 ers	0		disp	۵			
	LDC @(d:16,ERs),EXR	8	0	1	4	1	9	Ь	0 ers	0		disp	d.			
	LDC @(d:32,ERs),CCR	≥	0	_	4	0	7	æ	0 ers	0	9	В	7	0		
	LDC @(d:32,ERs),EXR	8	0	-	4	-	7	8	0 ers	0	9	В	2	0		
	LDC @ERs+,CCR	≥	0	-	4	0	9	۵	0 ers	0						
	LDC @ERs+,EXR	Λ	0	1	4	1	9	D	0 ers	0						
	LDC @aa:16,CCR	>	0	-	4	0	9	В	0	0		disp	٩			

Instruc-	Mnemonic										Instruction	Instruction Format		
tion		oize		1st byte	2nd	2nd byte	3rd byte	oyte	4th	4th byte	5th byte	6th byte	7th byte	
LDC	LDC @aa:32,CCR	×	0	-	4	0	9	В	7	0		at	abs	
	LDC @aa:32,EXR	W	0	1	4	1	9	В	2	0		ak	abs	
LDM	LDM.L @SP+, (ERn-ERn+1)	٦	0	1	1	0	9	٥	7	0:em+1				
	LDM.L @SP+, (ERn-ERn+2)	_	0	-	7	0	9	۵	7	0:em+2				
	LDM.L @SP+, (ERn-ERn+3)	٦	0	-	က	0	9	٥	7	0 ern+3				
LDMAC	LDMAC ERS, MACH	٦	Can	not be	used in	Cannot be used in the H8S/2345 Group	S/2345	Group						
	LDMAC ERS, MACL	٦												
MAC	MAC @ERn+, @ERm+	Ι												
MOV	MOV.B #xx:8,Rd	В	ь	Þ	≥	IMM								
	MOV.B Rs,Rd	В	0	ပ	S.	5								
	MOV.B @ERs,Rd	В	9	80	0 ers	5								
	MOV.B @(d:16,ERs),Rd	В	9	ш	0 ers	5		disp	۵					
	MOV.B @(d:32,ERs),Rd	В	7	∞	0 ers	0	9	4	7	5		di	disp	
	MOV.B @ERs+,Rd	В	9	ပ	0 ers	Б								
	MOV.B @aa:8,Rd	В	2	ъ	al	abs								
	MOV.B @aa:16,Rd	В	9	Α	0	rd		abs	S					
	MOV.B @aa:32,Rd	В	9	٧	2	rd				abs	6			
	MOV.B Rs, @ERd	В	9	∞	1 erd	হ								
	MOV.B Rs, @(d:16,ERd)	В	9	ш	1 erd	গ্ৰ		disp	۵					
	MOV.B Rs, @(d:32,ERd)	В	7	œ	0 erd	0	9	⋖	⋖	S		g	dsip	
	MOV.B Rs,@-ERd	В	9	ပ	1 erd	LS.								
	MOV.B Rs, @aa:8	В	3	ſS	a	abs								
	MOV.B Rs,@aa:16	В	9	∢	ω	গ		aps	S					
	MOV.B Rs, @aa:32	В	9	⋖	⋖	হ				aps				
	MOV.W #xx:16,Rd	≥	7	6	0	5		MM	5					
	MOV.W Rs,Rd	≥	0	۵	rs.	5								
	MOV.W @ERs,Rd	Μ	9	6	0 ers	rd								
	MOV.W @(d:16,ERs),Rd	M	9	ш	0 ers	ъ		disp	۵					
	MOV W @(d:32 FRs) Rd	W	7	8	0 ers	O	9	В	2	בי		dis	disp	

Rev. 4.00 Feb 15, 2006 page 708 of 900 REJ09B0291-0400



	Instruc-	Mnemonic	Si.								INSTRUCTION	nstruction Format		Ţ
	tion		2	1st	1st byte	2nd byte	byte	3rd byte	oyte	4th byte	5th byte	6th byte	7th byte	
	MOV	MOV.W @ERs+,Rd	≥	9	О	0 ers	5							
		MOV.W @aa:16,Rd	Μ	9	В	0	rd		abs	s				
		MOV.W @aa:32,Rd	>	9	В	2	ъ			to	abs			
		MOV.W Rs, @ERd	>	9	6	1 erd	গ্ৰ							
		MOV.W Rs, @(d:16,ERd)	٨	9	F	1 erd	rs		disp	d.				
		MOV.W Rs, @(d:32,ERd)	8	7	8	0 erd	0	9	В	A rs		ġ	disp	
		MOV.W Rs, @-ERd	Ν	9	D	1 erd	ß							
		MOV.W Rs,@aa:16	Ν	9	В	8	rs		abs	S				
		MOV.W Rs, @aa:32	>	9	В	A	S			w	abs			
		MOV.L #xx:32,Rd	_	7	А	0	0 erd			ı	IMM			
		MOV.L ERS,ERd	_	0	F	1 ers 0 erd	0 erd							
		MOV.L @ERS,ERd	٦	0	1	0	0	9	6	0 ers 0 erd				
7		MOV.L @(d:16,ERs),ERd	٦	0	1	0	0	9	ш	0 ers 0 erd		dsip		
<u> </u>		MOV.L @(d:32,ERs),ERd	_	0	1	0	0	7	8	0 ers 0	9 9	2 0 erd		
<u> </u>		MOV.L @ERS+,ERd	٦	0	1	0	0	9	0	0 ers 0 erd				
_		MOV.L @aa:16 ,ERd	٦	0	1	0	0	9	В	0 0 erd		abs		
_		MOV.L @aa:32 ,ERd	Γ	0	1	0	0	9	В	2 0 erd		al	abs	
		MOV.L ERs, @ERd	٦	0	1	0	0	9	6	1 erd 0 ers				
Re		MOV.L ERs, @(d:16,ERd)	_	0	-	0	0	9	ш	1 erd 0 ers		disp		
٧. ٠		MOV.L ERs, @(d:32,ERd)*	_	0	1	0	0	7	8	0 erd 0	9	A 0 ers		
4.0		MOV.L ERs, @-ERd	_	0	-	0	0	9	Δ	1 erd 0 ers				
0		MOV.L ERs,@aa:16	٦	0	1	0	0	9	В	8 0 ers		abs		
Fel		MOV.L ERs,@aa:32	_	0	1	0	0	9	В	A 0 ers		al	abs	
o 1	MOVFP	MOVFPE MOVFPE @aa:16,Rd	В	Can	not be	Cannot be used in the H8S/2345 Group	the H8	\$/2345	Group					
5, 2	MOVTP	MOVTPE NOVTPE Rs, @aa:16	В											
200	MULXS	MULXS.B Rs,Rd	В	0	1	ပ	0	2	0	rs rd				
)6 RE		MULXS.W Rs,ERd	≥	0	-	O	0	2	7	rs 0 erd				
pag J09	MULXU	MULXU.B Rs,Rd	М	2	0	S	5							

Instriig-											Instruction Format	n Format		Г
tion	MITERIORIC	Size	1st byte	oyte	2nd	2nd byte	3rd byte	•	4th byte		5th byte	6th byte	7th byte	_
NEG	NEG.B Rd	В	-	7	∞	2								
	NEG.W Rd	8	_	7	6	ъ								
	NEG.L ERd	٦	1	7	В	0 erd								
NOP	NOP	_	0	0	0	0								
NOT	NOT.B Rd	В	1	7	0	ъ								
	NOT.W Rd	۸	-	7	1	ъ								
	NOT.L ERd	_	-	7	3	0 erd								
OR	OR.B #xx:8,Rd	В	S	rd	2	IMM								
	OR.B Rs,Rd	В	1	4	rs	ъ								
	OR.W #xx:16,Rd	>	7	6	4	ъ		MM	V V					
	OR.W Rs,Rd	Μ	9	4	rs	2								
	OR.L #xx:32,ERd	٦	7	A	4	0 erd				MM				
	OR.L ERS,ERd	٦	0	1	ш	0	9	4 0	0 ers 0 erd	erd				
ORC	ORC #xx:8,CCR	В	0	4	4	IMM								
	ORC #xx:8,EXR	В	0	1	4	1	7 0	4	IMM					
POP	POP.W Rn	Μ	9	D	7	E								
	POP.L ERn	٦	0	1	0	0	9	٥	7 0 ern	ərn				
PUSH	PUSH.W Rn	8	9	D	ч	٤								
	PUSH.L ERn	٦	0	1	0	0	9	D	F 0 ern	ərn				
ROTL	ROTL.B Rd	В	1	2	8	rd								
	ROTL.B #2, Rd	В	1	2	C	p								
	ROTL.W Rd	≥	-	2	6	Б								
	ROTL.W #2, Rd	>	1	2	Ω	Þ								
	ROTL.L ERd	_	~	2	ш	0 erd								
	ROTL.L #2, ERd	_	_	2	ш	0 erd								

Rev. 4.00 Feb 15, 2006 page 710 of 900 REJ09B0291-0400



ROTR.B Rd ROTR.B Rd ROTR.W Rd ROTR.W R2, Rd ROTR.L ERd ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L RD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD ROTR.L BRD R	Instruc-	Mnemonic	i							Instructio	Instruction Format		
ROTR.B Rd         B         1         3         8           ROTR.B #2, Rd         B         1         3         C           ROTR.W #2, Rd         W         1         3         9           ROTR.L ERd         L         1         3         F           ROTR.L B #2, Rd         B         1         2         4           ROTX.L B #2, Rd         B         1         2         4           ROTX.L ERd         L         1         2         7           ROTX.L ERd         L         1         2         7           ROTX.L ERd         L         1         2         7           ROTX.L ERd         L         1         2         7           ROTX.L ERd         L         1         2         7           ROTX.L ERd         W         1         3         7           ROTX.R.B #2, Rd         W         1         3         7           ROTX.R.W #2, ERd         L         1         3         7           RTE         -         5         4         7           SHAL.B #2, Rd         B         1         0         9           SHAL.W #2, Rd         W<	tion		azic		oyte	2nd	byte	3rd byte	4th byte	5th byte	6th byte	7th byte	_
ROTR.B #2, Rd         B         1         3         C           ROTR.W Rd         W         1         3         9           ROTR.L ERd         L         1         3         B           ROTR.L B #2, Rd         B         1         2         4           ROTX.L B #2, Rd         W         1         2         4           ROTX.L ERd         L         1         2         7           ROTX.L ERd         L         1         2         7           ROTX.L ERd         L         1         2         7           ROTX.L ERd         L         1         2         7           ROTX.L B #2, Rd         B         1         3         4           ROTX.R.B #2, Rd         B         1         3         5           ROTX.R.B #2, Rd         L         1         3         7           RTE         -         5         6         7           RTS         -         5         4         7           SHAL.B #2, Rd         B         1         0         9           SHAL.W #2, Rd         W         1         0         D           SHAL.L #2, ERd         L <td>ROTR</td> <td>ROTR.B Rd</td> <td>В</td> <td>-</td> <td>3</td> <td>80</td> <td>5</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	ROTR	ROTR.B Rd	В	-	3	80	5						
ROTR.W Rd         W         1         3         9           ROTR.L #2, Rd         W         1         3         D           ROTR.L #2, ERd         L         1         3         F           ROTR.L #2, ERd         L         1         3         F           ROTX.L B #2, Rd         W         1         2         1           ROTX.L ERd         L         1         2         7           ROTX.L ERd         L         1         2         7           ROTX.L ERd         L         1         2         7           ROTX.L ERd         L         1         2         7           ROTX.R.B #2, Rd         B         1         3         4           ROTX.R.B #2, Rd         W         1         3         7           ROTX.R.B #2, Rd         W         1         3         7           ROTX.R.B #2, Rd         W         1         3         7           RTE         -         5         4         7           SHAL.B #2, Rd         B         1         0         9           SHAL.W #2, Rd         W         1         0         9           SHAL.L #2, ERd		ROTR.B #2, Rd	В	-	3	ပ	5						
ROTR.W#2, Rd   W   1   3   D		ROTR.W Rd	8	1	3	6	5						
ROTR.L.ERd		ROTR.W #2, Rd	>	-	3	۵	5						
ROTR.L.#2, ERd		ROTR.L ERd	_	-	3		0 erd						
ROTXLBRd   B 1 2 0 4		ROTR.L #2, ERd	_	-	က		0 erd						
ROTXL.B.#2, Rd         B         1         2         4           ROTXL.W Rd         W         1         2         1           ROTXL.W #2, Rd         W         1         2         5           ROTXL.L #2, ERd         L         1         2         7           ROTXR.B #2, Rd         B         1         3         4           ROTXR.W #2, Rd         W         1         3         5           ROTXR.L #2, ERd         L         1         3         7           RTE          5         6         7           RTS          5         4         7           SHAL.B #2, Rd         B         1         0         9           SHAL.W #2, Rd         W         1         0         9           SHAL.L #2, ERd         L         1         0         9	ROTXL	ROTXL.B Rd	В	1	2	0	5						
ROTXL.WRd         W         1         2         1           ROTXL.W#2.Rd         W         1         2         5           ROTXLLERd         L         1         2         3           ROTXLL#2,ERd         L         1         2         7           ROTXR.B R2, Rd         B         1         3         4           ROTXR.W #2, Rd         W         1         3         7           ROT         RTE         L         1         3         7           RTE         L         1         3         7           RTS         L         5         6         7           RTS         L         5         4         7           SHAL.B #2, Rd         B         1         0         9           SHAL.W #2, Rd         W         1         0         9           SHAL.L #2, ERd         L         1         0         B		ROTXL.B #2, Rd	В	-	2	4	5						
ROTXL.W #2, Rd         W         1         2         5           ROTXLLERd         L         1         2         3           ROTXLLERd         L         1         2         7           ROTXR.B #2, Rd         B         1         3         4           ROTXR.W #2, Rd         W         1         3         1           ROTXR.L ERd         L         1         3         7           RTE         -         5         6         7           RTS         -         5         4         7           SHAL.B #2, Rd         B         1         0         8           SHAL.W #2, Rd         W         1         0         9           SHAL.L #2, ERd         L         1         0         9           SHAL.L #2, ERd         L         1         0         0         9		ROTXL.W Rd	>	-	2	-	5						
ROTXLLERd         L         1         2         3           ROTXLL#2.ERd         L         1         2         7           ROTXR.B #2, Rd         B         1         3         4           ROTXR.W #2, Rd         W         1         3         1           ROTXR.L ERd         L         1         3         5           ROTXR.L #2, ERd         L         1         3         7           RTE         —         5         6         7           RTS         —         5         4         7           SHAL.B #2, Rd         B         1         0         8           SHAL.W #2, Rd         W         1         0         D           SHAL.L #2, ERd         L         1         0         B		ROTXL.W #2, Rd	8	-	2	2	Б						
ROTXLL #2, ERd         L         1         2         7           ROTXR.B #2, Rd         B         1         3         4           ROTXR.W #2, Rd         W         1         3         1           ROTXR.W #2, Rd         W         1         3         5           ROTXR.L ERd         L         1         3         7           RTE         —         5         6         7           RTS         —         5         4         7           SHAL.B #2, Rd         B         1         0         8           SHAL.W #2, Rd         W         1         0         9           SHAL.L #2, ERd         L         1         0         B		ROTXL.L ERd	_	-	2		0 erd						
R ROTXR.B Rd B 1 3 4 ROTXR.B #2, Rd B 1 3 4 ROTXR.W Rd W 1 3 1 ROTXR.L ERd L 1 3 5 ROTXR.L #2, ERd L 1 3 7 RTE 5 6 7 RTE 5 6 7 RTS 5 6 7 SHAL.B #2, Rd B 1 0 C SHAL.W Rd W 1 0 9 SHAL.W Rd W 1 0 9 SHAL.W Rd W 1 0 9 SHAL.W Rd W 1 0 6 SHAL.W Rd W 1 0 6 SHAL.W Rd W 1 0 6 SHAL.W Rd W 1 0 6 SHAL.W Rd W 1 0 6 SHAL.W Rd W 1 0 6 SHAL.L ERd L 1 0 F SHAL.L ERd L 1 0 F		ROTXL.L #2, ERd	Г	1	2		0 erd						
ROTXR.B#2, Rd         B         1         3         4           ROTXR.W Rd         W         1         3         1           ROTXR.W #2, Rd         W         1         3         5           ROTXR.L ERd         L         1         3         7           RTE         —         5         6         7           RTS         —         5         4         7           SHAL.B Rd         B         1         0         8           SHAL.W Rd         W         1         0         9           SHAL.W #2, Rd         W         1         0         D           SHAL.L ERd         L         1         0         B           SHALL, ERd         L         1         0         F	ROTXR	ROTXR.B Rd	В	1	3	0	Б						
ROTXR.W Rd         W         1         3         5           ROTXR.L ERd         L         1         3         5           ROTXR.L ERd         L         1         3         7           RTS         C         5         6         7           RTS         C         5         4         7           SHAL.B Rd         B         1         0         8           SHAL.W Rd         W         1         0         0           SHAL.W #2, Rd         W         1         0         D           SHAL.L ERd         L         1         0         B           SHAL.L ERd         L         1         0         F		ROTXR.B #2, Rd	В	-	3	4	5						
ROTXR.W #2, Rd         W         1         3         5           ROTXR.L ERd         L         1         3         3         3           ROTXR.L #2, ERd         L         1         3         7           RTS         —         5         6         7           RTS         —         5         4         7           SHAL.B Rd         B         1         0         8           SHAL.B #2, Rd         B         1         0         C           SHAL.W #2, Rd         W         1         0         9           SHAL.L ERd         L         1         0         B           SHAL.L ERd         L         1         0         F		ROTXR.W Rd	Ν	1	3	1	p						
ROTXR.LERd         L         1         3         3           ROTXR.L#2, ERd         L         1         3         7           RTE         —         5         6         7           RTS         —         5         4         7           SHAL.B Rd         B         1         0         8           SHAL.W Rd         W         1         0         C           SHAL.W Rd         W         1         0         9           SHAL.LERd         L         1         0         B           SHAL.L#2, ERd         L         1         0         F		ROTXR.W #2, Rd	8	1	3	2	5						
ROTXR.L#2, ERd         L         1         3         7           RTE         —         5         6         7           RTS         —         5         4         7           SHAL.BRd         B         1         0         8           SHAL.WRd         W         1         0         C           SHAL.WRZ         W         1         0         9           SHAL.LERd         L         1         0         B           SHAL.L#2, ERd         L         1         0         F		ROTXR.L ERd	_	-	3		0 erd						
RTE         —         5         6         7           RTS         —         5         4         7           SHAL.B #2, Rd         B         1         0         8           SHAL.W Rd         W         1         0         C           SHAL.W #2, Rd         W         1         0         D           SHAL.L ERd         L         1         0         D           SHAL.L #2, FRd         L         1         0         F		ROTXR.L #2, ERd	Г	1	3		0 erd						
RTS         —         5         4         7           SHAL.B #2, Rd         B         1         0         8           SHAL.W Rd         W         1         0         9           SHAL.W #2, Rd         W         1         0         9           SHAL.LERd         L         1         0         B           SHAL.LERd         L         1         0         F	RTE	RTE	Ι	2	9	7	0						
SHAL.B Rd       B       1       0       8         SHAL.W Rd       B       1       0       C         SHAL.W Rd       W       1       0       9         SHAL.W #2, Rd       W       1       0       D         SHAL.L ERd       L       1       0       B         SHAL.L #2, ERd       L       1       0       F	RTS	RTS	Τ	2	4	7	0						
	SHAL	SHAL.B Rd	В	1	0	8	ъ						
W W 1		SHAL.B #2, Rd	В	-	0	ပ	2						
W 1 1 0 0 0 L		SHAL.W Rd	>	-	0	6	Б						
L 1 0 B		SHAL.W #2, Rd	8	1	0	۵	Б						
L 1 0 F		SHAL.L ERd	_	-	0		0 erd						
		SHAL.L #2, ERd	_	-	0	- 1	0 erd						

Instruc-	Momonic	į									Instr	uction	Instruction Format	at		
tion		Size		1st byte	2nd	2nd byte	3rd byte		4th byte	/te	5th byte	'te	6th byte	yte	7th byte	Ľ
SHAR	SHAR.B Rd	В	_	1	∞	5										
	SHAR.B #2, Rd	В	-	1	၁	Þ										
	SHAR.W Rd	>	-	1	6	Þ										
	SHAR.W #2, Rd	≥	-	1	۵	5										
	SHAR.L ERd	٦	1	1	В	0 erd										
	SHAR.L #2, ERd	_	_	1	ш	0 erd										
SHLL	SHLL.B Rd	В	-	0	0	Þ										
	SHLL.B #2, Rd	Ф	-	0	4	5										
	SHLL.W Rd	≥	-	0	-	5										
	SHLL.W #2, Rd	≥	-	0	2	5										
	SHLL.L ERd	_	-	0	က	0 erd										
	SHLL.L #2, ERd	٦	_	0	7	0 erd										
SHLR	SHLR.B Rd	В	1	1	0	ъ										
	SHLR.B #2, Rd	В	1	1	4	rd										
	SHLR.W Rd	>	-	1	-	ъ										
	SHLR.W #2, Rd	×	1	1	2	p										
	SHLR.L ERd	٦	1	1	3	0 erd										
	SHLR.L #2, ERd	٦	_	1	7	0 erd										
SLEEP	SLEEP	_	0	1	8	0										
STC	STC.B CCR,Rd	В	0	2	0	rd										
	STC.B EXR,Rd	В	0	2	-	Þ										
	STC.W CCR,@ERd	>	0	1	4	0	6 9		1 erd	0						
	STC.W EXR, @ERd	Ν	0	1	4	1	6 9		1 erd	0						
	STC.W CCR, @(d:16,ERd)	Ν	0	1	4	0	9 F		1 erd	0		disp	۵			
	STC.W EXR,@(d:16,ERd)	≥	0	1	4	-	9		1 erd	0		disp	٩			
	STC.W CCR, @(d:32,ERd)	≥	0	1	4	0	7 8		0 erd	0	9	В	∢	0		
	STC.W EXR,@(d:32,ERd)	Μ	0	1	4	-	8 /		0 erd	0	9	В	∢	0		
	STC.W CCR,@-ERd	≥	0	-	4	0	9		1 erd	0						
	STC W EXR @-FRd	M	С	1	4	,	9	1	1 erd	С						

Rev. 4.00 Feb 15, 2006 page 712 of 900 REJ09B0291-0400

											Instruction Format	n Format		Т
instruc-	Mnemonic	Size	;		,		:		;					T.
tion			1st byte	yte	2nd byte	byte	3rd byte	yte	4th	4th byte	5th byte	6th byte	7th byte	7
STC	STC.W CCR, @aa:16	≥	0	-	4	0	9	В	∞	0	at	abs		
	STC.W EXR,@aa:16	Μ	0	1	4	1	9	В	8	0	ak	abs		
	STC.W CCR,@aa:32	٨	0	1	4	0	9	В	A	0		abs	S	
	STC.W EXR,@aa:32	Ν	0	1	4	1	9	В	Α	0		abs	S	
STM	STM.L(ERn-ERn+1), @-SP	_	0	1	-	0	9	۵	ш	0 ern				
	STM.L (ERn-ERn+2), @-SP	٦	0	1	2	0	9	D	ш	0 ern				
	STM.L (ERn-ERn+3), @-SP	٦	0	1	3	0	9	D	ш	0 ern				
STMAC	STMAC MACH,ERd	_	Canr	ot be	nsed in	Cannot be used in the H8S/2345 Group	S/234	Group						
	STMAC MACL,ERd	_												
SUB	SUB.B Rs,Rd	В	1	8	rs	rd								
	SUB.W #xx:16,Rd	≥	7	6	က	ā		≅	MM					
	SUB.W Rs,Rd	Μ	1	6	rs	rd								
	SUB.L #xx:32,ERd	٦	7	A	3	0 erd				IMM	M			
	SUB.L ERS,ERd	٦	1	A	1 ers	1 ers 0 erd								
SUBS	SUBS #1,ERd	٦	1	В	0	0 erd								
	SUBS #2,ERd	٦	-	В	8	0 erd								
	SUBS #4,ERd	_	1	В	6	0 erd								
SUBX	SUBX #xx:8,Rd	В	В	гd	IMM	M								
	SUBX Rs,Rd	В	1	Е	rs	rd								
TAS	TAS @ERd	В	0	1	В	0	7	В	0 erd	၁				
TRAPA	TRAPA #x:2	1	2	7	00 IMM	0								
XOR	XOR.B #xx:8,Rd	В	٥	rd	IMM	M								
	XOR.B Rs,Rd	В	-	5	rs	ъ								
	XOR.W #xx:16,Rd	8	7	6	2	rd		M	IMM					
	XOR.W Rs,Rd	≥	9	2	ទ	Б								
	XOR.L #xx:32,ERd	٦	7	٨	2	0 erd				IMM	M			
	XOR.L ERs,ERd	_	0	1	Ь	0	9	5	0 ers	0 ers 0 erd				



Inctrio								Instructio	Instruction Format		
tion	Mnemonic	Size	'	1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	
XORC	XORC #xx:8,CCR	В	0	2	MMI						
	XORC #xx:8,EXR	В	0	1	4 1	9 0	IMM				
Note: *	Bit 7 of the 4th byte of the MOV.L ERs, @(d:32,ERd) instruction can be either 1 or 0.	he M	OV.L	ERs, (	@(d:32,ERc	d) instructior	רan be eith	er 1 or 0.			
Legend:	Immediate data (2, 3, 8, 46, or 32 hits)	) etek	ر م م	7	r 32 hite)						
abs:	Absolute address (8, 16, 27, or 32 bits) Pisalsoment (8, 16, 27, bits)	Idres:	s (8, 1 16, 0, 1	6, 24,	or 32 bits)						
usp. rs, rd, rn: ers, erd,	ern, erm:	in (6, 1) d (4, 1) d (4, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d (5, 1) d	bits sp bits sp bits sp	ecifyir ecifyir ecifyir th, and	ts <i>)</i> ng an 8-bit c ng an addre 1 ERm.)	or 16-bit reg	Displacement (e., fo, or 32 bits) Register field (4 bits specifying an 8-bit or 16-bit register. The symbols rs, rd, and rn correspond to opt Register field (3 bits specifying an address register or 32-bit register. The symbols ers, erd, ern, and e symbols ERs, ERd, ERn, and ERm.)	mbols rs, rc ster. The sy	1, and rn cor mbols ers, e	respond to erd, ern, an	op d e
The regis	The register fields specify general registers as follows.	a⊟re	gisters	as fol	lows.						
Add 32-B	Address Register 32-Bit Register		7	6-Bit F	16-Bit Register		8-Bit	8-Bit Register			
Register Field	r General Register	1 14 14	Register Field	ē	General Register	_ <b>.</b>	Register Field	General Register	  - 5		
000	ER0		0000		RO		0000	ROH			
001	ER1	J	0001		R 1		1000	R1H			
•	•		•		•		•	•			
•	•		•		•		•	•			
•	•		•		•		•	•			
111	ER7	J	0111		R7		0111	R7H			
		_	1000		Е0		1000	ROL			
		_	1001		П		1001	R1L			
			•		•		•	•			
			•		•		•	•			
		_	• 1111		• E7		• 1111	• R7L			



										:		,			
Instruc	Instruction code	1st k	1st byte	2nd byte BH BL		1		<ul> <li>Instruction when most significant bit of BH is 0.</li> <li>Instruction when most significant bit of BH is 1.</li> </ul>	n when m n when m	Instruction when most significant bit of BH is 0. Instruction when most significant bit of BH is 1.	ant bit of E ant bit of E	3H is 0. 3H is 1.			
A H A	0	-	2	က	4	2	9	7	80	6	4	В	ပ	٥	
0	NOP	Table A.3(2)	STC *	*LDC	ORC ORC	XORC	ANDC	ПС	AI	ADD	Table A.3(2)	Table A.3(2)	W	MOV	₹
-	Table A.3(2)	Table A.3(2)	Table A.3(2)	⊢∢	R	XOR	AND	Table A.3(2)	เร	SUB	Table A.3(2)	Table A.3(2)	S	CMP	S
2								MOV	8 >						
ო								2	j						
4	BRA	BRN	표	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE	BLT	В
2	MULXU	DIVXU	MULXU	DIVXU	RTS	BSR	RTE	TRAPA	Table A.3(2)		JMP		BSR		J
9	E C	Ę.	<u> </u>	i i	g	XOR	_	BST		MOV	Table A.3(2)			MOV	
7	BSE	BNO	BCLK	B 0	BOR I	BXOR R	BAND BIAN	BLD SILD	MOV	Table A.3(2)	Table A.3(2)	EEPMOV		Tab	Table A.
80								AE	ADD						
ი								Ā	ADDX						
∢								S	CMP						
Δ								SUBX	BX BX						
ပ								Ō	OR						
Δ								×	XOR						
ш								AND	9						
ш								MC	MOV						
Note:	Note: * Cannot be used in the H8S/2345 Group.	be used in	the H8S/	2345 Grou	dn.										

ပ	Table A.3(3)	ADD		MOV	SHAL	SHAR	ROTL	ROTR		SUB		CMP	BGE	MOVTPE		
В		ΑΓ		W					NEG	เร		Ö	BMI			
٨	CLRMAC*												BPL	MOV		
6			ADDS		AL	AR	긭	TR	NEG		SUBS		BVS			
8	SLEEP		AD		SHAL	SHAR	ROTL	ROTR	Ä		SU		BVC	MOV		
7			INC		SHLL	SHLR	ROTXL	ROTXR	EXTU		DEC		BEQ			
9	MAC*												BNE		AND	AND
5			INC						EXTU		DEC		BCS		XOR	XOR
4	LDC				SHLL	SHLR	ROTXL	ROTXR					BCC	MOVFPE*	OR	OR
3	STM								NOT				BLS	Table A.3(4)	SUB	SUB
2													BHI	MOV	CMP	CMP
1	LDM				∃	SHLR	ROTXL	ROTXR	)T				BRN	Table A.3(4)	ADD	ADD
0	MOV	INC	ADDS	DAA	SHLL	Ж	RO	RO	NOT	DEC	SUBS	DAS	BRA	MOV	MOV	MOV
AH AL	01	0A	0B	0F	10	11	12	13	17	1A	18	1F	58	6A	79	7A
006		je 7	16 c	of 90	00											

Rev. 4.00 Feb 15, 2006 REJ09B0291-0400 RENESAS

Instruction code

В 2nd byte


 $\mathsf{A}\mathsf{F}$ 1st byte

표

Instruction code		1st byte	2nd byte	ıte	3rd byte	4th	4th byte			Į,	N	— Instruct	Instruction whe
	AH	AL	ВН	BL CI	СН СГ	DH	DL					<ul><li>Instruction whe</li></ul>	ion whe
CL AHAL BH BL CH	0	1	2	3	4	5	9	7	8	6	А	В	C
01C05	MULXS		MULXS										
01D05		DIVXS		DIVXS									
01F06					S.	XOR	AND						
7Cr06*1				BTST									
7Cr07*1				BTST	BOR BIOR	BXOR BIXOF	BAND	BLD					
7Dr06*1	BSET	BNOT	BCLR					BST					
7Dr07*1	BSET	BNOT	BCLR										
7Eaa6*²				BTST									
7Eaa7*2				BTST	BOR	3XOR BIXOF	BAND BIAN	BLD					
7Faa6*²	BSET	BNOT	BCLR					BST BIST					
7Faa7*2	BSET	BNOT	BCLR										
Notes: 1. r is the register specification field.	he registe	r specific	ation field.										

2. aa is the absolute address specification. Rev. 4.00 Feb 15, 2006 pag REJ09





Rev. 4.00 Feb 15, 2006 page 718 of 900 REJ09B0291-0400



Examples: Advanced mode, program code and stack located in external memory, onsupporting modules accessed in two states with 8-bit bus width, external devices acce

states with one wait state and 16-bit bus width.

1. BSET #0, @FFFFC7:8

$$I = L = 2$$
,  $J = K = M = N = 0$ 

From table A.4:

$$S_{1} = 4, S_{1} = 2$$

Number of states required for execution =  $2 \times 4 + 2 \times 2 = 12$ 

2. JSR @@30

$$I = J = K = 2, L = M = N = 0$$

From table A.4:

$$S_{I} = S_{I} = S_{K} = 4$$

Number of states required for execution =  $2 \times 4 + 2 \times 4 + 2 \times 4 = 24$ 

Dianich address read	$\mathbf{O}_{\mathbb{J}}$						
Stack operation	$S_{\kappa}$	_					
Byte data access	S <sub>L</sub>	_	2		2	3 + m	
Word data access	S <sub>M</sub>	_	4		4	6 + 2m	
nternal operation	S <sub>N</sub>	1	1	1	1	1	1

Legend:

m: Number of wait states inserted into external device access

Rev. 4.00 Feb 15, 2006 page 720 of 900 REJ09B0291-0400

	ADD.W Rs,Rd	1	
	ADD.L #xx:32,ERd	3	
	ADD.L ERs,ERd	1	
ADDS	ADDS #1/2/4,ERd	1	
ADDX	ADDX #xx:8,Rd	1	
	ADDX Rs,Rd	1	
AND	AND.B #xx:8,Rd	1	
	AND.B Rs,Rd	1	
	AND.W #xx:16,Rd	2	
	AND.W Rs,Rd	1	
	AND.L #xx:32,ERd	3	
	AND.L ERs,ERd	2	
ANDC	ANDC #xx:8,CCR	1	
	ANDC #xx:8,EXR	2	
BAND	BAND #xx:3,Rd	1	
	BAND #xx:3,@ERd	2	1
	BAND #xx:3,@aa:8	2	1
	BAND #xx:3,@aa:16	3	1
	BAND #xx:3,@aa:32	4	1
Bcc	BRA d:8 (BT d:8)	2	
	BRN d:8 (BF d:8)	2	
	BHI d:8	2	
	BLS d:8	2	
	BCC d:8 (BHS d:8)	2	
	BCS d:8 (BLO d:8)	2	
	BNE d:8	2	

2

2

BEQ d:8

BVC d:8

	BLI 0:8	2	
	BGT d:8	2	
	BLE d:8	2	
	BRA d:16 (BT d:16)	2	
	BRN d:16 (BF d:16)	2	
	BHI d:16	2	
	BLS d:16	2	
	BCC d:16 (BHS d:16)	2	
	BCS d:16 (BLO d:16)	2	
	BNE d:16	2	
	BEQ d:16	2	
	BVC d:16	2	
	BVS d:16	2	
	BPL d:16	2	
	BMI d:16	2	
	BGE d:16	2	
	BLT d:16	2	
	BGT d:16	2	
	BLE d:16	2	
BCLR	BCLR #xx:3,Rd	1	
	BCLR #xx:3,@ERd	2	2
	BCLR #xx:3,@aa:8	2	2
	BCLR #xx:3,@aa:16	3	2
	BCLR #xx:3,@aa:32	4	2
	BCLR Rn,Rd	1	
	BCLR Rn,@ERd	2	2

2

3

4

Rev. 4.00 Feb 15, 2006	page 722 of 900
REJ09B0291-0400	

BCLR Rn,@aa:8

BCLR Rn,@aa:16

BCLR Rn,@aa:32

2

	BILD #xx:3,@aa:16	3	
	BILD #xx:3,@aa:32	4	
BIOR	BIOR #xx:8,Rd	1	
	BIOR #xx:8,@ERd	2	
	BIOR #xx:8,@aa:8	2	
	BIOR #xx:8,@aa:16	3	
	BIOR #xx:8,@aa:32	4	
BIST	BIST #xx:3,Rd	1	
	BIST #xx:3,@ERd	2	
	BIST #xx:3,@aa:8	2	
	BIST #xx:3,@aa:16	3	
	BIST #xx:3,@aa:32	4	
BIXOR	BIXOR #xx:3,Rd	1	
	BIXOR #xx:3,@ERd	2	
	BIXOR #xx:3,@aa:8	2	
	BIXOR #xx:3,@aa:16	3	
	BIXOR #xx:3,@aa:32	4	
BLD	BLD #xx:3,Rd	1	
	BLD #xx:3,@ERd	2	
	BLD #xx:3,@aa:8	2	
		3	
	BLD #xx:3,@aa:16	3	

BIAND #XX:3, @aa:32

BILD #xx:3,Rd BILD #xx:3,@ERd

BILD #xx:3,@aa:8

BILD

RENESAS

	,				
	BNOT Rn,Rd	1			
	BNOT Rn,@ERd	2		2	
	BNOT Rn,@aa:8	2		2	
	BNOT Rn,@aa:16	3		2	
	BNOT Rn,@aa:32	4		2	
BOR	BOR #xx:3,Rd	1			
	BOR #xx:3,@ERd	2		1	
	BOR #xx:3,@aa:8	2		1	
	BOR #xx:3,@aa:16	3		1	
	BOR #xx:3,@aa:32	4		1	
BSET	BSET #xx:3,Rd	1			
	BSET #xx:3,@ERd	2		2	
	BSET #xx:3,@aa:8	2		2	
	BSET #xx:3,@aa:16	3		2	
	BSET #xx:3,@aa:32	4		2	
	BSET Rn,Rd	1			
	BSET Rn,@ERd	2		2	
	BSET Rn,@aa:8	2		2	
	BSET Rn,@aa:16	3		2	
	BSET Rn,@aa:32	4		2	
BSR	BSR d:8	2	2		
	BSR d:16	2	2		
BST	BST #xx:3,Rd	1			
	BST #xx:3,@ERd	2		2	

Rev. 4.00 Feb 15, 2006 page 724 of 900 REJ09B0291-0400

BST #xx:3,@aa:8

BST #xx:3,@aa:16

BST #xx:3,@aa:32

BNO1 #xx:3,@aa:32

RENESAS

2

2

3

	BTST Rn,@ERd	2	1
	BTST Rn,@aa:8	2	1
	BTST Rn,@aa:16	3	1
	BTST Rn,@aa:32	4	1
BXOR	BXOR #xx:3,Rd	1	
	BXOR #xx:3,@ERd	2	1
	BXOR #xx:3,@aa:8	2	1
	BXOR #xx:3,@aa:16	3	1
	BXOR #xx:3,@aa:32	4	1
CLRMAC	CLRMAC	Cannot be used in the H8S/2	2345 Group
CMP	CMP.B #xx:8,Rd	1	
	CMP.B Rs,Rd	1	
	CMP.W #xx:16,Rd	2	
	CMP.W Rs,Rd	1	
	CMP.L #xx:32,ERd	3	
	CMP.L ERs,ERd	1	
DAA	DAA Rd	1	
DAS	DAS Rd	1	
DEC	DEC.B Rd	1	
	DEC.W #1/2,Rd	1	
	DEC.L #1/2,ERd	1	
DIVXS	DIVXS.B Rs,Rd	2	
	DIVXS.W Rs,ERd	2	
DIVXU	DIVXU.B Rs,Rd	1	
	DIVXU.W Rs,ERd	1	

B151 #xx:3,@aa:32

BTST Rn,Rd

	EXTU.L ERd	1			
INC	INC.B Rd	1			
	INC.W #1/2,Rd	1			
	INC.L #1/2,ERd	1			
JMP	JMP @ERn	2			
	JMP @aa:24	2			
	JMP @@aa:8	2	2		
JSR	JSR @ERn	2		2	
	JSR @aa:24	2		2	
	JSR @@aa:8	2	2	2	
LDC	LDC #xx:8,CCR	1			
	LDC #xx:8,EXR	2			
	LDC Rs,CCR	1			
	LDC Rs,EXR	1			
	LDC @ERs,CCR	2			1
	LDC @ERs,EXR	2			1
	LDC @(d:16,ERs),CCR	3			1
	LDC @(d:16,ERs),EXR	3			1
	LDC @(d:32,ERs),CCR	5			1
	LDC @(d:32,ERs),EXR	5			1
	LDC @ERs+,CCR	2			1
	LDC @ERs+,EXR	2			1

EXTU.W Rd

LDC @aa:16,CCR

LDC @aa:16,EXR

LDC @aa:32,CCR

LDC @aa:32,EXR

Rev. 4.00 Feb 15, 2006 page 726 of 900 REJ09B0291-0400

3

3

4

MOV.B Rs,@ERd	1
MOV.B Rs,@(d:16,ERd)	2
MOV.B Rs,@(d:32,ERd)	4
MOV.B Rs,@-ERd	1
MOV.B Rs,@aa:8	1
MOV.B Rs,@aa:16	2
MOV.B Rs,@aa:32	3
MOV.W #xx:16,Rd	2
MOV.W Rs,Rd	1
MOV.W @ERs,Rd	1
MOV.W @(d:16,ERs),Rd	2
MOV.W @(d:32,ERs),Rd	4
MOV.W @ERs+,Rd	1
MOV.W @aa:16,Rd	2
MOV.W @aa:32,Rd	3
MOV.W Rs,@ERd	1

(ERn-ERn+3)

LDMAC ERs,MACH

LDMAC ERs,MACL

MOV.B #xx:8,Rd

MOV.B @ERs,Rd

MOV.B @ERs+,Rd

MOV.B @aa:8,Rd MOV.B @aa:16,Rd

MOV.B @aa:32,Rd

MOV.B @(d:16,ERs),Rd

MOV.B @(d:32,ERs),Rd

MOV.B Rs,Rd

MAC @ERn+,@ERm+

1 1

1

2

4

1

1

2

3

**LDMAC** 

MAC

MOV

RENESAS

Cannot be used in the H8S/2345 Group

Cannot be used in the H8S/2345 Group

1

1

1

1

1

1 1 1

1

1

1 1

1 1

REJ09

	MOV.L #xx:32,ERd	3
	MOV.L ERs,ERd	1
	MOV.L @ERs,ERd	2
	MOV.L @(d:16,ERs),ERd	3
	MOV.L @(d:32,ERs),ERd	5
	MOV.L @ERs+,ERd	2
	MOV.L @aa:16,ERd	3
	MOV.L @aa:32,ERd	4
	MOV.L ERs,@ERd	2
	MOV.L ERs,@(d:16,ERd)	3
	MOV.L ERs,@(d:32,ERd)	5
	MOV.L ERs,@-ERd	2
	MOV.L ERs,@aa:16	3
	MOV.L ERs,@aa:32	4
MOVFPE	MOVFPE @:aa:16,Rd	Can not be used in the H8S/2345 Group
MOVTPE	MOVTPE Rs,@:aa:16	_
MULXS	MULXS.B Rs,Rd	2
	MULXS.W Rs,ERd	2
MULXU	MULXU.B Rs,Rd	1
	MULXU.W Rs,ERd	1
NEG	NEG.B Rd	1
	NEG.W Rd	1
	NEG.L ERd	1
NOP	NOP	1
	MOVTPE MULXS MULXU NEG	MOV.L ERS,ERd  MOV.L @ERS,ERd  MOV.L @(d:16,ERS),ERd  MOV.L @(d:32,ERS),ERd  MOV.L @ERS+,ERd  MOV.L @aa:16,ERd  MOV.L @aa:32,ERd  MOV.L ERS,@ERd  MOV.L ERS,@ERd  MOV.L ERS,@G(d:16,ERd)  MOV.L ERS,@-ERd  MOV.L ERS,@-ERd  MOV.L ERS,@aa:16  MOV.L ERS,@aa:16  MOV.PE MOVFPE @:aa:16,Rd  MOVTPE MOVFPE RS,@:aa:16  MULXS MULXS.B RS,Rd  MULXU MULXU.B RS,Rd  MULXU.W RS,ERd  NEG.B Rd  NEG.W Rd  NEG.L ERd

MOV.W RS,@aa:32

Rev. 4.00 Feb 15, 2006 page 728 of 900 REJ09B0291-0400

1

1

1

NOT

NOT.B Rd

NOT.W Rd

NOT.L ERd

RENESAS

ORC	ORC #xx:8,CCR	1	
	ORC #xx:8,EXR	2	
POP	POP.W Rn	1	1
	POP.L ERn	2	2
PUSH	PUSH.W Rn	1	1
	PUSH.L ERn	2	2
ROTL	ROTL.B Rd	1	
	ROTL.B #2,Rd	1	
	ROTL.W Rd	1	
	ROTL.W #2,Rd	1	
	ROTL.L ERd	1	
	ROTL.L #2,ERd	1	
ROTR	ROTR.B Rd	1	
	ROTR.B #2,Rd	1	
	ROTR.W Rd	1	
	ROTR.W #2,Rd	1	
	ROTR.L ERd	1	
	ROTR.L #2,ERd	1	
ROTXL	ROTXL.B Rd	1	
	ROTXL.B #2,Rd	1	
	ROTXL.W Rd	1	
	ROTXL.W #2,Rd	1	
	ROTXL.L ERd	1	
	ROTXL.L #2,ERd	1	

2

OR.L #XX:32,ER0 OR.L ERs,ERd

	SHAR.W Rd	1	
	SHAR.W #2,Rd	1	
	SHAR.L ERd	1	
	SHAR.L #2,ERd	1	
SHLL	SHLL.B Rd	1	
	SHLL.B #2,Rd	1	
	SHLL.W Rd	1	
	SHLL.W #2,Rd	1	
	SHLL.L ERd	1	
	SHLL.L #2,ERd	1	
SHLR	SHLR.B Rd	1	
	SHLR.B #2,Rd	1	
	SHLR.W Rd	1	
	SHLR.W #2,Rd	1	
	SHLR.L ERd	1	
	SHLR.L #2,ERd	1	

RUIXK.L ERG ROTXR.L #2,ERd

RTE

RTS

SHAL.B Rd

SHAL.W Rd

SHAL.B #2,Rd

SHAL.W #2,Rd SHAL.L ERd

SHAL.L #2,ERd

SHAR.B #2,Rd

SHAR.B Rd

RTE

RTS

SHAL

SHAR

SLEEP

SLEEP

1

2

2

1

1

1

1

1

1

2/3\*1

2

Rev. 4.00 Feb 15, 2006 page 730 of 900 REJ09B0291-0400

RENESAS

	,		
	STC.W EXR,@(d:32,ERd)	5	
	STC.W CCR,@-ERd	2	
	STC.W EXR,@-ERd	2	
	STC.W CCR,@aa:16	3	
	STC.W EXR,@aa:16	3	
	STC.W CCR,@aa:32	4	
	STC.W EXR,@aa:32	4	
STM	STM.L (ERn-ERn+1), @-SP	2	4
	STM.L (ERn-ERn+2), @-SP	2	6
	STM.L (ERn-ERn+3), @-SP	2	8
STMAC	STMAC MACH,ERd	Cannot be used in the	H8S/2345 Group
	STMAC MACL,ERd		
SUB	SUB.B Rs,Rd	1	
	SUB.W #xx:16,Rd	2	
	SUB.W Rs,Rd	1	
	SUB.L #xx:32,ERd	3	
	SUB.L ERs,ERd	1	
SUBS	SUBS #1/2/4,ERd	1	
SUBX	SUBX #xx:8,Rd	1	
	SUBX Rs,Rd	1	
TAS	TAS @ERd	2	2

STC.W CCR, @(d:16,ERd) 3
STC.W EXR, @(d:16,ERd) 3

STC.W CCR,@(d:32,ERd) 5

TRAPA #x:2 Advanced

TRAPA

RENESAS

2/3\*1

Rev. 4.00 Feb 15, 2006 pag

REJ0

1

1

	XUR.L #XX:32,ER0	3	
	XOR.L ERs,ERd	2	
XORC	XORC #xx:8,CCR	1	
	XORC #xx:8,EXR	2	
Notes: 1	2 when FXR is invalid	3 when EXR is valid	

2. When n bytes of data are transferred.

Rev. 4.00 Feb 15, 2006 page 732 of 900 REJ09B0291-0400



Instruction	1	2	3	4	5	6	7
JMP@aa:24	R:W 2nd	Internal operation 1 state	R:W EA				
				Rea	ead or write	ddress (wor	
Legend							
R:B	Byte-size re	ad					
R:W \	Nord-size r	ead					
W:B	Byte-size w	rite					
W:W	Nord-size v	vrite					

Transfer of the bus is not performed immediately after this cycle

Address of 2nd word (3rd and 4th bytes)

Address of 3rd word (5th and 6th bytes)

Address of 4th word (7th and 8th bytes)

Address of 5th word (9th and 10th bytes)

Address of next instruction

Effective address

Vector address

:M

2nd 3rd

4th

5th

EΑ

**VEC** 

**NEXT** 

RENESAS

Rev. 4.00 Feb 15, 2006 pag

REJ09




Figure A.1 Address Bus,  $\overline{RD}$ ,  $\overline{HWR}$ , and  $\overline{LWR}$  Timing (8-Bit Bus, Three-State Access, No Wait States)

Rev. 4.00 Feb 15, 2006 page 734 of 900 REJ09B0291-0400

RENESAS

_																														
_																						R:W:M NEXT								
																					R:W:M NEXT	R:B EA								
_					R:W NEXT									R:W NEXT					R:W:M NEXT	R:W:M NEXT		R:W 4th								
			R:W NEXT		R:W 3rd							R:W NEXT		R:W 3rd	R:W NEXT		R:W NEXT		R:B EA	R:B EA	R:W 3rd	R:W 3rd	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	
	R:W NEXT	R:W NEXT	R:W 2nd	R:W NEXT	R:W 2nd	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W NEXT	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	
	ADD.B #xx:8,Rd	ADD.B Rs,Rd	ADD.W #xx:16,Rd	ADD.W Rs,Rd	ADD.L #xx:32,ERd	ADD.L ERS,ERd	ADDS #1/2/4,ERd	ADDX #xx:8,Rd	ADDX Rs,Rd	AND.B #xx:8,Rd	AND.B Rs,Rd	AND.W #xx:16,Rd	AND.W Rs,Rd	AND.L #xx:32,ERd	AND.L ERS,ERd	ANDC #xx:8,CCR	ANDC #xx:8,EXR	BAND #xx:3,Rd	BAND #xx:3,@ERd	BAND #xx:3,@aa:8	BAND #xx:3,@aa:16	BAND #xx:3,@aa:32	BRA d:8 (BT d:8)	BRN d:8 (BF d:8)	BHI d:8	BLS d:8	BCC d:8 (BHS d:8)	BCS d:8 (BLO d:8)	BNE d:8	
																								R	ev	. 4	.00	) [	Fel	b

9

2

က

Instruction



Rev. 4.00 Feb 15, 2006 pag REJ09

BNE d:8 BEQ d:8 BVC d:8

R:W EA R:W EA R:W EA

R:W NEXT R:W NEXT R:W NEXT

R:W EA R:W EA

R:W NEXT R:W NEXT

BMI d:8 BGE d:8

BPL d:8

BVS d:8

BLE d:8	R:W NEXT	R:W EA			
BRA d:16 (BT d:16)	R:W 2nd	Internal operation, R:W EA	R:W EA		
DDN 2:46 (DE 2:46)	D.M. 2004	latomo lonotion	D.W. EA		
DKIN G. 10 (BF G. 10)	K.W Znd	1 state	¥		
BHI d:16	R:W 2nd	Internal operation, R:W EA	R:W EA		
		1 state			
BLS d:16	R:W 2nd	Internal operation, R:W EA	R:W EA		
		1 state			
BCC d:16 (BHS d:16)	R:W 2nd	Internal operation, R:W EA	R:W EA		
		1 state			
BCS d:16 (BLO d:16)	R:W 2nd	Internal operation, R:W EA	R:W EA		
		1 state			
BNE d:16	R:W 2nd	Internal operation, R:W EA	R:W EA		
		1 state			
BEQ d:16	R:W 2nd	Internal operation, R:W EA	R:W EA		
		1 state			
BVC d:16	R:W 2nd	Internal operation, R:W EA	R:W EA		
		1 state			
BVS d:16	R:W 2nd	Internal operation, R:W EA	R:W EA		
		1 state			
BPL d:16	R:W 2nd	Internal operation, R:W EA	R:W EA		
		1 state			
BMI d:16	R:W 2nd	Internal operation, R:W EA	R:W EA		
		1 state			
BGE d:16	R:W 2nd	Internal operation, R:W EA	R:W EA		
		1 state			
BLT d:16	R:W 2nd	Internal operation, R:W EA	R:W EA		
		1 state			
BGT d:16	R:W 2nd	Internal operation, R:W EA	R:W EA		
		1 state			
BLE d:16	R:W 2nd	Internal operation, R:W EA	R:W EA		
		1 state			
BCLR #xx:3,Rd	R:W NEXT				
BCLR #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT   W:B EA	W:B EA	

Rev. 4.00 Feb 15, 2006 page 736 of 900 REJ09B0291-0400

9

က

RENESAS

R:W 4th		R:W:M NEXT	R:W:M NEXT	R:B:M EA	R:W 4th		R:W:M NEXT	R:W:M NEXT	R:B EA	R:W 4th		R:W:M NEXT	R:W:M NEXT	R:B EA	R:W 4th		R:W:M NEXT	R:W:M NEXT	R:B EA	R:W 4th		R:W:M NEXT	R:W:M NEXT	R:B:M EA
R:W 3rd		R:B:M EA	R:B:M EA	R:W 3rd	R:W 3rd		R:B EA	R:B EA	R:W 3rd	R:W 3rd		R:B EA	R:B EA	R:W 3rd	R:W 3rd		R:B EA	R:B EA	R:W 3rd	R:W 3rd		R:B:M EA	R:B:M EA	R:W 3rd
R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd
BCLR #xx:3,@aa:32	BCLR Rn,Rd	BCLR Rn, @ERd	BCLR Rn, @aa:8	BCLR Rn, @aa:16	BCLR Rn, @aa:32	BIAND #xx:3,Rd	BIAND #xx:3,@ERd	BIAND #xx:3,@aa:8	BIAND #xx:3,@aa:16	BIAND #xx:3,@aa:32	BILD #xx:3,Rd	BILD #xx:3,@ERd	BILD #xx:3,@aa:8	BILD #xx:3,@aa:16	BILD #xx:3,@aa:32	BIOR #xx:3,Rd	BIOR #xx:3, @ERd	BIOR #xx:3, @aa:8	BIOR #xx:3, @aa:16	BIOR #xx:3, @aa:32	BIST #xx:3,Rd	BIST #xx:3,@ERd	BIST #xx:3,@aa:8	BIST #xx:3,@aa:16
																						_	201	
															_	_								V. 4
															•	Z	E	N	E	S	Λ	2	•	

W:B EA

R:W:M NEXT

R:B:M EA

Instruction

W:B EA W:B EA W:B EA

R:W:M NEXT

R:B:M EA

R:W:M NEXT | W:B EA

R:W:M NEXT

R:W:M NEXT

R:B EA

W:B EA

R:W:M NEXT

R:B:M EA W:B EA

R:W 4th

R:W 3rd

R:W NEXT R:W 2nd R:W 2nd R:W 2nd R:W 2nd R:W 2nd

R:W:M NEXT | W:B EA

W:B EA

R:W:M NEXT

R:W:M NEXT

R:W:M NEXT

R:W:M NEXT

R:B EA

R:W 4th R:B EA

R:W 3rd R:W 3rd

R:B EA R:B EA

R:W 2nd

BIXOR #xx:3,@aa:16 BIXOR #xx:3,@aa:32

BIXOR #xx:3,@ERd BIXOR #xx:3,@aa:8

BIST #xx:3,@aa:32

BIXOR #xx:3,Rd

D-MAN NICYT

R:W:M NEXT

R:B EA

R:W 2nd

BLD #xx:3,@aa:8 BLD #xx:3,@ERd

D.W. 0

R:W NEXT

BLD #xx:3,Rd

R:W:M NEXT

R:W:M NEXT

R:W:M NEXT

R:B EA

R:W:M NEXT

R:W:M NEXT

R:B EA

 Instruction	-	2	3	4	5	9	7
BNOT #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BNOT #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT   W:B EA	W:B EA			
BNOT #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT   W:B EA	W:B EA		
BNOT #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA	
BNOT Rn,Rd	R:W NEXT						
BNOT Rn, @ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BNOT Rn, @aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BNOT Rn, @aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA		
BNOT Rn, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA	
BOR #xx:3,Rd	R:W NEXT						
BOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		
BSET #xx:3,Rd	R:W NEXT						
BSET #xx:3, @ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BSET #xx:3, @aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BSET #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA		
BSET #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA	
BSET Rn,Rd	R:W NEXT						
BSET Rn,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT   W:B EA	W:B EA			
BSET Rn,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT   W:B EA	W:B EA			
BSET Rn,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT   W:B EA	W:B EA		
BSET Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA	
BSR d:8	R:W NEXT	R:W EA	W:W:M stack (H)	W:W stack (L)			
BSR d:16	R:W 2nd	Internal operation,	R:W EA	W:W:M stack (H)   W:W stack (L)	W:W stack (L)		
		1 state					
BST #xx:3,Rd	R:W NEXT						
BST #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BST #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT   W:B EA	W:B EA			
BST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT   W:B EA	W:B EA		
BST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA	
BTST #xx:3,Rd	R:W NEXT						
BTST #xx:3, @ERd	R:W 2nd	R:B EA	R:W:M NEXT				

Rev. 4.00 Feb 15, 2006 page 738 of 900 REJ09B0291-0400



	1000000		_	)		)	,
	BTST #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT			
	BTST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT		
	BTST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT	
	BTST Rn,Rd	R:W NEXT					
	BTST Rn,@ERd	R:W 2nd	R:B EA	R:W:M NEXT			
	BTST Rn,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT			
	BTST Rn,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT		
	BTST Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT	
	BXOR #xx:3,Rd	R:W NEXT					
	BXOR #xx:3, @ERd	R:W 2nd	R:B EA	R:W:M NEXT			
	BXOR #xx:3, @aa:8	R:W 2nd	R:B EA	R:W:M NEXT			
	BXOR #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT		
	BXOR #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT	
	CLRMAC	Cannot be us	Cannot be used in the H8S/2345 Group	345 Group			
	CMP.B #xx:8,Rd	R:W NEXT					
7	CMP.B Rs,Rd	R:W NEXT					
E	CMP.W #xx:16,Rd	R:W 2nd	R:W NEXT				
N	CMP.W Rs,Rd	R:W NEXT					
E	CMP.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT			
S	CMP.L ERS,ERd	R:W NEXT					
· _	DAA Rd	R:W NEXT					
	DAS Rd	R:W NEXT					
Re <sup>v</sup>	DEC.B Rd	R:W NEXT					
V. ·	DEC.W #1/2,Rd	R:W NEXT					
4.0	DEC.L #1/2,ERd	R:W NEXT					
00	DIVXS.B Rs,Rd	R:W 2nd	R:W NEXT	Internal operation, 11 states	tion, 11 states		
F	DIVXS.W Rs,ERd	R:W 2nd	R:W NEXT	Internal operation, 19 states	tion, 19 states		
eb	DIVXU.B Rs,Rd	R:W NEXT	Internal opera	Internal operation, 11 states			
15	DIVXU.W Rs,ERd	R:W NEXT	Internal opera	Internal operation, 19 states			
5, 2	EEPMOV.B	R:W 2nd	R:B EAs*1	R:B EAd*1	R:B EAs*2	W:B EAd*2	R:W NEX
200	EEPMOV.W	R:W 2nd	R:B EAs*1	R:B EAd*1	R:B EAs*2	W:B EAd*2	R:W NEX
)6 RI	EXTS.W Rd	R:W NEXT			← Repeated	Repeated n times $^{*2}  ightarrow$	
pa EJ(	EXTS.L ERd	R:W NEXT					
ag 09	EXTILM RA	P-W NEXT					

9

2

Instruction

R:W NEXT R:W NEXT

Instruction	7-	2	3	4	2	9	7
INC.W #1/2,Rd	R:W NEXT						
INC.L #1/2,ERd	R:W NEXT						
JMP @ERn	R:W NEXT	R:W EA					
JMP @aa:24	R:W 2nd	Internal operation, R:W EA	R:W EA				
JMP @@aa:8							
	R:W NEXT	R:W:M aa:8	R:W aa:8	Internal operation, R:W EA 1 state	R:W EA		
JSR @ERn	F>0.00	77.74	VIII Alocto M. M. M. M.	(1) 30000 (1)			
JSR @aa:24	K:W NEX	K:W EA	VV:VV:IVI STACK (H) VV:VV STACK (L)	W:W stack (L)			
	R:W 2nd	Internal operation, R:W EA	R:W EA	W:W:M stack (H) W:W stack (L)	W:W stack (L)		
ISB @@aa.8		l state					
	R·W NEXT	R·W·M aa-8	R-W aa-8	W·W·M stack (H)	W.W stack (I)	R-W FA	
٥٥ ٥:>>	D-W NEXT		0.55	(ii) Nomo iai.ii.	(=) NODIO 4		
LDC #XX:0,CCR	R-W 2nd	R·W NFXT					
LDC Rs,CCR	R:W NEXT						
LDC Rs, EXR	R:W NEXT						
LDC @ERs,CCR	R:W 2nd	R:W NEXT	R:W EA				
LDC @ERs,EXR	R:W 2nd	R:W NEXT	R:W EA				
LDC @(d:16,ERs),CCR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA			
LDC @(d:16,ERs),EXR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA			
LDC @(d:32,ERs),CCR	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	R:W EA	
LDC @(d:32,ERs),EXR	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	R:W EA	
LDC @ERs+,CCR	R:W 2nd	R:W NEXT	Internal operation, R:W EA 1 state	R:W EA			
LDC @ERs+,EXR	R:W 2nd	R:W NEXT	Internal operation, R:W EA	R:W EA			
			1 state				
LDC @aa:16,CCR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA			
LDC @aa:16,EXR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA			
LDC @aa:32,CCR	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA		
LDC @aa:32,EXR	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA		

Rev. 4.00 Feb 15, 2006 page 740 of 900 REJ09B0291-0400

RENESAS

			W:B EA	R:W NEXT	R:W 2nd	MOV.B Rs, @ (d:16, ERd)
				W:B EA	R:W NEXT	MOV.B Rs,@ERd
		R:B EA	R:W NEXT	R:W 3rd	R:W 2nd	MOV.B @aa:32,Rd
			R:B EA	R:W NEXT	R:W 2nd	MOV.B @aa:16,Rd
				R:B EA	R:W NEXT	MOV.B @aa:8,Rd
				1 state		
			R:B EA	Internal operation, R:B EA	R:W NEXT	MOV.B @ERs+,Rd
	R:B EA	R:W NEXT	R:W 4th	R:W 3rd	R:W 2nd	MOV.B @ (d:32,ERs),Rd
			R:B EA	R:W NEXT	R:W 2nd	MOV.B @(d:16,ERs),Rd
				R:B EA	R:W NEXT	MOV.B @ERs,Rd
					R:W NEXT	MOV.B Rs,Rd
					R:W NEXT	MOV.B #xx:8,Rd
					_	MAC @ERn+, @ERm+
						LDMAC ERS,MACL
			. Group	Cannot be used in the H8S/2345 Group	Cannot be used	LDMAC ERS,MACH
	K:w stack (L)	Internal operation, K:W:M stack (H)   K:W stack (L)   1 state	Internal operation, 1 state	K:W NEX	K:W Znd	LDINI.L @SP+,(ERN-ERN+3)
			1 state			
	R:W stack (L)*3	Internal operation, $\mid$ R:W:M stack (H) $^{*3}\mid$ R:W stack (L) $^{*3}$	Internal operation,	R:W NEXT	R:W 2nd	LDM.L @SP+,(ERn-ERn+2)

9

2

4

က

 $\alpha$ 

Instruction

Rev. 4.00 Feb 15, 2006 pag REJ0

W:B EA

R:W NEXT

R:W 3rd R:W 4th Internal operation, W:B EA

R:W NEXT

R:W 3rd

R:W 2nd

MOV.B Rs, @ (d:32, ERd)

MOV.B Rs, @-ERd

W:B EA

W:B EA R:W NEXT

R:W NEXT R:W NEXT

W:B EA 1 state

> R:W NEXT R:W 2nd

R:W 2nd

MOV.B Rs, @aa:16

MOV.B Rs, @aa:8

MOV.B Rs, @ aa:32

MOV.W #xx:16,Rd MOV.W @ERs,Rd MOV.W Rs,Rd

R:W 3rd

R:W EA

R:W NEXT

R:W 4th

R:W NEXT

R:W EA R:W 3rd

R:W NEXT R:W NEXT

R:W 2nd

R:W EA R:W EA

Internal operation, D-W/NEVT

R:W NEXT

MOV.W @ERs+, Rd MOV W @22:16 Bd

R:W 2nd

MOV.W @(d:16,ERs),Rd MOV.W @(d:32,ERs),Rd

R:W 2nd

1 state

D.W. 2nd

D . W . D

4	-	R:W NEXT				W:W EA			R:W EA+2	R:W:M EA	R:W 5th	R:W:M EA		R:W:M EA	R:W NEXT	W:W EA+2	W:W:M EA	R:W 5th	W:W:M EA		W:W:M EA	R:W NEXT			on, 11 states	
ď	W:W EA	R:E 4th	W:W EA		W:W EA	R:W NEXT	R:W NEXT		R:W:M EA	R:W NEXT	R:W:M 4th	Internal operation,	1 state	R:W NEXT	R:W 4th	W:W:M EA	R:W NEXT	R:W:M 4th	Internal operation, W:W:M EA	1 state	R:W NEXT	R:W 4th	5 Group		Internal operation, 11 states	
0	R:W NEXT	R:W 3rd	Internal operation,	1 state	R:W NEXT	R:W 3rd	R:W 3rd		R:W:M NEXT	R:W:M 3rd	R:W:M 3rd	R:W:M NEXT		R:W:M 3rd	R:W:M 3rd	R:W:M NEXT	R:W:M 3rd	R:W:M 3rd	R:W:M NEXT		R:W:M 3rd	R:W:M 3rd	Cannot be used in the H8S/2345 Group		R:W NEXT	1
-	R:W 2nd	R:W 2nd	R:W NEXT		R:W 2nd	R:W 2nd	R:W 2nd	R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd		R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd		R:W 2nd	R:W 2nd	Cannot be used		R:W 2nd	
doitoutad	MOV.W Rs,@(d:16,ERd)	MOV.W Rs, @ (d:32, ERd)	MOV.W Rs, @-ERd		MOV.W Rs,@aa:16	MOV.W Rs,@aa:32	MOV.L #xx:32,ERd	MOV.L ERS,ERd	MOV.L @ERS,ERd	MOV.L @(d:16,ERs),ERd	MOV.L @(d:32,ERs),ERd	MOV.L @ERs+,ERd		MOV.L @aa:16,ERd	MOV.L @aa:32,ERd	MOV.L ERs, @ ERd	MOV.L ERs, @ (d:16,ERd)	MOV.L ERs, @ (d:32, ERd)	MOV.L ERS, @-ERd		MOV.L ERs,@aa:16	MOV.L ERs,@aa:32	MOVFPE @aa:16,Rd	MOVTPE Rs, @aa:16	MULXS.B Rs,Rd	
R	ev. EJ0	4.(	00 302	F-29	eb 1-0	15 040	5, 2 00	200	06	p	ag	e 7	742	2 0	of 9		_	E	7	E	S	·/	\\$	-		

W:W EA+2

W:W:M EA

W:W EA+2 W:W EA+2

W:W EA+2 R:W NEXT

R:W EA+2

R:W EA+2 R:W:M EA

W:W EA+2

W:W:M EA

Internal operation, 19 states

R:W NEXT

Internal operation, 11 states Internal operation, 19 states

R:W NEXT R:W NEXT R:W NEXT R:W NEXT R:W NEXT R:W NEXT R:W NEXT R:W NEXT R:W NEXT

R:W 2nd

MULXS.W Rs,ERd MULXU.W Rs,ERd MULXU.B Rs,Rd

**NEG.L ERd** 

NEG.W Rd

NEG.B Rd

NOT.L ERd

NOT.W Rd

NOT.B Rd NOP

R:W EA+2

R:W:M EA

R:W NEXT R:W EA+2 R:W EA+2


9

2

W:W EA

Instruction	-	2	ε	4	2	9	7
OR.W #xx:16,Rd	R:W 2nd	R:W NEXT					
OR.W Rs,Rd	R:W NEXT						
OR.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT				
OR.L ERS,ERd	R:W 2nd	R:W NEXT					
ORC #xx:8,CCR	R:W NEXT						
ORC #xx:8,EXR	R:W 2nd	R:W NEXT					
POP.W Rn	R:W NEXT	Internal operation, R:W EA	R:W EA				
		1 state					
POP.L ERn	R:W 2nd	R:W:M NEXT	R:W:M NEXT   Internal operation,   R:W:M EA	R:W:M EA	R:W EA+2		
			1 state				
PUSH.W Rn	R:W NEXT	Internal operation, W:W EA	W:W EA				
		1 state					
PUSH.L ERn	R:W 2nd	R:W:M NEXT	R:W:M NEXT Internal operation, W:W:M EA	W:W:M EA	W:W EA+2		
			1 state				
ROTL.B Rd	R:W NEXT						
ROTL.B #2,Rd	R:W NEXT						
ROTL.W Rd	R:W NEXT						
ROTL.W #2,Rd	R:W NEXT						

ROTL.L #2,ERd ROTR.B #2,Rd ROTL.L ERd ROTR.W Rd ROTR.B Rd RENESAS



Instruction	-	2	က	4	2	9	7
ROTXR.L #2,ERd	R:W NEXT						
RTE	R:W NEXT	R:W stack (EXR)	R:W stack (H)	R:W stack (L)	Internal operation, 1 state	R:W*4	
RTS	R:W NEXT	R:W:M stack (H)	R:W stack (L)	Internal operation, R:W**4 1 state	R:W*4		
SHAL.B Rd	R:W NEXT						
SHAL.B #2,Rd	R:W NEXT						
SHAL.W Rd	R:W NEXT						
SHAL.W #2,Rd	R:W NEXT						
SHAL.L ERd	R:W NEXT						
SHAL.L #2,ERd	R:W NEXT						
SHAR.B Rd	R:W NEXT						
SHAR.B #2,Rd	R:W NEXT						
SHAR.W Rd	R:W NEXT						
SHAR.W #2,Rd	R:W NEXT						
SHAR.L ERd	R:W NEXT						
SHAR.L #2,ERd	R:W NEXT						
SHLL.B Rd	R:W NEXT						
SHLL.B #2,Rd	R:W NEXT						
SHLL.W Rd	R:W NEXT						
SHLL.W #2,Rd	R:W NEXT						
SHLL.L ERd	R:W NEXT						
SHLL.L #2,ERd	R:W NEXT						
SHLR.B Rd	R:W NEXT						
SHLR.B #2,Rd	R:W NEXT						
SHLR.W Rd	R:W NEXT						
SHLR.W #2,Rd	R:W NEXT						
SHLR.L ERd	R:W NEXT						
SHLR.L #2,ERd	R:W NEXT						
SLEEP	R:W NEXT	Internal operation:M					
STC CCR,Rd	R:W NEXT						
STC EXR,Rd	R:W NEXT						
STC CCR,@ERd	R:W 2nd	R:W NEXT	W:W EA				
STC EXR, @ERd	R:W 2nd	R:W NEXT	W:W EA				
STC CCR, @(d:16,ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA			

Rev. 4.00 Feb 15, 2006 page 744 of 900 REJ09B0291-0400

RENESAS

	STC EXR, @(d:16,ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA		
	STC CCR, @(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA
	STC EXR, @(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA
	STC CCR, @-ERd	R:W 2nd	R:W NEXT	Internal operation, W:W EA	W:W EA		
				1 state			
	STC EXR, @-ERd	R:W 2nd	R:W NEXT	Internal operation, W:W EA	W:W EA		
				1 state			
	STC CCR, @aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA		
	STC EXR, @aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA		
	STC CCR, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA	
	STC EXR, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA	
	STM.L(ERn-ERn+1), @-SP	R:W 2nd	R:W:M NEXT	Internal operation,	Internal operation,   W:W:M stack (H)*3   W:W stack (L)*3	W:W stack (L)*3	
				1 state			
	STM.L(ERn-ERn+2), @-SP	R:W 2nd	R:W:M NEXT	Internal operation,	W:W:M stack (H) $^{*3}$   W:W stack (L) $^{*3}$	W:W stack (L)*3	
				signe			
	STM.L(ERn-ERn+3), @-SP	R:W 2nd	R:W:M NEXT	Internal operation,	Internal operation,   W:W:M stack (H) *3   W:W stack (L) *3	W:W stack (L)*3	
₹				1 state			
E	STMAC MACH,ERd	Cannot be use	Cannot be used in the H8S/2345 Group	45 Group			
N	STMAC MACL, ERd						
E	SUB.B Rs,Rd	R:W NEXT					
S	SUB.W #xx:16,Rd	R:W 2nd	R:W NEXT				
·/	SUB.W Rs,Rd	R:W NEXT					
 	SUB.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT			
	SUB.L ERS, ERd	R:W NEXT					
V.	SUBS #1/2/4,ERd	R:W NEXT					
4.0	SUBX #xx:8,Rd	R:W NEXT					
00	SUBX Rs, Rd	R:W NEXT					
F	TAS @ERd	R:W 2nd	R:W NEXT	R:B:M EA	W:B EA		
eb	TRAPA #x:2	R:W NEXT	Internal operation, W:W stack (L)	W:W stack (L)	W:W stack (H)	W:W stack (EXR) R:W:M VEC	R:W:M VEC
15			1 state				
5, 2	XOR.B #xx8,Rd	R:W NEXT					
200	XOR.B Rs,Rd	R:W NEXT					
	XOR.W #xx:16,Rd	R:W 2nd	R:W NEXT				
pa EJ(	XOR.W Rs,Rd	R:W NEXT					
эç 99	XOP 1 #vv·32 FPd	R-W 2nd	P-W 3rd	R-W NEXT			

9

2

Instruction

R:W VEC+2

XOR.L ERS, ERd XORC #xx:8, CCR	R:W 2nd R:W NEXT	D-W NEYT					
XORC #xx:8,CCR	R:W NEXT	1. vv 14L.					
XORC #xx:8,EXR	R:W 2nd	R:W NEXT					
Reset exception	R:W:M VEC R:W VEC+2	R:W VEC+2	Internal operation, R:W*5	R:W*5			
handling			1 state				
Interrupt exception	R:W*6	Internal operation, W:W stack (L)		W:W stack (H)	W:W stack (EXR)	W:W stack (EXR) R:W:M VEC R:W VEC+2	R:W VEC+
handling		1 state					
<ol> <li>EAs is the contents of ER5. EAd is the contents of ER6.</li> <li>EAs is the contents of ER5. EAd is the contents of ER6. value of R4L or R4. If n = 0, these bus cycles are not ex 3. Repeated two times to save or restore two registers, thr.</li> <li>Start address after return.</li> <li>Start address of the program.</li> <li>Prefetch address, equal to two plus the PC value pushe operation is replaced by an internal operation.</li> <li>Start address of the interrupt-handling routine.</li> </ol>	<ol> <li>EAs is the contents of ER5. EAd is the contents of ER6.</li> <li>EAs is the contents of ER5. EAd is the contents of ER6. Both registers are incremented by 1 after execution of value of R4L or R4. If n = 0, these bus cycles are not executed.</li> <li>Repeated two times to save or restore two registers, three times for three registers, or four times for four regist 4. Start address after return.</li> <li>Start address of the program.</li> <li>Prefetch address, equal to two plus the PC value pushed onto the stack. In recovery from sleep mode or softwo operation is replaced by an internal operation.</li> <li>Start address of the interrupt-handling routine.</li> </ol>	EAd is the cor EAd is the cor these bus cyc or restore two n. wo plus the PC internal operat	ntents of ER6. Intents of ER6. Ales are not exe registers, thre C value pushec iton.	Both registers scuted. se times for thr donto the stac	are incremen ee registers, c k. In recovery	ted by 1 after or four times for from sleep mo	execution of or four regist ode or softw

Rev. 4.00 Feb 15, 2006 page 746 of 900 REJ09B0291-0400



Si	The i-th bit of the source operand
Di	The i-th bit of the destination operand
Ri	The i-th bit of the result
Dn	The specified bit in the destination operand
_	Not affected
<b>‡</b>	Modified according to the result of the instruction (see definition)
0	Always cleared to 0
1	Always set to 1
*	Undetermined (no guaranteed value)
Z'	Z flag before instruction execution
C'	C flag before instruction execution

7 for byte operands

ADDX	$\uparrow$ $\uparrow$ $\uparrow$ $\uparrow$	$H = Sm-4 \cdot Dm-4 + Dm-4 \cdot \overline{Rm-4} + Sm-4$
		N = Rm
		$Z = Z' \cdot \overline{Rm} \cdot \dots \cdot \overline{R0}$
		$V = Sm \cdot Dm \cdot \overline{Rm} + \overline{Sm} \cdot \overline{Dm} \cdot Rm$
		$C = Sm \cdot Dm + Dm \cdot \overline{Rm} + Sm \cdot \overline{Rm}$
AND	— ↑ ↑ 0 —	N = Rm
		$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \cdots \cdot \overline{R0}$
ANDC	<b>1 1 1 1 1</b>	Stores the corresponding bits of the result
		No flags change when the operand is EXF
BAND	<b>↓</b>	$C = C' \cdot Dn$
Всс		
BCLR		
BIAND	<b>↓</b>	$C = C' \cdot \overline{Dn}$
BILD	<b></b> -	C = Dn
BIOR	<b></b> ↑	$C = C' + \overline{Dn}$
BIST		
BIXOR	<b></b> -	$C = C' \cdot Dn + \overline{C'} \cdot \overline{Dn}$
BLD	<b></b> -	C = Dn
BNOT		
BOR	<b></b> -	C = C' + Dn
BSET		
BSR		
BST		
BTST	↑	Z = <del>Dn</del>
BXOR	<b></b>	$C = C' \cdot \overline{Dn} + \overline{C'} \cdot Dn$

RENESAS

 $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$ C: decimal arithmetic borrow DEC 1 1 N = Rm $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$  $V = Dm \cdot \overline{Rm}$ **DIVXS**  $N = Sm \cdot \overline{Dm} + \overline{Sm} \cdot Dm$ 1  $Z = \overline{Sm} \cdot \overline{Sm-1} \cdot \cdots \cdot \overline{S0}$ DIVXU **‡** N = Sm $Z = \overline{Sm} \cdot \overline{Sm-1} \cdot \cdots \cdot \overline{S0}$ **EEPMOV EXTS** 1 1 0 N = Rm $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$ **EXTU**  $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$ - 0 **INC** 1 **1** 1 N = Rm $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$  $V = \overline{Dm} \cdot Rm$ **JMP** JSR LDC Stores the corresponding bits of the result. No flags change when the operand is EXR. LDM Rev. 4.00 Feb 15, 2006 pag REJ09 RENESAS

N = Rm

N = Rm

 $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$ C: decimal arithmetic carry

DAA

DAS

1

N = R2m

 $Z = \overline{R2m} \cdot \overline{R2m-1} \cdot \cdots \cdot \overline{R0}$ 

MULXS

MULXU

REJ09B0291-0400 **₹ENES∆S** 

Rev. 4.00 Feb 15, 2006 page 750 of 900

		$Z = Rm \cdot Rm - 1 \cdot \dots \cdot R0$
		$V = \overline{Dm \cdot Dm - 1 + \overline{Dm} \cdot \overline{Dm - 1}} $ (1-bit shift)
		$V = \overline{Dm \cdot Dm - 1 \cdot Dm - 2 \cdot \overline{Dm} \cdot \overline{Dm - 1} \cdot \overline{Dm - 2}} (2$
		C = Dm (1-bit shift)  or  C = Dm-1 (2-bit shift)
SHAR	— ↑ ↑ 0 <b>↑</b>	N = Rm
		$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$
		C = D0 (1-bit shift) or $C = D1$ (2-bit shift)
SHLL	— ↑ ↑ 0 <b>↑</b>	N = Rm
		$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$
		C = Dm (1-bit shift)  or  C = Dm-1 (2-bit shift)
SHLR	— 0	N = Rm
		$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$
		C = D0 (1-bit shift) or $C = D1$ (2-bit shift)
SLEEP		
STC		
STM		
STMAC		Cannot be used in the H8S/2345 Group
<u> </u>		Calification account the Fields 250 to Cloup
		Rev. 4.00 Feb 15, 2006 pa REJ0

— ↑ ↑ **↑** ↑

N = Rm

RIE

RTS SHAL

RENESAS

Stores the corresponding bits of the result.

N = Rm

 $Z = \overline{Dm} \cdot \overline{Dm-1} \cdot \cdots \cdot \overline{D0}$ 

 $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$ 

Stores the corresponding bits of the result.

No flags change when the operand is EXR.

0

1 1

**‡** 

REJ09B0291-0400

Rev. 4.00 Feb 15, 2006 page 752 of 900

 $\frac{\mathsf{TRAPA}}{\mathsf{XOR}}$ 

**XORC** 

H'FBFF	O/ II C	-								_
	MRB	CHNE	DISEL	_	_	_	_	_	_	_
	DAR	-								_
										_
	CRA									_
	CRB									<del>-</del>
H'FE80	TCR3	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU3
H'FE81	TMDR3	_	_	BFB	BFA	MD3	MD2	MD1	MD0	=
H'FE82	TIOR3H	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_
H'FE83	TIOR3L	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0	_
H'FE84	TIER3	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	_
H'FE85	TSR3	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA	
H'FE86	TCNT3									
H'FE87										_
H'FE88	TGR3A									_
H'FE89										
H'FE8A	TGR3B									
H'FE8B										
H'FE8C	TGR3C									_
H'FE8D										

H'FE8E

H'FE8F

TGR3D

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ09

H'FE97										
H'FE98	TGR4A									•
H'FE99										·
H'FE9A	TGR4B									
H'FE9B										
H'FEA0	TCR5		CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU5
H'FEA1	TMDR5					MD3	MD2	MD1	MD0	_
H'FEA2	TIOR5	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_
H'FEA4	TIER5	TTGE		TCIEU	TCIEV			TGIEB	TGIEA	
H'FEA5	TSR5	TCFD		TCFU	TCFV			TGFB	TGFA	
H'FEA6	TCNT5									
H'FEA7	-									
H'FEA8	TGR5A									
H'FEA9	-									
H'FEAA	TGR5B									
H'FEAB	-									•
H'FEB0	P1DDR	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR	Port
H'FEB1	P2DDR	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR	
H'FEB2	P3DDR	_	_	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR	
H'FEB9	PADDR	_	_	_	_	PA3DDR	PA2DDR	PA1DDR	PA0DDR	
H'FEBA	PBDDR	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR	•
H'FEBB	PCDDR	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR	•
H'FEBC	PDDDR	PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR	•
										-

H'FEBD PEDDR PE7DDR PE6DDR PE5DDR PE4DDR PE3DDR PE2DDR PE1DDR PE0DDR
H'FEBE PFDDR PF7DDR PF6DDR PF5DDR PF4DDR PF3DDR PF2DDR PF1DDR PF0DDR

Rev. 4.00 Feb 15, 2006 page 754 of 900 REJ09B0291-0400

H'FEBF PGDDR —

RENESAS

PG4DDR PG3DDR PG2DDR PG1DDR PG0DDR

H'FED4	BCRH	ICIS1	ICIS0	BRSTR M	BRSTS1	BRSTS0	_	_	_	
H'FED5	BCRL	BRLE		EAE					WAITE	
H'FEDB	RAMER	_					RAMS	RAM1	RAM0	·!
H'FF2C	ISCRH	IRQ7SCB	IRQ7SCA	IRQ6SCB	IRQ6SCA	IRQ5SCB	IRQ5SCA	IRQ4SCB	IRQ4SCA	
H'FF2D	ISCRL	IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB	IRQ0SCA	controller
H'FF2E	IER	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	·
H'FF2F	ISR	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	
H'FF30 to H'FF34	DTCER	DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	DTCE0	DTC
H'FF37	DTVECR	SWDTE	DTVEC6	DTVEC5	DTVEC4	DTVEC3	DTVEC2	DTVEC1	DTVEC0	·!
H'FF38	SBYCR	SSBY	STS2	STS1	STS0	OPE				Power-do mode
H'FF39	SYSCR			INTM1	INTM0	NMIEG			RAME	MCU
H'FF3A	SCKCR	PSTOP					SCK2	SCK1	SCK0	Clock pul generator
H'FF3B	MDCR	_	_	_	_	_	MDS2	MDS1	MDS0	MCU
H'FF3C	MSTPCRH	MSTP15	MSTP14	MSTP13	MSTP12	MSTP11	MSTP10	MSTP9	MSTP8	Power-do
H'FF3D	MSTPCRL	MSTP7	MSTP6	MSTP5	MSTP4	MSTP3	MSTP2	MSTP1	MSTP0	mode
H'FF42	SYSCR2	_	_	_	_	FLSHE	_	_	_	MCU

H'FECA

H'FECB

H'FECC

H'FECD

H'FECE

H'FED0

H'FED1

H'FED2

H'FED3

**IPRG** 

**IPRH** 

**IPRI** 

**IPRJ** 

**IPRK** 

**ABWCR** 

**ASTCR** 

WCRH

WCRL

ABW7

AST7

W71

W31

IPR6

IPR6

IPR6

IPR6

IPR6

ABW6

AST6

W70

W30

IPR5

IPR5

IPR5

IPR5

IPR5

ABW5

AST5

W61

W21

IPR4

IPR4

IPR4

IPR4

IPR4

ABW4

AST4

W60

W20

ABW3

AST3

W51

W11

IPR2

IPR2

IPR2

IPR2

ABW2

AST2

W50

W10

IPR1

IPR1

IPR1

IPR1

ABW1

AST1

W41 W01

IPR0

IPR0

IPR0

IPR0

ABW0


AST0

W40

W00

Bus conti











REJ09

МС

H'FF59	PORTA	_	_	_	_	PA3	PA2	PA1	PA0
H'FF5A	PORTB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
H'FF5B	PORTC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
H'FF5C	PORTD	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
H'FF5D	PORTE	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
H'FF5E	PORTF	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
H'FF5F	PORTG	_	_	_	PG4	PG3	PG2	PG1	PG0
H'FF60	P1DR	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR
H'FF61	P2DR	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR
H'FF62	P3DR	_	_	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR
H'FF69	PADR	_	_	_	_	PA3DR	PA2DR	PA1DR	PA0DR
H'FF6A	PBDR	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0DR
H'FF6B	PCDR	PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR	PC0DR
H'FF6C	PDDR	PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR
H'FF6D	PEDR	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR
H'FF6E	PFDR	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR
H'FF6F	PGDR	_	_	_	PG4DR	PG3DR	PG2DR	PG1DR	PG0DR
H'FF70	PAPCR	_	_	_	_	PA3PCR	PA2PCR	PA1PCR	PA0PCR
H'FF71	PBPCR	PB7PCR	PB6PCR	PB5PCR	PB4PCR	PB3PCR	PB2PCR	PB1PCR	PB0PCR
H'FF72	PCPCR	PC7PCR	PC6PCR	PC5PCR	PC4PCR	PC3PCR	PC2PCR	PC1PCR	PC0PCR
H'FF73	PDPCR	PD7PCR	PD6PCR	PD5PCR	PD4PCR	PD3PCR	PD2PCR	PD1PCR	PD0PCR
H'FF74	PEPCR	PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR	PE0PCR
H'FF76	P3ODR	_	_	P35ODR	P34ODR	P33ODR	P32ODR	P31ODR	P30ODR
H'FF77	PAODR					PA3ODR	PA2ODR	PA10DR	PA0ODR

Rev. 4.00 Feb 15, 2006 page 756 of 900 REJ09B0291-0400



-	SMIF	_	SINV	SDIR	_	_	_	_	SCMR0	H'FF7E
SCI1, Smart ca	CKS0	CKS1	MP	STOP	O/Ē	PE	CHR	C/Ā/ GM*2	SMR1	H'FF80
interface									BRR1	H'FF81
-	CKE0	CKE1	TEIE	MPIE	RE	TE	RIE	TIE	SCR1	H'FF82
-									TDR1	H'FF83
=	MPBT	MPB	TEND	PER	FER/ ERS*3	ORER	RDRF	TDRE	SSR1	H'FF84
-									RDR1	H'FF85
-	SMIF	_	SINV	SDIR	_	_	_	_	SCMR1	H'FF86
A/D con	AD2	AD3	AD4	AD5	AD6	AD7	AD8	AD9	ADDRAH	H'FF90
-	_	_	_	_	_	_	AD0	AD1	ADDRAL	H'FF91
-	AD2	AD3	AD4	AD5	AD6	AD7	AD8	AD9	ADDRBH	H'FF92
-	_	_	_	_	_	_	AD0	AD1	ADDRBL	H'FF93
-	AD2	AD3	AD4	AD5	AD6	AD7	AD8	AD9	ADDRCH	H"FF94
-	_	_	_	_	_	_	AD0	AD1	ADDRCL	H'FF95
-	AD2	AD3	AD4	AD5	AD6	AD7	AD8	AD9	ADDRDH	H'FF96
-	_	_	_	_	_	_	AD0	AD1	ADDRDL	H'FF97
-	CH0	CH1	_	CKS	SCAN	ADST	ADIE	ADF	ADCSR	H'FF98
-	_	_	_	_	_	_	TRGS0	TRGS1	ADCR	H'FF99
D/A conv									DADR0	H'FFA4

H'FF7D RDR0

H'FFA5

H'FFA6

DADR1 DACR

DAOE1 DAOE0 DAE

Rev. 4.00 Feb 15, 2006 pag REJ09

H'FFB6	TCORB0									
H'FFB7	TCORB1									_
H'FFB8	TCNT0									_
H'FFB9	TCNT1									_
H'FFBC (read)	TCSR	OVF	WT/IT	TME	_	_	CKS2	CKS1	CKS0	WDT
H'FFBD (read)	TCNT									
H'FFBF (read)	RSTCSR	WOVF	RSTE	RSTS	_	_	_	_	_	_
H'FFC0	TSTR	_	_	CST5	CST4	CST3	CST2	CST1	CST0	TPU
H'FFC1	TSYR	_	_	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	_
H'FFC8	FLMCR1	FWE	SWE	_	_	EV	PV	E	Р	FLASH
H'FFC9	FLMCR2	FLER	_	_	_	_	_	ESU	PSU	=
H'FFCA	EBR1	_	_	_	_	_	_	EB9	EB8	_
H'FFCB	EBR2	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	_
H'FFD0	TCR0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU0
H'FFD1	TMDR0	_	_	BFB	BFA	MD3	MD2	MD1	MD0	_
H'FFD2	TIOR0H	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_
H'FFD3	TIOR0L	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0	_
H'FFD4	TIER0	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	_
H'FFD5	TSR0	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA	_
H'FFD6	TCNT0									_
H'FFD7	_									_
H'FFD8	TGR0A									_
H'FFD9										_
H'FFDA	TGR0B									_
H'FFDB										

H'FFE2	TIOR1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	
H'FFE4	TIER1	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	_
H'FFE5	TSR1	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	_
H'FFE6	TCNT1									_
H'FFE7	<del></del>									_
H'FFE8	TGR1A									_
H'FFE9	<del>_</del>									_
H'FFEA	TGR1B									_
H'FFEB	_									_
H'FFF0	TCR2	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU2
H'FFF1	TMDR2	_	_	_	_	MD3	MD2	MD1	MD0	_
H'FFF2	TIOR2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_
H'FFF4	TIER2	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	_
H'FFF5	TSR2	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	_
H'FFF6	TCNT2									_
H'FFF7	_									_
H'FFF8	TGR2A									_
H'FFF9	<del>_</del>									_
H'FFFA	TGR2B									_
H'FFFB	_									

register information, and 16 bits otherwise.

Notes: 1. Located in on-chip RAM. The bus width is 32 bits when the DTC accesses

- 2. Functions as  $C/\overline{A}$  for SCI use, and as GM for smart card interface use.
- 3. Functions as FER for SCI use, and as ERS for smart card interface use.

Rev. 4.00 Feb 15, 2006 pag

REJ09

								Tr	ansf
								0	By tra
								1	Wo tra
					DTC	Transfe	rΝ	/lode	Sel
					0	Destina area or			
	DTO	Mad	_		1	Source or block			s rep
,	טוט	Mod	е —					1	
	0	0	Norma	al	mode	€			
		1	Repea	at	mode	)			
ı h								1	

Block transfer mode

DTC D

# Destination Address Mode

0	_	DAR is fixed
1	0	DAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)
	1	DAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)

### Source Address Mode

0	_	SAR is fixed
1	0	SAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)
	1	SAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)

Rev. 4.00 Feb 15, 2006 page 760 of 900

REJ09B0291-0400



		DTC	TC Interrupt Select								
		0	After a data transfer ends, the CPU interrupt is disabled unless the transfer counter is 0								
		1	After a data transfer ends, the CPU interrupt is e								
DTC	Chair	n Tra	Transfer Enable								
0	End	of DTC data transfer									

Reserved

Only 0 should be written t

SAR—DTO	C S	ource	e Add	lress	Regis	ster	H'F800—H'FBFF				
Bit	:	23	22	21	20	19		4	3	2	
Initial value Read/Write		Unde- fined	Unde- fined	Unde- fined		Unde- fined		Unde- fined	Unde- fined	Und	
Reau/Wille	•	_								_	

DTC chain transfer

Specifies transfer data source address

DAR—DTC Destination Address Register H'F800—H'FBFF										
Bit :	23	22	21	20	19			4	3	
Initial value:		Unde- fined						Unde- fined	Unde- fined	
Read/Write:	_	_	_	_	_				_	_

Specifies transfer data destination address

Rev. 4.00 Feb 15, 2006 pag REJ09



Specifies the number of DTC data transfers

CRB—DTC T	[rans	fer C	ount	Regi	ster I	3	H'F800—H'FBFF							
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2
														<del></del> 1
Initial value:	Unde- fined	Unde- fined							Unde-			Unde-		
Read/Write:	_													
				Sr	)ecifie	s the	numh	er of	DTC I	block	data	transf	ers	

Rev. 4.00 Feb 15, 2006 page 762 of 900 REJ09B0291-0400



U	U	U
		1
	1	0
		1
1	0	0
		1
	1	0
		1

1	0	Internal clock: counts on \$\phi/\$
	1	Internal clock: counts on \$/
0	0	External clock: counts on T
	1	Internal clock: counts on $\phi$ /
1	0	Internal clock: counts on $\phi$ /

Internal clock: counts on φ

Internal clock: counts on on

Clock Edge

0	0	Count at rising edge
	1	Count at falling edge
1	_	Count at both edges

### Counter Clear

Courter Clear							
0	0	0	TCNT clearing disabled				
		1	TCNT cleared by TGRA compare match/input capture				
	1	0	TCNT cleared by TGRB compare match/input capture				
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*1				
1	0	0	TCNT clearing disabled				
		1	TCNT cleared by TGRC compare match/input capture*2				
	1	0	TCNT cleared by TGRD compare match/input capture*2				
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*1				

- Notes: 1. Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.
  - When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.



0	0	0	0	Normal op
			1	Reserved
		1	0	PWM mod
			1	PWM mod
	1	0	0	Phase cou
			1	Phase cou
		1	0	Phase cou
			1	Phase cou
1	*	*	*	_

Notes: 1. MD3 is a reserved b it should always be v 2. Phase counting mod set for channels 0 ar case, 0 should always

to MD2.

Buffer Operation A

TGRA operates normally
 TGRA and TGRC used together for buffer operation

# Buffer Operation B

0	TGRB operates normally
1	TGRB and TGRD used together for buffer operation

Rev. 4.00 Feb 15, 2006 page 764 of 900

REJ09B0291-0400



Т	,	_	Ţ	_		- Carpar alloablea			
				1	is output compare	Initial output is 0 output	0 output at compa		
			1	0	register		1 output at compa		
				1			Toggle output at c		
		1	0	0		Output disabled			
				1		Initial output is	0 output at compa		
			1	0		1 output	1 output at compa		
				1			Toggle output at c		
ĺ	1	0			TGR3A	Capture input source is	Input capture at ris		
				1	is input capture	TIOCA3 pin	Input capture at fa		
			1	*	register		Input capture at bo		
		1	*	*		Capture input source is channel 4/count clock	Input capture at To count-down		

#### TCD2D I/O C--+-

TGR	GR3B I/O Control							
0	0	0	0	TGR3B	Output disabled			
			1	Compare O output	Initial output is 0 output	0 output at compare match		
		1	0	register		1 output at compare match	1 output at compare match	
			1			Toggle output at compare match		
	1	0	0		Output disabled			
			1		Initial output is 1	0 output at compare match		
		1	0		output	1 output at compare match		
			1			Toggle output at compare match		
1	0	0	0	TGR3B	Capture input	Input capture at rising edge		
			1	is input capture	source is TIOCB3 pin	Input capture at falling edge		
		1	*	register		Input capture at both edges		
	1	*	*		Capture input source is channel 4/count clock	Input capture at TCNT4 count-up/ count-down*1		

\*: Don't care

Note: 1. If bits TPSC2 to TPSC0 in TCR4 are set to B'000, and  $\phi/1$  is used as the TCNT4 count clock, this setting will be invalid and input capture will not occur.

			1	is output compare register	Initial output is 0 output	0 output at compare mat	
		1	0			1 output at compare mat	
			1			Toggle output at compar	
	1	0	0		Output disabled		
			1		Initial output is 1 output	0 output at compare mat	
		1	0			1 output at compare mat	
			1			Toggle output at compar	
1	0	0	0	TGR3C is input capture	Capture input source is TIOCC3 pin	Input capture at rising ed	
			1			Input capture at falling e	
		1 *	*	register		Input capture at both edg	
	1	*	*		Capture input source is channel	Input capture at TCNT4	

4/count clock

Note: When the BFA bit in TMDR3 is set to 1 and TGR3C is used as a but this setting is invalid and input capture/output compare is not generated

#### TGR3D I/O Control

101	TGK3D I/O CONTROL								
0	0	0	0	TGR3D	Output disabled				
			1	is output compare	Initial output is 0 output	0 output at compare match			
		1	0	register		1 output at compare match			
			1			Toggle output at compare match			
	1	0	0		Output disabled				
			1		Initial output is 1	0 output at compare match			
		1	0		output	1 output at compare match			
			1			Toggle output at compare match			
1	0	0	0	TGR3D	Capture input source is	Input capture at rising edge			
			1	is input capture	TIOCD3 pin	Input capture at falling edge			
		1	*	register		Input capture at both edges			
	1	*	*		Capture input source is channel 4/count clock	Input capture at TCNT4 count-up/ count-down*1			

\*: Don't care

count-down

Notes: When the BFB bit in TMDR3 is set to 1 and TGR3D is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and  $\phi/1$  is used as the TCNT4 count clock, this setting is invalid and input capture is not generated.

Note: When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

Rev. 4.00 Feb 15, 2006 page 766 of 900

REJ09B0291-0400



							TGR	Interrupt Enable
							0	Interrupt reques
							1	Interrupt reques by TGFB bit ena
					TG	R Inter	rupt E	nable C
					0			requests (TGIC) l disabled
					1			requests (TGIC) I enabled
		Т	GF	R Inter	rup	t Enabl	e D	
			0	Inter bit di	•		sts (T	GID) by TGFD
			1	Inter bit e			sts (T	GID) by TGFD
	Over	flow I	nte	rrupt E	Enal	ble		
	0	Inte	rru	pt req	ues	ts (TCI	V) by	TCFV disabled
	1	Inte	rru	pt req	ues	ts (TCI	V) by	TCFV enabled
/D Conversion Start Reques	t Ena	hla						

	our order of art request in abis
0	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

Rev. 4.00 Feb 15, 2006 pag REJ0

Interrupt re by TGFA b Interrupt re by TGFA b

					When 0 is written to TGFA after re	
				1	[Setting conditions]  When TCNT=TGRA while TGRA ing as output compare register  When TCNT value is transferred input capture signal while TGRA input capture register	
		Inp	ut Cap	ture/C	Output Compare Flag B	
		0	• W	hen [ MRB	conditions] DTC is activated by TGIB interrupt v in DTC is 0 is written to TGFB after reading To	
1 [Sett • W ou • W ca				hen 7 utput o	onditions] 'CNT = TGRB while TGRB is functi compare register 'CNT value is transferred to TGRB signal while TGRB is functioning a	
	Input	। Capture/O	utput C	Compa	are Flag C	
	0	DTC is (	TC is a	activa	ted by TGIC interrupt while DISEL to	
	[Setting conditions]     When TCNT = TGRC while TGRC is functioning as register     When TCNT value is transferred to TGRC by input while TGRC is functioning as input capture register					
l Input	Capture	e/Output C	ompar	e Flaç	j D	
0						
1	• Whe	n TCNT va	TGRD alue is	trans	e TGRD is functioning as output co ferred to TGRD by input capture sig ut capture register	
Flag						

Over	llow Flag
0	[Clearing condition] When 0 is written to TCFV after reading TCFV = 1
1	[Setting condition]   When the TCNT value overflows (changes from H'FFFF to H'0000

Note: \* Can only be written with 0 for flag clearing.

Rev. 4.00 Feb 15, 2006 page 768 of 900 REJ09B0291-0400

Up	o-counter
----	-----------

H'FE88

H'FE8A

TGR3C— TGR3D—				_						FE8					
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	
Initial val	ue :	1	1	1	1	1	1	1	1	1	1	1	1	1	

TGR3A—Timer General Register 3A

TGR3B—Timer General Register 3B

Rev. 4.00 Feb 15, 2006 pag

REJ0

0	0	0	Internal clock: counts on \$\display1
		1	Internal clock: counts on \$/4
	1	0	Internal clock: counts on \$\display1
		1	Internal clock: counts on \$\phi/6\$
1	0	0	External clock: counts on TO
		1	External clock: counts on TO
	1	0	Internal clock: counts on \$\phi/1\$

Note: This setting is ignored when channe counting mode.

Counts on TCNT5 overflow

### Clock Edge

0	0	Count at rising edge
	1	Count at falling edge
1	_	Count at both edges

Note: This setting is ignored when channel 4 is in phase counting mode.

### Counter Clear

0	0	TCNT clearing disabled
	1	TCNT cleared by TGRA compare match/input capture
1	0	TCNT cleared by TGRB compare match/input capture
	1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*

Note: \* Synchronous operating setting is performed by setting the SYNC bit TSYR to 1.

Rev. 4.00 Feb 15, 2006 page 770 of 900 REJ09B0291-0400

0	0
	1

0 0 Normal op Reserved 0 PWM mod PWM mod Phase cou Phase cou Phase cou Phase cou

Note: MD3 is a reserved bit. In it should always be writt

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ0

		1	is output compare	Initial output is 0	0 output at compa
	1	0	register	output	1 output at compa
		1	1		Toggle output at c
1	0	0	]	Output disabled	
		1		Initial output is 1	0 output at compa
	1	0		output	1 output at compa
		1			Toggle output at c
0	0	0	TGR4A	Capture input	Input capture at ris
		1	is input capture	source is TIOCA4 pin	Input capture at fa
	1	*	register		Input capture at bo
1	*	*		Capture input source is TGR3A compare match/ input capture	Input capture at ge TGR3A compare r capture
	0	1 0 1	1 0 0 1 1 0 0 1 1 0 0 0 1 1 1 1 1 1 1 1	1 compare 1 0 register 1 1 0 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 compare register 1 0 O O Output disabled Initial output is 0 output 1 1 0 O Output disabled Initial output is 1 output 1 0 0 O TGR4A is input capture register 1 * * Capture input source is TIOCA4 pin 1 * Capture input source is TGR3A compare match/

### TGR4B I/O Control

IGR	TGR4B I/O Control									
0	0	0	0	TGR4B	Output disabled					
			1	is output compare	Initial output is 0	0 output at compare match				
		1	0	register	output	1 output at compare match				
			1			Toggle output at compare match				
	1	0	0		Output disabled					
			1		Initial output is 1 output	0 output at compare match				
		1	0			1 output at compare match				
			1			Toggle output at compare match				
1	0	0	0	TGR4B	Capture input	Input capture at rising edge				
			1	is input capture	source is TIOCB4 pin	Input capture at falling edge				
		1	*	register		Input capture at both edges				
	1	*	*		Capture input source is TGR3C compare match/ input capture	Input capture at generation of TGR3C compare match/input capture				

\*: Don't care

Rev. 4.00 Feb 15, 2006 page 772 of 900 REJ09B0291-0400



					by IGF	A bit disable
				1		t requests (¯ A bit enable
			TGF	R Inter	rrupt Ena	ble B
			0		errupt req FB bit dis	uests (TGIB) abled
			1		errupt req FB bit en	uests (TGIB) abled
	Over	flow Interrupt Enable				
	0	Interrupt requests (TCIV)	by T	CFV	disabled	
	1	Interrupt requests (TCIV)	by T	CFV (	enabled	
Un	derflow Int	terrupt Enable			_	
0	Interrup	ot requests (TCIU) by TCFl	J dis	abled		

Interrupt requests (TCIU) by TCFU enabled

# A/D Conversion Start Request Enable

0	A/D conversion start request generation disable
1	A/D conversion start request generation enabled

						DISEL bit of MRB in DTC is 0     When 0 is written to TGFA after rea
					1	[Setting conditions]  • When TCNT = TGRA while TGRA is as output compare register  • When TCNT value is transferred to input capture signal while TGRA is as input capture register
				Input	Captur	re/Output Compare Flag B
				0	• Whe	ring conditions] en DTC is activated by TGIB interrupt v of MRB in DTC is 0 en 0 is written to TGFB after reading T
				1	Whe outp     Whe capt	ng conditions] en TCNT = TGRB while TGRB is funct out compare register en TCNT value is transferred to TGRB ture signal while TGRB is functioning a ture register
		Over	flow Flag			
		0	[Clearing conditio When 0 is written		iter rea	ding TCFV = 1
		1	[Setting condition When the TCNT		lows (cl	hanges from H'FFFF to H'0000 )
	Unde	rflow Flag	l			
	0		g condition] is written to TCFU	after readin	g TCFL	J = 1
	1		condition] le TCNT value unde	erflows (cha	ınges fr	rom H'0000 to H'FFFF)
l Count Dire	ction Flag					

## Count Direction Flag

0	TCNT counts down						
1	TCNT counts up						

Note: \* Can only be written with 0 for flag clearing.

Rev. 4.00 Feb 15, 2006 page 774 of 900

REJ09B0291-0400



## Up/down-counter\*

H'FE98

Note: \* This timer counter can be used as an up/down-counter only in phase co mode or when performing overflow/underflow counting on another char other cases it functions as an up-counter.

TGR4B—Ti	mer	Gen	eral	Regi	ster 4	4B			H	FE9	A				
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	:
Initial value	:	1	1	1	1	1	1	1	1	1	1	1	1	1	

TGR4A—Timer General Register 4A

Rev. 4.00 Feb 15, 2006 pag

REJ09

Ŭ		Ů
		1
	1	0
		1
1	0	0
		1
	1	0
		1

1 External clock: counts on TCl Note: This setting is ignored when channel: counting mode.

Internal clock: counts on 6/4 Internal clock: counts on 6/16 Internal clock: counts on 6/64 External clock: counts on TCI External clock: counts on TCL Internal clock: counts on \$\phi/25\$

Clock Edge

Count at rising edge 1 Count at falling edge 1 Count at both edges

Note: This setting is ignored when channel 5 is in phase counting mode.

### Counter Clear

Counter Clear									
0	0	TCNT clearing disabled							
	1	TCNT cleared by TGRA compare match/input capture							
1	0	TCNT cleared by TGRB compare match/input capture							
	1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*							

Note: \* Synchronous operating setting is performed by setting the SYNC bit TSYR to 1.

Rev. 4.00 Feb 15, 2006 page 776 of 900 REJ09B0291-0400



0	0	0	0	Normal o
			1	Reserved
		1	0	PWM mo
			1	PWM mo
	1	0	0	Phase co
			1	Phase co
		1	0	Phase co
			1	Phase co
1	*	*	*	_

Note: MD3 is a reserved bit. it should always be wri

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ09

			1	compare	Initial output is 0 output	0 output at compa
		1	0	register	output	1 output at compa
			1			Toggle output at o
	1	0	0		Output disabled	
			1		Initial output is 1 output	0 output at compa
		1	0			1 output at compa
			1			Toggle output at o
1	*	0	0	TGR5A	Capture input source is TIOCA5 pin	Input capture at ris
			1	is input capture		Input capture at fa
		1	*	register	·	Input capture at be

### TGR5B I/O Control

IGR	TGR5B I/O Control								
0	0	0	0		Output disabled				
			1	is output compare	Initial output is 0 output	0 output at compare match			
		1	0	register	σαιραί	1 output at compare match			
			1			Toggle output at compare match			
	1	0	0		Output disabled				
			1		Initial output is 1	0 output at compare match			
		1	0		output	1 output at compare match			
			1			Toggle output at compare match			
1	*	0	0	TGR5B	Capture input	Input capture at rising edge			
				is input capture	source is TIOCB5 pin	Input capture at falling edge			
		1	*	register		Input capture at both edges			

\*: Don't care

Rev. 4.00 Feb 15, 2006 page 778 of 900 REJ09B0291-0400



			0	Interrupt requests (TGIB) by TGFB bit disabled
			1	Interrupt requests (TGIB) by TGFB bit enabled
	Ove	flow Interrupt Enable		
	0	Interrupt requests (TCIV) b	у ТС	FV disabled
	1	Interrupt requests (TCIV) b	у ТС	FV enabled
Unde	erflow In	terrupt Enable		
0	Interru	pt requests (TCIU) by TCFL	J disa	abled
1	Interru	pt requests (TCIU) by TCFL	J ena	bled

### A/D Conversion Start Request Enable

	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

Rev. 4.00 Feb 15, 2006 pag REJ09

Interrupt requests ( by TGFA bit enable

TGR Interrupt Enable B



					DISEL bit of MRB in DTC is 0 • When 0 is written to TGFA after re
				1	[Setting conditions]  • When TCNT = TGRA while TGR as output compare register  • When TCNT value is transferred input capture signal while TGRA as input capture register
			Inpu	t Capture	e/Output Compare Flag B
			0	• Whe	ing conditions] en DTC is activated by TGIB interru  f MRB in DTC is 0 en 0 is written to TGFB after reading
			1	Whe output     Whe captu	g conditions] n TCNT = TGRB while TGRB is fur ut compare register n TCNT value is transferred to TGR ure signal while TGRB is functioning ure register
	c	verflow Flag			
		0 [Clearing condition] When 0 is written to TC	FV a	after read	ding TCFV = 1
		1 [Setting condition] When the TCNT value	overf	lows (ch	nanges from H'FFFF to H'0000)
	Underflow F	Flag			
	1 1 1	aring condition] n 0 is written to TCFU after r	eadiı	ng TCFL	J = 1
		ing condition] n the TCNT value underflow	s (ch	anges fr	om H'0000 to H'FFFF)
Coi	unt Direction Flag				

0	TCNT counts down
1	TCNT counts up

Note: \* Can only be written with 0 for flag clearing.

Rev. 4.00 Feb 15, 2006 page 780 of 900 REJ09B0291-0400



Up/down-counter\*

H'FEA8

Note: \* This timer counter can be used as an up/down-counter only in phase or mode or when performing overflow/underflow counting on another char other cases it functions as an up-counter.

TGR5B—Time	r General	Register	5B	Н	'FEAA		
Bit :	15 14	13 12	11 10	9 8	7 6	5 4	3 2
Initial value:	1 1	1 1	1 1	1 1	1 1	1 1	1 1
Read/Write:	R/W R/W	R/W R/W	R/W R/W	R/W R/W	R/W R/W	R/W R/W	R/W R/
P1DDR—Port	1 Data Dii	ection Re	gister	Н	'FEB0		
Bit :	7	6	5	4	3	2	1
	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DD
Initial value:	0	0	0	0	0	0	0
Read/Write:	W	W	W	W	W	W	W

TGR5A—Timer General Register 5A

Specify input or output for individual port 1 pins

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ09

P3DDR—I	Port :	3 Data Dir	ection Re	egister	Н			
Bit	:	7	6	5	4	3	2	1
		_	_	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR
Initial valu	ie:	Undefined	Undefined	0	0	0	0	0
Read/Wri	te:	_	_	W	W	W	W	W

Specify input or output for individual port 3 p

PADDR—Po	ort A	A Data Di	rection R	egister	H'	FEB9		
Bit	:	7	6	5	4	3	2	1
		_	_	_	_	PA3DDR	PA2DDR	PA1DDR
Initial value	:	Undefined	Undefined	Undefined	Undefined	0	0	0
Read/Write	:	_	_	_	_	W	W	W

Specify input or output for individual

Rev. 4.00 Feb 15, 2006 page 782 of 900 REJ09B0291-0400

PCDDR—Po	rt (	C Data Dir	rection Re	egister	<b>H'</b> !	FEBB						
Bit	:	7	6	5	4	3	2	1				
		PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DD				
Initial value	:	0	0	0	0	0	0	0				
Read/Write	:	W	W	W	W	W	W	W				
	Specify input or output for individual port C pins											
PDDDR—Port D Data Direction Register H'FEBC												
Bit	:	7	6	5	4	3	2	1				

DDDK	10101	D Dutta Di	rection it	egistei		LLDC		
Bit	:	7	6	5	4	3	2	1
		PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1D
Initial val	ue:	0	0	0	0	0	0	0
Read/Wr	ite:	W	W	W	W	W	W	W

Specify input or output for individual port D pins

Rev. 4.00 Feb 15, 2006 pag REJ09 RENESAS

PFDDR—Port F Data Direction Register H'FEBE													
Bit	:	7	6	5	4	3	2	1					
		PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR					
Modes 1, 2,	4 to	6											
Initial value	:	1	0	0	0	0	0	0					
Read/Write	:	W	W	W	W	W	W	W					
Modes 3, 7													
Initial value	:	0	0	0	0	0	0	0					
Read/Write	:	W	W	W	W	W	W	W					

Specify input or output for individual port F pins

Rev. 4.00 Feb 15, 2006 page 784 of 900 REJ09B0291-0400



Initial value	: (	Undefined	Undefined	Undefined	0	0	0	0
Read/Write	:	_	_	_	W	W	W	W
					Specify i	nput or ou	itput for in	dividual

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ09

1PK1—Interrupt Priority Register 1 **IPRJ**—Interrupt Priority Register J IPRK—Interrupt Priority Register K

H'FECD H'FECE

птесс

mierrupi

Interrupt

Interrupt

Bit :	7	6	5	4	3	2	1	
	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	Γ
Initial value:	0	1	1	1	0	1	1	
Read/Write:	_	R/W	R/W	R/W	_	R/W	R/W	
								_

Set priority (levels 7 to 0) for interrupt sources

Correspondence between Interrupt Sources and IPR Settings  Bits  Register						
Dogistor	Bits					
Register	6 to 4	2 to 0				
IPRA	IRQ0	IRQ1				
IPRB	IRQ2 IRQ3	IRQ4 IRQ5				
IPRC	IRQ6 IRQ7	DTC				
IPRD	WDT	_*				
IPRE	_*	A/D converter				
IPRF	TPU channel 0	TPU channel 1				
IPRG	TPU channel 2	TPU channel 3				
IPRH	TPU channel 4	TPU channel 5				
IPRI	8-bit timer channel 0	8-bit timer channel 1				
IPRJ	_*	SCI channel 0				
IPRK	SCI channel 1	_*				

Note: \* Reserved bits. May be read or written, but the setting is ignored

Rev. 4.00 Feb 15, 2006 page 786 of 900

REJ09B0291-0400

Read/W	rite :	R/W	R/W	R/W	R/W	R/W	R/W	R/W
					Area 7	to 0 Bus \	Width Con	trol
					0	Area n is o	designated	for 16-bit
					1	Area n is c	designated	for 8-bit
ASTCR-	-Access	s State Co	ontrol Re	gister	I	H'FED1		Bu
		_	_	_			_	
Bit	: _	7	6	5	4	3	2	1

AST5

1

R/W

Area 7 to 0 Access State Control

0

0

AST4

1

R/W

Area n is designated for 2-state access

Area n is designated for 3-state access

0

AST3

1

R/W

Wait state insertion in area n external space is disal

Wait state insertion in area n external space is enab

0

AST2

1

R/W

Rev. 4.00 Feb 15, 2006 pag

REJ09

0

AST1

1

R/W

Initial value:

Initial value:

Read/Write:

AST7

1

R/W

AST6

1

R/W

0

1

Area	4 W	ait Control
0	0	Program wait not in:
	1	1 program wait state
1	0	2 program wait state

3 program wait state

				- 1
Aroo.	E 1/	Voi+	Car	trol

Area 5 Wall Control					
0	0	Program wait not inserted			
	1	1 program wait state inserted			
1	0	2 program wait states inserted			
	1	3 program wait states inserted			

### Area 6 Wait Control

7 lica o vvait control					
0	0	Program wait not inserted			
	1	1 program wait state inserted			
1	0	2 program wait states inserted			
	1	3 program wait states inserted			

## Area 7 Wait Control

0	0	Program wait not inserted
	1	1 program wait state inserted
1	0	2 program wait states inserted
	1	3 program wait states inserted

Rev. 4.00 Feb 15, 2006 page 788 of 900

REJ09B0291-0400



# 0 Program wait not i 1 1 program wait sta 1 0 2 program wait sta 1 3 program wait sta

Area 0 Wait Control

### Area 1 Wait Control

Area i wall control						
0	0	Program wait not inserted				
	1	1 program wait state inserted				
1	0	2 program wait states inserted				
	1	3 program wait states inserted				

### Area 2 Wait Contro

Area 2 Wait Control						
0	0	Program wait not inserted				
	1	1 program wait state inserted				
1	0	2 program wait states inserted				
	1	3 program wait states inserted				

## Area 3 Wait Control

0	0	Program wait not inserted
	1	1 program wait state inserted
1	0	2 program wait states inserted
	1	3 program wait states inserted

						Burst	t Cycle Select 0	
						0	Max. 4 words in burst	ac
						1	Max. 8 words in burst	ac
				Burs	t Cycle	Sele	ect 1	
				0	Burs	st cyc	ele comprises 1 state	
				1	Burs	st cyc	ele comprises 2 states	
		Area	0 Burs	t RO	M Ena	ıble		
		0	Area	0 is	basic l	ous ir	nterface	
		1	Area	0 is	burst F	ROM	interface	
							<u></u>	
Idle	Cycle	Inser	t 0					
0		-	not ins			se of	successive external rea	ad

Idle cycle inserted in case of successive external read

Only 0 should to these bits

# Idle Cycle Insert 1

1

0	Idle cycle not inserted in case of successive external read cycles in different areas
1	Idle cycle inserted in case of successive external read cycles in different areas

and external write cycles

Rev. 4.00 Feb 15, 2006 page 790 of 900

REJ09B0291-0400



Only 0 should be written to thi

WAIT Pin Enable

0 Wait input by WAIT pin

ed

Wait input by WAIT pin

Reserved
Only 1 should be written to these bit

External Addresses H'010000 to H'01FFFF Enable

0	On-chip ROM (H8S/2345) or reserved area* (H
1	External addresses (in external expansion mod reserved area (in single-chip mode)
Note	e: * Do not access a reserved area.

oon rod

Reserved
Only 0 should be written to this bit

# Bus Release Enable

0	External bus release is disabled
1	External bus release is enabled


RAM Select, Flash Memory Area Select

RAMS	RAM1	RAM0	RAM Are
0	*	*	H'FFEC00-H'FF
1	0	0	H'000000-H'000
		1	H'000400-H'000
	1	0	H'000800-H'000
		1	H'000C00-H'00

\*: Don't care

Rev. 4.00 Feb 15, 2006 page 792 of 900 REJ09B0291-0400





R/W

D:4	
Rit	

Initial value :

Read/Write:

IRQ3SCB 0 R/W

0 R/W

R/W

5 0

R/W

R/W

4 0

R/W

R/W

IRQ7 to IRQ4 Sense Control

0

R/W

3

R/W

0

IRQ0SC

R/W

2

R/W

R/W

1

0

R/W

IRQ3 to IRQ0 Sense Control

IRQnSCB	IRQnSCA	Interrupt Request Generation
0	0	ĪRQn input low level
	1	Falling edge of IRQn input
1	0	Rising edge of IRQn input
	1	Both falling and rising edges of IRQn input

(n = 7 to 0)

REJ09

Rev. 4.00 Feb 15, 2006 pag

0	IRQn interrupt disabled
1	IRQn interrupt enabled

(n = 7 to 0)

Interrupt

Bit :	7	6	5	4	3	2	1
	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F
Initial value:	0	0	0	0	0	0	0
Read/Write:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Indicate the status of IRQ7 to IRQ0 interrupt requests

H'FF2F

Note: \* Can only be written with 0 for flag clearing.

ISR—IRQ Status Register

Rev. 4.00 Feb 15, 2006 page 794 of 900

REJ09B0291-0400



DTC activation by this interrupt is disabled [Clearing conditions]  • When the DISEL bit is 1 and data transfer h  • When the specified number of transfers hav
DTC activation by this interrupt is enabled [Holding condition]

When the DISEL bit is 0 and the specified nur

transfers have not ended

# Correspondence between Interrupt Sources and DTCER

	Bits								
Register	7	6	5	4	3	2	1		
DTCERA	IRQ0	IRQ1	IRQ2	IRQ3	IRQ4	IRQ5	IRQ6		
DTCERB	_	ADI	TGI0A	TGI0B	TGI0C	TGI0D	TGI1		
DTCERC	TGI2A	TGI2B	TGI3A	TGI3B	TGI3C	TGI3D	TGI4		
DTCERD	_	_	TGI5A	TGI5B	CMIA0	CMIB0	CMIA		
DTCERE	_	_	_	_	RXI0	TXI0	RXI1		

0

dets vector number for DTO software activa

# DTC Software Activation Enable

0	DTC software activation is disabled [Clearing condition] When the DISEL bit is 0 and the specified number of transfers ha not ended
1	DTC software activation is enabled [Holding conditions]  When the DISEL bit is 1 and data transfer has ended  When the specified number of transfers have ended  During data transfer due to software activation

Note: \* A value of 1 can always be written to the SWDTE bit, but 0 can only be writ is read.

Rev. 4.00 Feb 15, 2006 page 796 of 900

REJ09B0291-0400

# Only 0 should be writte

# Output Port Enable

0	In software standby mode, address bus control signals are high-impeda
1	In software standby mode, address

bus control signals retain output sta

# Standby Timer Select

0	0	0	Standby time = 8192 states
		1	Standby time = 16384 states
	1	0	Standby time = 32768 states
		1	Standby time = 65536 states
1	0	0	Standby time = 131072 states
		1	Standby time = 262144 states
	1	0	Reserved
		1	Standby time = 16 states

# Software Standby

0	Transition to sleep mode after execution of SLEEP instruction
1	Transition to software standby mode after execution of SLEEP

RAM Enable -On-chip RAM On-chip RAM NMI Input Edge Select Falling edge Rising edge 1

Only 0 should be writte

to this bit

Interrupt Control Mode Selection

0	0	Interrupt control mode 0
	1	_
1	0	Interrupt control mode 2
	1	_

Reserved Only 0 should be written to this bit

0	0	0	Bus master is in high-sp
		1	Medium-speed clock is
	1	0	Medium-speed clock is
		1	Medium-speed clock is
1	0	0	Medium-speed clock is
		1	Medium-speed clock is
	1	_	_

Bus Master Clock Select

# φ Clock Output Control

PSTOP	Normal Operation	Sleep Mode	Software Standby Mode	Hardv Standby
0	φ output	φ output	Fixed high	High imp
1	Fixed high	Fixed high	Fixed high	High imp

MSTPCRH- MSTPCRL-			-			_			1'FF3 1'FF3					ver-l ver-l
				MSTF	PCRF	ł						MST	PCRL	-
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	0	0	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/V
					<b>ξ</b>				e stop					
						0	Modu	ıle sto	op mo	de cl	eared			
					L	1	Modu	ule sto	op mo	de se	≱t			
SYSCR2 — S	Syster	n Co	ntrol	Regi	ster 2	2			I'FF4	12				
Bit	:	7		6		5		4	;	3	2	<u> </u>	1	
		_							FLS	SHE				
Initial value	: -	0		0		0		0	(	0	0	)	0	
Read/Write	:	_		_		_	-	_	_	/W	_	-	_	-
						Fla	sh Me	emory	y Cont	trol R	egiste	er Ena	able	
						0	Fla	ash m	nemo	ry cor	ntrol r	egiste	er is n	ot s
						1		ach n	nemoi	rv cor	otrol r	odict	or io c	مام

Rev. 4.00 Feb 15, 2006 page 800 of 900

REJ09B0291-0400



Reserved
Only 0 should be written to thes

H'FF45

State of port 1 pins


Bit :	7	6	5	4	3	2	1
	_	_	_	_	_	_	_
Initial value:	0	0	0	0	1	1	1
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Rese	erved		
PORT1—Port	1 Register				'FF50		
PORT1—Port		6	5			2	1
			5 P15	Н	'FF50	2 P12	1 P11
	7	6		H 4	'FF50 3		•
Bit :	7 P17 —*	6 P16	P15	<b>H</b> 4 P14	3 P13	P12	P11

Note: \* Determined by the state of pins P1<sub>7</sub> to P1<sub>0</sub>.


**Reserved Register** 

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ0 Note: \* Determined by the state of pins P2<sub>7</sub> to P2<sub>0</sub>.



Note: \* Determined by the state of pins P3<sub>5</sub> to P3<sub>0</sub>.




Note: \* Determined by the state of pins P4<sub>7</sub> to P4<sub>0</sub>.


Rev. 4.00 Feb 15, 2006 page 802 of 900

REJ09B0291-0400

Note: \* Determined by the state of pins PA<sub>3</sub> to PA<sub>0</sub>.



Note: \* Determined by the state of pins PB<sub>7</sub> to PB<sub>0</sub>.




Note: \* Determined by the state of pins PC<sub>7</sub> to PC<sub>0</sub>.

Rev. 4.00 Feb 15, 2006 pag


REJ09



Note: \* Determined by the state of pins PD<sub>7</sub> to PD<sub>0</sub>.



Note: \* Determined by the state of pins PE<sub>7</sub> to PE<sub>0</sub>.



Note: \* Determined by the state of pins PF<sub>7</sub> to PF<sub>0</sub>.

Rev. 4.00 Feb 15, 2006 page 804 of 900

REJ09B0291-0400

H'FF60

Note: \* Determined by the state of pins PG<sub>4</sub> to PG<sub>0</sub>.

P1DR—Port 1 Data Register

Bit :	7	6	5	4	3	2	1
	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR
Initial value:	0	0	0	0	0	0	0
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		Store	es output o	data for po	ort 1 pins (I	P1 <sub>7</sub> to P1 <sub>0</sub>	)
P2DR—Port 2	Data Regi	ster		Н	'FF61		
P2DR—Port 2 Bit :	Data Regi	ster 6	5	H 4	'FF61 3	2	1
	Data Regi 7 P27DR		5 P25DR			2 P22DR	1 P21DR
	7	6		4	3		1 P21DR 0

Stores output data for port 2 pins (P27 to P20)

Stores output data for port 5 pins (1 55 to 1 50)

PADR—Port A Data Register						Н	'FF69			
	Bit	:	7	6	5	4	3	2	1	
			_	_	_	_	PA3DR	PA2DR	PA1DR	
	Initial value	:	Undefined	Undefined	Undefined	Undefined	0	0	0	
	Read/Write	:	_	_	_	_	R/W	R/W	R/W	
									I	
						Stores	output da	ata for por	t A pins (P	,

PBDR—Port B	H'FF6A						
Bit :	7	6	5	4	3	2	1
	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR
Initial value:	0	0	0	0	0	0	0
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Stores output data for port B pins (PB<sub>7</sub> to PB<sub>0</sub>)

Rev. 4.00 Feb 15, 2006 page 806 of 900

REJ09B0291-0400

PDDR—Port D	H'FF6C						
Bit :	7	6	5	4	3	2	1
DIL .		0	<u> </u>	4	<u> </u>		l I
	PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR
Initial value:	0	0	0	0	0	0	0
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		Stor	es output	data for po	ort D pins (	(PD <sub>7</sub> to PD	O <sub>0</sub> )
PEDR—Port E		Н	'FF6D				

PEDR—Port E Data Register				H'FF6D				
Bit	:	7	6	5	4	3	2	1
		PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR
Initial value	:	0	0	0	0	0	0	0
Read/Write	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Stores output data for port E pins ( $PE_7$  to  $PE_0$ )

RENESAS

4

H'FF6F

3

2

1

		_	_	_	PG4DR	PG3DR	PG2DR	PG1DR
Initial value	:	Undefined	Undefined	Undefined	0	0	0	0
Read/Write	:	_	_	_	R/W	R/W	R/W	R/W
					Stores	output da	ta for port	G pins (PG
PAPCR—Po	rt.	A MOS P	ull-Up Co	ontrol Reg	gister l	H'FF70		
PAPCR—Po	rt .	A MOS P	ull-Up Co	ontrol Reg	gister l	H'FF70		
PAPCR—Po	rt	A MOS P	ull-Up Co 6	ontrol Reg	gister l 4	H'FF70 3	2	1
	rt		-	·		3		1 PA1PCR F
			6 —	5 —	4	3		1 PA1PCR F
Bit :		7	6 —	5 —	4	3 PA3PCR	PA2PCR	
Bit :		7	6 —	5 —	4	3 PA3PCR 0	PA2PCR 0	0

5

Rev. 4.00 Feb 15, 2006 page 808 of 900

PGDR—Port G Data Register

: 7

6

Bit

REJ09B0291-0400



Controls the MOS input pull-up function incorporated into port A on a bit-

### PCPCR—Port C MOS Pull-Up Control Register H'FF72

Bit 7 6 5 4 3 2 1 PC6PCR PC5PCR PC4PCR PC3PCR PC2PCR PC1PCF PC7PCR Initial value: 0 0 0 0 0 0 0 Read/Write: R/W R/W R/W R/W R/W R/W R/W

Controls the MOS input pull-up function incorporated into port C on a bit

### PDPCR—Port D MOS Pull-Up Control Register **H'FF73**

Bit

2 7 6 5 3 PD7PCR PD6PCR PD5PCR PD4PCR PD3PCR PD2PCR PD1PCR Initial value: 0 0 0 0 0 0 0 Read/Write: R/W R/W R/W R/W R/W R/W R/W

Controls the MOS input pull-up function incorporated into port D on a bit

Rev. 4.00 Feb 15, 2006 pag

REJ09


P3ODR—Po	rt :	3 Open D	rain Cont	rol Regist	ter H	'FF76		
Bit	:	7	6	5	4	3	2	1
		_	_	P35ODR	P34ODR	P33ODR	P32ODR	P31ODR
Initial value	:	Undefined	Undefined	0	0	0	0	0
Read/Write	:	_	_	R/W	R/W	R/W	R/W	R/W
			Cor	ntrols the F	PMOS on/o	off status f	or each po	ort 3 pin (P
PAODR—Po	PAODR—Port A Open Drain Control Register H'FF77							
Rit		7	6	_	4	2	2	1

PAODR—Po	rt	A Open D	rain Con	trol Regis	ster H	'FF77		
Bit	:	7	6	5	4	3	2	1
		_	_	_	_	PA3ODR	PA2ODR	PA10DR
Initial value	:	Undefined	Undefined	Undefined	Undefined	0	0	0
Read/Write	:	_	_	_	_	R/W	R/W	R/W

Controls the PMOS on/off status for each port A pin (PA

Rev. 4.00 Feb 15, 2006 page 810 of 900 REJ09B0291-0400





# 1

Parity Enable					
0	Parity bit addition and checking disabled				
1	Parity bit addition and checking enabled				

Odd parity

### Character Length


Cilai	acter Length
0	8-bit data
1	7-bit data*

Note: \* When 7-bit data is selected, the MSB (bit 7) of TDR is not tr

## Asynchronous Mode/Synchronous Mode Select

0	Asynchronous mode
1	Synchronous mode

RENESAS



• TEND flag generated 12.5 etu after beginning of start bit

- · Clock output on/off control only
- GSM mode smart card interface mode operation
- TEND flag generated 11.0 etu after beginning of start bit • Fixed high/low-level control possible (set in SCR) in addition to clock output on/off of


Note: etu (Elementary Time Unit): Time for transfer of one bit

Rev. 4.00 Feb 15, 2006 page 812 of 900 REJ09B0291-0400

1



Note: See section 12.2.8, Bit Rate Register (BRR), for details.



Multiprocessor interrupts disabled [Clearing conditions] · When the MPIE bit is cleared to 0 • When MPB= 1 data is received

is received Receive Enable

Reception disabled

Reception enabled

Transmit Enable

0 Transmission disabled

### 1 Transmission enabled

# Receive Interrupt Enable

- Receive data full interrupt (RXI) request and receive error interrupt (ERI) request disabled
- Receive data full interrupt (RXI) request and receive error interrupt (ERI) request enabled

## Transmit Interrupt Enable

	Transmit data empty interrupt (TXI) requests disabled
1	Transmit data empty interrupt (TXI) requests enabled

Rev. 4.00 Feb 15, 2006 page 814 of 900 REJ09B0291-0400



			1	0	0	0	Operat pin	
			1	0	0	1	Clock o	
			1	1	0	0	Fixed-le SCK or	
			1	1	0	1	Clock o	
			1	1	1	0	Fixed-h SCK or	
			1	1	1	1	Clock o	
	Tran	smit	End Inte	rrupt Ena	able			
	0	Tran	smit end	d interrup	t (TEI) re	equest d	isabled	
	Transmit end interrupt (TEI) request enabled							
proce	ocessor Interrupt Enable							
[Cle	aring hen th	cond	itions] · PIE bit is	cleared receive	to 0			
				ts enable		e error ir	nterrupt (	

See SCI specification

requests, and setting of the RDRF, FER, and ORER flag SSR are disabled until data with the multiprocessor bit se

Multiprocessor Int Multiprocess

- [Clearing co • When the
  - When MPI Multiprocess

is received Receive Enable

	0	Reception disabled
	1	Reception enabled

Transmit Enable

0	Transmission disabled
1	Transmission enabled

### Receive Interrupt Enable

0	Receive data full interrupt (RXI) request and receive error interrupt (ERI) request disabled
1	Receive data full interrupt (RXI) request and

### Transmit Interrupt Enable

0	Transmit data empty interrupt (TXI) requests disabled
1	Transmit data empty interrupt (TXI) requests enabled

RENESAS

Rev. 4.00 Feb 15, 2006 page 816 of 900 REJ09B0291-0400



									0		[Clearing condition] When data with a 0 multiprocessor bit is re
									1		[Setting condition] When data with a 1 multiprocessor bit is re
							Tra	nsm	it Enc	1	
							0	• ١	When	Ö	conditions] is written to TDRE after reading TDRE = 1 ne DTC is activated by a TXI interrupt and w
							1	• 1	When When	th	conditions] ne TE bit in SCR is 0 DRE = 1 at transmission of the last bit of a 1 ansmit character
					Pari	y Er	ror				
					0		earing nen 0				PER after reading PER = 1
					1	W		rec	eption	ı, 1	the number of 1 bits in the receive data plus the parity setting (even or odd) specified by the O.
				Frai	ming l	Erroi	r				
				0			g con is wri			R	after reading FER = 1
				1	Wh	en th		I che	cks v		ether the stop bit at the end of the receive s, and the stop bit is 0
		l Ove	rrun l	Erro	·						
		0			g con			RER	after	re	ading ORER = 1
	Ī	1			cond			cept	ion is	С	ompleted while RDRF = 1
 ≀ec	eive C	ata	Regis	ster	Full						
0	• Wł	nen		ritte	n to R						DRF = 1 upt and reads data from RDR
1	[Set	ting	cond	ition	]						eive data is transferred from RSR to RDR
								',		_	

ıaı	isinii Data Register Empty
)	[Clearing conditions] • When 0 is written to TDRE after reading TDRE = 1 • When the DTC is activated by a TXI interrupt and writes data to TDR
1	[Setting conditions]  • When the TE bit in SCR is 0  • When the is transferred from TDP to TSP and data can be written to TDP

Note: \* Can only be written with 0 for flag clearing.



						Tr	ansmit End
						0	[Clearing conditions]  • When 0 is written to TDRE after reading TDRE = 1  • When the DTC is activated by a TXI interrupt and writes da
						1	On reset, or in standby mode or module stop mode When the TE bit in SCR is 0 and the ERS bit is 0 When TDRE = 1 and ERS = 0 (normal transmission) 2.5 et after a 1-byte serial character is transmitted when GM = 0 When TDRE = 1 and ERS = 0 (normal transmission) 1.0 et after a 1-byte serial character is transmitted when GM = 1
					Pari	i No ty Err	<ul> <li>etu: Elementary Time Unit (the time taken to transmit one bit or</li> </ul>
					0		earing condition] en 0 is written to PER after reading PER = 1
					1	Wh	tting condition] en, in reception, the number of 1 bits in the receive data plus the p s not match the parity setting (even or odd) specified by the O/Ē t
			Er	ror Sig	gnal S	Status	;
			0	• 0	n re	set, o	nditions] r in standby mode or module stop mode vritten to ERS after reading ERS = 1
			1				lition] or signal is sampled at the low level
		Ove	No rrun Erro		earin	g the	TE bit in SCR to 0 does not affect the ERS flag, which retains it
		0	[Cleari When				RER after reading ORER = 1
		1	[Setting				ception is completed while RDRF = 1
R	eceive	Data	Registe	r Full			
(	• V	/hen		en to F			r reading RDRF = 1 in RXI interrupt and reads data from RDR
1			condition		ends	norm	ally and receive data is transferred from RSR to RDR

When data with a 0 multiprocessor bit is received [Setting condition] When data with a 1 multiprocessor bit is received

ring conditions] sn 0 is written to RDRF after reading RDRF = 1 sn the DTC is activated by an RXI interrupt and reads data from RDR
ng condition] serial reception ends normally and receive data is transferred from RSR to RDR

Transmit Data Register Empty

)	[Clearing conditions] • When 0 is written to TDRE after reading TDRE = 1 • When the DTC is activated by a TXI interrupt and writes data to TDR
1	[Setting conditions]  • When the TE bit in SCR is 0  • When data is transferred from TDR to TSR and data can be written to TD

Note: \* Can only be written with 0 for flag clearing.

Rev. 4.00 Feb 15, 2006 page 818 of 900

REJ09B0291-0400




Stores received serial data

SCMR0—S	Smart Ca	ard Mod	e Regist	er 0		]	H'FF7E	SCI0	, Smart (	Caro
Bit :	7	6	5	4	3		2	1	0	1
				L –	SD		SINV		SMIF	
Initial value :	1	1	1	1	0		0	1	0	
Read/Write :	_	_	_	_	<u>R</u> /\	<u>N_</u>	_	— mart Card terface Mo	R/W ode Select	
							(		Card inter	
								Unit	Card inter on is enable	
						S	Smart Car	d Data Inv	ert	
									are transm s stored in	
							being Rece	g transmitt	stored in	
				Smai	rt Card D	ata l	Direction			
				0				nsmitted Lid in RDR L		

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ09

TDR contents are transmitted MSB-first Receive data is stored in RDR MSB-first



Multiprocessor Mode

Multiprocessor functio Multiprocessor format

# Stop Bit Length

0	1 stop bit
1	2 stop bits

## Parity Mode

0	Even parity
1	Odd parity

### Parity Enable

0	Parity bit addition and checking disabled
1	Parity bit addition and checking enabled

Note: \* When 7-bit data is selected, the MSB (bit 7) of TDR is not trans

## Character Length

0	8-bit data
1	7-bit data*


Asynchronous Mode/Synchronous Mode Select

0	Asynchronous mode
1	Synchronous mode

Rev. 4.00 Feb 15, 2006 page 820 of 900

REJ09B0291-0400





## GSM Mode

1

Normal smart card interface mode operation • TEND flag generated 12.5 etu after beginning of start bit

1

- · Clock output on/off control only
- GSM mode smart card interface mode operation
- TEND flag generated 11.0 etu after beginning of start bit
- · Fixed high/low-level control possible (set in SCR) in addition to clock output on/off

Note: etu (Elementary Time Unit): Time for transfer of one bit

RENESAS

Note: See section 12.2.8, Bit Rate Register (BRR), for details.

Rev. 4.00 Feb 15, 2006 page 822 of 900 REJ09B0291-0400



									mode	as serial clock out
								1	Asynchronous mode	Internal clock/SCF as clock output*1
									Synchronous mode	Internal clock/SCI as serial clock out
							1	0	Asynchronous mode	External clock/SC as clock input*2
									Synchronous mode	External clock/SC as serial clock inp
								1	Asynchronous mode	External clock/SC as clock input*2
									Synchronous mode	External clock/SC as serial clock inp
						No	otes			of the same frequer ith a frequency 16 t
			Tr	ans	mit	Eı	nd I	nter	rupt Enable	
			(	)	Tra	เทร	mit	end	l interrupt (TEI) re	equest disabled
				1	Tra	ns	mit	end	l interrupt (TEI) re	equest enabled
	Multi	proc	ess	or I	nte	rru	pt I	Enab	ole	
	0								ts disabled	
			eari Nhe						cleared to 0	
									s received	
	1	Re rec SS	ceiv	re ir sts, re c	nter and disa	rup I se	ot (I ettii	RXİ) ng of	the RDRF, FER	e error interrupt (EF , and ORER flags i tiprocessor bit set t
ive	Enab	le								
Re	ceptio	on d	isab	led						
Re	ceptio	on e	nab	led						
е										
sior	n disa	blec	ŀ							
sior	n ena	bled								

Transmit Enable

	0	Transmission disabled
	1	Transmission enabled
	<u>'</u>	Transmission enables

Receive Enable

### Receive Interrupt Enable

100	toooro morapi Enablo					
0	Receive data full interrupt (RXI) request and receive error interrupt (ERI) request disabled					

Receive data full interrupt (RXI) request and receive error interrupt (ERI) request enabled

### Transmit Interrupt Enable

0	Transmit data empty interrupt (TXI) requests disabled
1	Transmit data empty interrupt (TXI) requests enabled



										1	0	0	0	pin
										1	0	0	1	Clock ou output pi
										1	1	0	0	Fixed-lov SCK out
										1	1	0	1	Clock ou output pi
										1	1	1	0	Fixed-hig SCK out
										1	1	1	1	Clock ou output pi
								Transm	it	End Inte	rrupt Ena	able		
								0 Tr	ar	nsmit end	d interrup	ot (TEI) re	equest c	lisabled
								1 Tr	ar	nsmit end	d interrup	ot (TEI) r	equest e	enabled
						Multip	roce	essor Inte	eri	rupt Enal	ble			
						0					ts disabl	ed		
								aring co hen the			s cleared	to 0		
							• W	hen MP	B=	= 1 data i	is receive	ed		
						1	Rec requ	eive inte uests, an	rrı d	upt (RXİ) setting o	f the RD	s, receiv RF, FER	R, and O	nterrupt (E RER flags ssor bit set
								ceived			data mi			
				Rec	eive l	Enabl	е							
				0	Red	ceptio	n dis	abled						
				1	Red	ceptio	n ena	abled						
			Transm	it Enak	ole									
			0 T	ransmi	ssior	disal	oled							
			1 T	ransmi	ssior	enab	led	1						
	Rec	eive	Interrupt	Enable				_						
	0	_	ceive dat			pt (R)	(I) re	equest a	nd					
	Ľ		ceive erro											
	1		eceive dat ceive erro											
nit lı	nterru	ot Er	nable							-				
F===		-1-			TVI		اء مدء	امماما	٦					

See SCI specification

Transn

0	Transmit data empty interrupt (TXI) requests disable Transmit data empty interrupt (TXI) requests enabled
1	Transmit data empty interrupt (TXI) requests enabled

Rev. 4.00 Feb 15, 2006 page 824 of 900 REJ09B0291-0400



Rev. 4.00 Feb 15, 2006 pag REJ09

							When data with a 1 multiprocessor bit is rece
						Tran	smit End
						0	[Clearing conditions] • When 0 is written to TDRE after reading TDRE = 1 • When the DTC is activated by a TXI interrupt and writ
						1	[Setting conditions] • When the TE bit in SCR is 0 • When TDRE = 1 at transmission of the last bit of a 1-t serial transmit character
				Parit	уE	rror	
				0			ng condition] 0 is written to PER after reading PER = 1
				1	W	hen,	g condition] in reception, the number of 1 bits in the receive data plus ot match the parity setting (even or odd) specified by the 0
			Fran	ning Error			
			0	[Clearing When 0			on] n to FER after reading FER = 1
			1		e S	CI cl	n] necks whether the stop bit at the end of the receive stion ends, and the stop bit is 0
	Ove	ı errun E	Error				
	0			condition s written t		REF	R after reading ORER = 1
	1			condition] e next seri	ial r	ecep	otion is completed while RDRF = 1
Re	ceive Dat	a Reg	jister	Full			
0		n 0 is	writte	n to RDRI			eading RDRF = 1 RXI interrupt and reads data from RDR
1	[Setting				no	rmal	ly and receive data is transferred from RSR to RDR

[Clearing condition]
When data with a 0 multiprocessor bit is received.

### Transmit Data Register Empty

0	[Clearing conditions] • When 0 is written to TDRE after reading TDRE = 1 • When the DTC is activated by a TXI interrupt and writes data to TDR
1	[Setting conditions] • When the TE bit in SCR is 0 • When data is transferred from TDR to TSR and data can be written to TDR

Note: \* Can only be written with 0 for flag clearing.

Rev. 4.00 Feb 15, 2006 page 826 of 900 REJ09B0291-0400

				-	Tran	nsmit End	
					0		
					1	When the TE bit in SCR is 0 and the ER When TDRE = 1 and ERS = 0 (normal tr after a 1-byte serial character is transmit When TDRE = 1 and ERS = 0 (normal tr	S bit is 0 ransmission) 2.5 ted when GM = 0 ransmission) 1.0
						: etu: Elementary Time Unit (Time for trans	fer of one bit)
		Pari	ty Eı	rror			
		0					
		1	W	nen	i, in i	reception, the number of 1 bits in the receive	
Erro	ا or Sig	gnal S	tatus	s			
0	• 0	On res	et, o	r in	sta	andby mode or module stop mode	
1						nal is sampled at the low level	
Note	e: Cle	earing	the	TE	bit	in SCR to 0 does not affect the ERS flag, w	hich retains its p
rrun E	rror						
					DRE	R after reading ORER = 1	
				ial	rece	eption is completed while RDRF = 1	
Regis	ter F	ull					
g cond	lition	ıs]					
	Note Frrun E [Cle Whe [Set Whe	0 [C e c c e c c c c c c c c c c c c c c c	Error Signal S  O [Clearing On res • When the Clearing concurred Clearing concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Concurred Co	Error Signal Status    Clearing cone	Parity Error    Clear   Wher	Parity Error    Clearing When 0 is witten to ORE (Setting condition) When 0 is written to ORE (Setting condition) When 0 is written to ORE (Setting condition) When the next serial recording the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order of the order	When 0 is written to TDRE after reading When the DTC is activated by a TXI inte  [Setting conditions] When TDRE = 1 and ERS = 0 (normal training the proof of the parity setting (even or odd) specific setting condition]  Parity Error  [Clearing condition] When 0 is written to PER after reading PER = 1  [Setting conditions] When 0 is written to PER after reading PER = 1  [Setting conditions] When in reception, the number of 1 bits in the receive does not match the parity setting (even or odd) specific setting conditions  [Clearing conditions] On reset, or in standby mode or module stop mode When 0 is written to ERS after reading ERS = 1  [Setting condition] When the error signal is sampled at the low level  Note: Clearing the TE bit in SCR to 0 does not affect the ERS flag, we arrun Error  [Clearing condition] When 0 is written to ORER after reading ORER = 1  [Setting condition] When 0 is written to ORER after reading ORER = 1  [Setting condition] When the next serial reception is completed while RDRF = 1  Register Full

When data with a 0 multiprocessor bit is received

[Setting condition]

When data with a 1 multiprocessor bit is received

## Receive Data Register F

0	[Clearing conditions] • When 0 is written to RDRF after reading RDRF = 1 • When the DTC is activated by an RXI interrupt and reads data from RDR
1	[Setting condition] When serial reception ends normally and receive data is transferred from RSR to RDR

### Transmit Data Register Empty

	· · · · · · · · · · · · · · · · · · ·
0	[Clearing conditions] • When 0 is written to TDRE after reading TDRE = 1 • When the DTC is activated by a TXI interrupt and writes data to TDR
1	[Setting conditions]  • When the TE bit in SCR is 0  • When that is transferred from TDP to TSP and data can be written to TDP.

Note: \* Can only be written with 0 for flag clearing.

Stores received serial data

SCMR1—Sn	nart Car	d Mode	Register	r 1		Η'	FF86	SCI1, S	Smart Car	d
Bit :	7	6	5	4	3		2	1	0	
	_	_	_	_	SDI	R	SINV	_	SMIF	
Initial value :	1	1	1	1	0		0	1	0	
Read/Write:	_	_	_	_	R/V	<u>V</u> _		Smart Card	ode Select	
									Card interfa	
									Card interfa	
						S	mart Ca	ard Data Inv	/ert	
									are transmitt s stored in R	
							beii Red	ng transmit	s stored in R	
				Smart	Card Da	ata I	Direction	n		
								ansmitted Led in RDR		
								ansmitted Ned in RDR		


Rev. 4.00 Feb 15, 2006 page 828 of 900 REJ09B0291-0400



Bit 13 15 12 11 10 7 AD9 AD8 AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 Initial value : 0 0 0 0 0 0 0 0 0 0 0 0 0 Read/Write: R R R R R R R R R R R R R

## Stores the results of A/D conversion

Analog Inp	out Channel	A/D Data Bagistor		
Group 0 Group 1		A/D Data Register		
AN0	AN4	ADDRA		
AN1	AN5	ADDRB		
AN2	AN6	ADDRC		
AN3	AN7	ADDRD		



A/D End Flag -

[Clearing conditions] • When 0 is written to the ADF flag after reading ADF = 1

A/D Interrupt Enable

1

- When the DTC is activated by an ADI interrupt, and ADDR is read 1
- [Setting conditions]
- Single mode: When A/D conversion ends
  - Scan mode: When one round of conversion has been performed on all specified channels

Note: \* Can only be written with 0 for flag clearing.

Rev. 4.00 Feb 15, 2006 page 830 of 900

REJ09B0291-0400

RENESAS

module stop mode

A/D conversion end interrupt (ADI) request disabled

A/D conversion end interrupt (ADI) request enabled

Reserved bit. Write as 1.

·:	Trigger	0-1
IIII	TRICACIET	Selec
111101	HIGGO	COICO

TRGS1	TRGS0	Description
0	0	A/D conversion start by external trigger is disabled
	1	A/D conversion start by external trigger (TPU) is enabled
1	0	A/D conversion start by external trigger (8-bit timer) is enab
	1	A/D conversion start by external trigger pin (ADTRG) is ena

DADR0—D/A I DADR1—D/A I	U		H'FFA4 H'FFA5				
Bit :	7	6	5	4	3	2	1
Initial value :	0	0	0	0	0	0	0
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			Store	s data for	D/A conve	ersion	

RENESAS

0	Analog output DA0 is disabled
1	Channel 0 D/A conversion is enabled
	Analog output DA0 is enabled

D/A Output Enable 0

DAE

# D/A Output Enable 1

0	Analog output DA1 is disabled
1	Channel 1 D/A conversion is enabled Analog output DA1 is enabled

## D/A Conversion Control

DAOE1 DAOE0

0

	'	U	Channel o D/A conversion enabled
			Channel 1 D/A conversion disabled
		1	Channel 0 and 1 D/A conversions enable
1	0	0	Channel 0 D/A conversion disabled
			Channel 1 D/A conversion enabled
		1	Channel 0 and 1 D/A conversion enabled

Description

Channel 0 and 1 D/A conversion disabled

Channel 0 and 1 D/A conversion enabled

\*: Don't car

Rev. 4.00 Feb 15, 2006 page 832 of 900 REJ09B0291-0400



0	0	(
	1	(
1	0	(
	1	(

Do not use this setting. Clear is disabled Clear by compare match A Clear by compare match B

Clear by rising edge of external reset input

Clock input disabled Internal clock: counted at f Internal clock: counted at f

Internal clock: counted at f

of 6/64

of  $\phi/8192$ For channel 0: Count at TCNT1 overflow For channel 1: Count at TCNT0 compare External clock: counted at External clock: counted at External clock: counted at

falling edges Note: \* If the count input of channel 0 is the T signal and that of channel 1 is the TC match signal, no incrementing clock is

Counter Clear


ıımer	Overflow Interrupt Enable
0	OVF interrupt requests (OVI) are disabled
1	OVF interrupt requests (OVI) are enabled

Compare Match Interrupt Enable A					
0	CMFA interrupt requests (CMIA) are disabled				
1	CMFA interrupt requests (CMIA) are enabled				

### Compare Match Interrupt Enable B

Compare materiality Enable 5							
0	CMFB interrupt requests (CMIB) are disabled						
	OMED : 4 4 (OMED) 11 1						

0	CMFB interrupt requests (CMIB) are disable
1	CMFR interrupt requests (CMIR) are enable



CIMILR

R/(W)\*

R/(W)\*

R/(W)\*

Initial value:

Read/Write:

US3

0

R/W

1

082

R/W

1

**Output Select** 

No change when compare mate

0 is output when compare match 1 is output when compare match Output is inverted when compar occurs (toggle output)

US1

R/W

No change whe match A occurs 0 is output whe match A occurs

1 is output whe match A occurs Output is invert compare match occurs (toggle

C

R/

Note: \* Only 0 can be written to bits 7 to 5, to clear these flags.

Rev. 4.00 Feb 15, 2006 page 834 of 900 REJ09B0291-0400

TCORB0—T TCORB1—T	H'FFB6 H'FFB7				8-Bit Time 8-Bit Time									
				TCC	DRB0							TCC	ORB1	
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2
l														
Initial value:	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	' R/
TCNT0—Tin									H'FFE H'FFE				Bit T	
				TC	NT0							тс	NT1	

				TCI	NT0							TCI	NT1	
Bit :	_15	14	13	12	_11	10	9	8	7	6	5	4	3	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	

RENESAS

Rev. 4.00 Feb 15, 2006 page

REJ09

CKS2	CKS1	CKS0	
0	0	0	l
		1	
	1	0	
		1	
1	0	0	
		1	

	1	0	ф/32768	419.4m
		1	ф/131072	1.68s
Note:			flow period is the t unting up from H'0	

Clock

φ/64

φ/128

φ/512

φ/2048

φ/8192

φ/2 (initial value)

(when  $\phi$ 

25.6µs

819.2µs

1.6ms

6.6ms

26.2ms 104.9m

Timer Enable

0	TCNT is initialized to H'00 and halted
1	TCNT counts

Watchdog timer mode: Generates the  $\overline{\text{WDTOVF}}$  signal when

Interval timer mode: Sends the CPU an interval timer interrupt reque

Tin

1

	1	TCNT counts	
mer Mo	de Se	lect	

TCNT overflows [Clearing condition] Cleared by reading TCSR when OVF = 1, then writing 0 to OVF

Overflow Flag

	1	[Setting condition] Set when TCNT overflows from H'FF to H'00 in interval timer mode
The method f	or wri	ting to TCSP is different from that for general registers to prevent inadverte

(WOVI) when TCNT overflows

The method for writing to TCSR is different from that for general registers to prevent inadvertent ov For details see section 11.2.4, Notes on Register Access.

Note: \* Can only be written with 0 for flag clearing.

Rev. 4.00 Feb 15, 2006 page 836 of 900

REJ09B0291-0400



overwriting. For details, see section 11.2.4, Notes on Register Access.

RENESAS

Reset Select				
0	Power-on reset			
1	Manual reset			

### Reset Enable

0	Reset signal is not generated if TCNT overflows*
1	Reset signal is generated if TCNT overflows

Note: \* The modules H8S/2345 Group are not reset, but 7 and TCSR in WDT are reset.

### Watchdog Timer Overflow Flag

0	[Clearing condition] Cleared by reading TCSR when WOVF = 1, then writing 0 to WO
1	[Setting condition] Set when TCNT overflows (changed from H'FF to H'00) during watchdog timer operation

Note: \* Can only be written with 0 for flag clearing.

The method for writing to RSTCSR is different from that for general registers to pr inadvertent overwriting. For details see section 11.2.4, Notes on Register Access

Rev. 4.00 Feb 15, 2006 page 838 of 900 REJ09B0291-0400



Counter S	tart

clearing is unrelated to other channels) TCNTn performs synchronous operation TCNT synchronous presetting/synchronou

ICNIn count operation
TCNTn performs count

Note: If 0 is written to the CST bit during operation with the TIOC pin designated for o the counter stops but the TIOC pin output compare output level is retained. If is written to when the CST bit is cleared to 0, the pin output level will be chanthe set initial output value.

TSYR—Timer Synchro Register					H	I'FFC1		
Bit	:	7	6	5	4	3	2	1
		_	_	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1
Initial value	e :	0	0	0	0	0	0	0
Read/Write	e :		_	R/W	R/W	R/W	R/W	R/W
				Timer S	ynchroniza	ation ——		
				0 T0	CNTn oper	ates indep	endently	(TCNT pre


- Notes: 1. To set synchronous operation, the SYNC bits for at least two channels m be set to 1.
  - 2. To set synchronous clearing, in addition to the SYNC bit, the TCNT clear source must also be set by means of bits CCLR2 to CCLR0 in TCR.

is possible

Rev. 4.00 Feb 15, 2006 pag

REJ09





Note: \* Determined by the state of the FWE pin.

Rev. 4.00 Feb 15, 2006 page 840 of 900 REJ09B0291-0400

RENESAS

Program 7

Erase

Program mode cl Transition to prog [Setting condition When FWE = 1, Sand PSU = 1

Erase mode cleared Transition to erase mo [Setting condition] When FWE = 1, SWE

and ESU = 1

Program-verify mode cleare

Transition to program-verify

When FWE = 1 and SWE =

[Setting condition]

10	rogram Setup ———			
0	Program setup clea			
1	Program setup [Setting condition] When FWE = 1, an			

# Erase Setup Erase setup cleared

1

=:ass setap sisaissa
Erase setup
[Setting condition]
When FWE = 1, and S\

# Flash Memory Error

0	Flash memory is operating normally
	Flash memory program/erase protec
	[Clearing condition]
	Reset or hardware standby mode

ry program/erase protection (error protection) is dis dition]

ardware standby mode An error has occurred during flash memory programming/erasir

Flash memory program/erase protection (error protection) is en [Setting condition]

See section 17.10.3, Error Protection

Bit :	7	6	5	4	3	2	1
EBR2	EB7	EB6	EB5	EB4	EB3	EB2	EB1
Initial value:	0	0	0	0	0	0	0
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

# Flash Memory Erase Blocks

<u> </u>	
Block (Size)	Address
EB0 (1 kbyte)	H'000000 to H'0003FF
EB1 (1 kbyte)	H'000400 to H'0007FF
EB2 (1 kbyte)	H'000800 to H'000BFF
EB3 (1 kbyte)	H'000C00 to H'000FFF
EB4 (28 kbytes)	H'001000 to H'007FFF
EB5 (16 kbytes)	H'008000 to H'00BFFF
EB6 (8 kbytes)	H'00C000 to H'00DFFF
EB7 (8 kbytes)	H'00E000 to H'00FFFF
EB8 (32 kbytes)	H'010000 to H'017FFF
EB9 (32 kbytes)	H'018000 to H'01FFFF

1	0 1 0	
	1	

	1	Internal clock: counts on φ/
0	0	External clock: counts on T
	1	External clock: counts on T
1	0	External clock: counts on T
	1	External clock: counts on T

Internal clock: counts on  $\phi$ / Internal clock: counts on \$/ Internal clock: counts on \$/

# Clock Edge

0	0	Count at rising edge
	1	Count at falling edge
1	*	Count at both edges

\*: Don't care

Cou	Counter Clear				
0	0	0	TCNT clearing disabled		
		1	TCNT cleared by TGRA compare match/input capture		
	1	0	TCNT cleared by TGRB compare match/input capture		
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*1		
1	0	0	TCNT clearing disabled		
		1	TCNT cleared by TGRC compare match/input capture*2		
	1	0	TCNT cleared by TGRD compare match/input capture*2		
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*1		

Notes: 1. Synchronous operation setting is performed by setting the

SYNC bit in TSYR to 1. 2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.

Mode –								
	0	0						
		1						

1

		1	PWM mode 2
1	0	0	Phase counti
		1	Phase counti
	1	0	Phase counti
		1	Phase counti

MD2.

0

0 Normal opera Reserved PWM mode 1

Notes: 1. MD3 is a reserved bit. should always be writt 2. Phase counting mode set for channels 0 and case, 0 should always

# TGRA Buffer Operation

0	TGRA operates normally
1	TGRA and TGRC used together
	for buffer operation

### **TGRB Buffer Operation**

0	TGRB operates normally
1	TGRB and TGRD used together for buffer operation

			1	compare	Initial output is 0 output	0 output at compar
		1	0	register	Output	1 output at compar
			1			Toggle output at co
	1	0	0		Output disabled	
			1		Initial output is	0 output at compar
		1	0		1 output	1 output at compar
			1			Toggle output at co
1	0	0	0	TGR0A	Capture input	Input capture at risi
			1	is input capture	source is TIOCA0 pin	Input capture at fall
		1	*	register	·	Input capture at bo
	1	*	*		Capture input source is channel 1/count clock	Input capture at TC count-down

#### TGR0B I/O Control

	יו סט					
0	0	0	0	TGR0B	Output disabled	
			1	is output compare	Initial output is 0 output	0 output at compare match
		1	0	register	Output	1 output at compare match
			1			Toggle output at compare match
	1	0	0		Output disabled	
			1		Initial output is	0 output at compare match
		1	0		0 output	1 output at compare match
			1			Toggle output at compare match
1	0	0	0	TGR0B	Capture input	Input capture at rising edge
			1	is input compare	source is TIOCB0 pin	Input capture at falling edge
		1	*	register		Input capture at both edges
	1	*	*		Capture input source is channel 1/count clock	Input capture at TCNT1 count-up/count-down*1

\*: Don't care

Note: 1. When bits TPSC2 to TPSC0 in TCR1 are set to B'000, and \$\phi/1\$ is used as the TCNT1 count clock, this set input capture is not generated.

	1	0	register	o output
		1		
1	0	0		Output disabled
		1		Initial output is
	1	0		1 output
		1		
0	0	0	TGR0C	Capture input
		1	is input capture	source is TIOCC0 pin
	1	*	register *1	
1	*	*		Capture input

1

Note: 1. When the BFA bit in TMDR0 is set to 1 and TGR0C is used a this setting is invalid and input capture/output compare is not

source is channel

1/count clock

1 output at compare n

0 output at compare n

1 output at compare n

Input capture at rising

Input capture at falling

Input capture at both

Input capture at TCN7

count-down

#### TCPOD I/O Control

TGR	0D I/	O C	ontro	ol '					
0	0	0	0	TGR0D	Output disabled				
			1	is output compare	Initial output is 0 output	0 output at compare match			
		1	0	register	Output	1 output at compare match			
			1			Toggle output at compare match			
	1	0	0	-	Output disabled				
			1		Initial output is	0 output at compare match			
		1	0		1 output	1 output at compare match			
			1			Toggle output at compare match			
1	0	0	0	TGR0D	Capture input	Input capture at rising edge			
			1	is input capture	source is TIOCD0 pin	Input capture at falling edge			
		1	*	register *2	-	Input capture at both edges			
	1	*	*		Capture input source is channel 1/count clock	Input capture at TCNT1 count-up/ count-down*1			

\*: Don't care

Notes: 1. When bits TPSC2 to TPSC0 in TCR1 are set to B'000, and \$\phi\$/1 is used as the TCNT1 count clock, this setting is invalid and input capture is not generated.

the TCNT1 count clock, this setting is invalid and input capture is not generated.

When the BFB bit in TMDR0 is set to 1 and TGR0D is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Note: When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a bu

Rev. 4.00 Feb 15, 2006 page 846 of 900

REJ09B0291-0400



								TGR	Interrupt Enab
								0	Interrupt req
								1	Interrupt req by TGFB bit
						TGF	R Inter	rupt E	nable C
						0			requests (TGI t disabled
						1		•	requests (TGI t enabled
				TGF	R Inter	rupt	Enabl	e D	
				0	Inter bit di	•		sts (T	GID) by TGFI
				1	Inter bit e			sts (T	GID) by TGFI
	!	Over	flow	Inte	rrupt E	∃nab	ole		
		0	Inte	erru	pt req	uest	s (TCI	V) by	TCFV disable
		1	Inte	erru	pt req	uest	s (TCI	V) by	TCFV enable
A/D	Conversion Start Request	Ena	ble						
0	A/D conversion start red	quest	gen	erat	ion dis	sable	ed		
1	A/D conversion start red	quest	gen	erat	ion en	able	ed		

Interrupt by TGFA Interrupt by TGFA

Rev. 4.00 Feb 15, 2006 pag REJ09

							When 0 is written to TGFA after TGFA = 1
						1	[Setting conditions]  When TCNT = TGRA while TGR as output compare register  When TCNT value is transferred input capture signal while TGRA as input capture register
				Inp	ut Cap	ture/C	Output Compare Flag B
				(	• V	Vhen f MR	g conditions] DTC is activated by TGIB interrupt B in DTC is 0 0 is written to TGFB after reading T
				1	• V	Vhen utput Vhen	conditions] TCNT = TGRB while TGRB is func compare register TCNT value is transferred to TGRE
						aptur egiste	e signal while TGRB is functioning or
			Input	Capture/C	output (	Compa	are Flag C
			0	DTC is	OTC is	activa	ted by TGIC interrupt while DISEL TGFC after reading TGFC = 1
			1	register • When T	CNT =	: TGR alue i	C while TGRC is functioning as ou stransferred to TGRC by input cap
				while T	GRC is	funct	ioning as input capture register
	Inpu	ıt C	apture	e/Output C	ompar	e Flaç	<sub>J</sub> D
	0		Whe is 0		activate		TGID interrupt while DISEL bit of M after reading TGFD = 1
	1	- 1	Whe Whe	n TCNT v	TGRD alue is	transf	TGRD is functioning as output cor erred to TGRD by input capture sig ut capture register
ا low F	lac						
	_		onditio	on]			

Overfl 0 [Clearing condition] When 0 is written to TCFV after reading TCFV = 1

[Setting condition]

When the TCNT value overflows (changes from H'FFFF to H'0000)

Note: \* Can only be written with 0 for flag clearing.

Rev. 4.00 Feb 15, 2006 page 848 of 900 REJ09B0291-0400

Up-counter

H'FFD8

TGR0B-	—Time			H	'FFI	)A								
TGR0C-	—Time			H	'FFI	C								
TGR0D-	—Time	r Ge	neral	Reg	ister	<b>0D</b>			H	'FFI	ÞΕ			
Bit		15	14	13	12	11	10	a	8	7	6	5	4	3

TGR0A—Timer General Register 0A

Initial value: 1 1 1 1 1 1

Rev. 4.00 Feb 15, 2006 pag REJ0

			1	Internal clock: counts on \$\phi/4\$				
		1	0	Internal clock: counts on \$\display16				
			1	Internal clock: counts on \$\phi/64				
	1	0	0	External clock: counts on TC				
			1	External clock: counts on TC				
		1	0	Internal clock: counts on \$\phi/25				
			1	Counts on TCNT2 overflow/u				
1	Note: This setting is ignored when channe counting mode.							
•								
C	Count at rising edge							
С	Count at falling edge							
C	ount:	at bo	oth e	edaes				

|Internal clock: counts on  $\phi/1$ 

Clock Edge

0	0	Count at rising edge
	1	Count at falling edge
1	*	Count at both edges

\*: Don't care

Note: This setting is ignored when channel 1 is in phase counting mode.

#### Counter Clear

0	0	TCNT clearing disabled
	1	TCNT cleared by TGRA compare match/input capture
1	0	TCNT cleared by TGRB compare match/input capture
	1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*

Note: \* Synchronous operating setting is performed by setting the SYNC bit in TSYR to 1.

Rev. 4.00 Feb 15, 2006 page 850 of 900

REJ09B0291-0400



Ī					
	0	0	0	0	Normal op
				1	Reserved
			1	0	PWM mod
				1	PWM mod
		1	0	0	Phase cou
				1	Phase cou
			1	0	Phase cou
				1	1Phase co
	1	*	*	*	_

Note: MD3 is a reserved bit. it should always be wri

RENESAS

Rev. 4.00 Feb 15, 2006 pag REJ09

			1	compare	Initial output is 0 output	0 output at compare			
		1	0	register	σομραί	1 output at compare			
			1			Toggle output at con			
	1	0	0		Output disabled				
			1		Initial output is	0 output at compare			
		1	0		1 output	1 output at compare			
		1				Toggle output at con			
1	0	0	0	TGR1A	Capture input	Input capture at risin			
			1	is input capture	source is TIOCA1 pin	Input capture at falling			
		1	*	register		Input capture at both			
	1	*	*		Capture input source is TGR0A compare match/ input capture	Input capture at gene channel 0/TGR0A co input capture			

#### TGR1B I/O Control

IGK	101/	00	JIIII	"						
0	0	0	0	TGR1B	Output disabled					
			1	is output compare	Initial output is	0 output at compare match				
		1	0	register	0 output	1 output at compare match				
		1				Toggle output at compare match				
	1	0	0		Output disabled					
			1		Initial output is	0 output at compare match				
		1	0		1 output	1 output at compare match				
			1			Toggle output at compare match				
1	0	0	0	TGR1B	Capture input	Input capture at rising edge				
					1	is input capture	source is TIOCB1 pin	Input capture at falling edge		
		1	*	register		Input capture at both edges				
	1	*	*		Capture input source is TGR0C compare match/ input capture	Input capture at generation of TGR0B compare match/input capture				

\*· Don't care

Rev. 4.00 Feb 15, 2006 page 852 of 900 REJ09B0291-0400



					by TGFA	bit disa
				1		
			TGR	Inter	rupt Enab	le B
			0			
			1			
	Overf	low Interrupt Enable				
	0	Interrupt requests (TCIV)	by T	CFV	disabled	
	1	Interrupt requests (TCIV)	by To	CFV	enabled	
Unde	erflow Int	errupt Enable				
	Undi	0	Overflow Interrupt Enable  0 Interrupt requests (TCIV)	Overflow Interrupt Enable  O Interrupt requests (TCIV) by To  1 Interrupt requests (TCIV) by To	TGR Inter    0   Inter   by   1   Inter   by   Overflow Interrupt Enable   0   Interrupt requests (TCIV) by TCFV   1   Interrupt requests (TCIV) by TCFV	TGR Interrupt Enable  O Interrupt requests (TCIV) by TCFV enabled  Interrupt requests (TCIV) by TCFV enabled

0	Interrupt requests (TCIU) by TCFU disabled
1	Interrupt requests (TCIU) by TCFU enabled

## A/D Conversion Start Request Enable

0	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

				DISEL bit of MRB in DTC is 0 • When 0 is written to TGFA after TGFA = 1
			1	[Setting conditions]  When TCNT = TGRA while TGR as output compare register  When TCNT value is transferred input capture signal while TGRA as input capture register
		Input C	apture	e/Output Compare Flag B
			Wher bit of	ng conditions] n DTC is activated by TGIB interrup MRB in DTC is 0 n 0 is written to TGFB after reading
			Wher outpu Wher captu	g conditions] n TCNT = TGRB while TGRB is fur nt compare register n TCNT value is transferred to TGF ure signal while TGRB is functionin ure register
	Overflow Flag			
	0 [Clearing condition When 0 is written		r read	ling TCFV = 1
	1 [Setting condition When the TCNT		vs (ch	anges from H'FFFF to H'0000 )
Unde	rflow Flag			
0	[Clearing condition] When 0 is written to TCFU	after reading	TCFU	= 1
1	[Setting condition]	erflows (change	nes fro	om H'0000 to H'EEEE)

### Count Direction Flag

0	TCNT counts down
1	TCNT counts up

Note: \* Can only be written with 0 for flag clearing.

Rev. 4.00 Feb 15, 2006 page 854 of 900

REJ09B0291-0400



H'FFE8

Note: \* This timer counter can be used as an up/down-counter only in phase counter on when performing overflow/underflow counting on another characteristic other cases it functions as an up-counter.

TGR1B—Timer General Register 1B								H	'FFE	EA					
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	_ 2

TGR1A—Timer General Register 1A

Initial value : 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Rev. 4.00 Feb 15, 2006 pag REJ09

0	0	
	1	
1	0	
	1	
1		

U	Internal clock. counts on w
1	Internal clock: counts on \$\phi/6\$
0	External clock: counts on TO

counting mode.

0 Internal clock: counts on \$\phi/1\$ nternal clock: counts on 6/6

External clock: counts on TO

0 | Internal clock: counts on φ/1 Internal clock: counts on \$\phi/4\$

0 External clock: counts on TC Internal clock: counts on \$\display10 Note: This setting is ignored when channel

Clock Edge

0.00.	Lug	
0	0	Count at rising edge
	1	Count at falling edge
1	*	Count at both edges

Note: This setting is ignored when channel 2 is in phase counting mode.

### Counter Clear

0	0	TCNT clearing disabled
	1	TCNT cleared by TGRA compare match/input capture
1	0	TCNT cleared by TGRB compare match/input capture
	1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*

Note: \* Synchronous operating setting is performed by setting the SYNC bit TSYR to 1.

Rev. 4.00 Feb 15, 2006 page 856 of 900

REJ09B0291-0400



0	0	0	0	Normal o
			1	Reserved
		1	0	PWM mo
			1	PWM mo
	1	0	0	Phase co
			1	Phase co
		1	0	Phase co
			1	Phase co
1	*	*	*	_

Note: MD3 is a reserved bit it should always be w

			1	compare	Initial output is	0 output at compare			
		1	0	register	0 output	1 output at compare			
			1			Toggle output at cor			
	1	0	0		Output disabled				
			1		Initial output is	0 output at compare			
		1	0		1 output	1 output at compare			
			1			Toggle output at cor			
1	*	0	0 TGR2		Capture input	Input capture at risir			
			1	is input capture	source is TIOCA2 pin	Input capture at falling			
		1	*	register	'	Input capture at both			

#### TGR2B I/O Control

IGR	2B I/	000	ontro	DI								
0	0	0	0	TGR2B								
			1	is output compare	Initial output is	0 output at compare match						
		1	0	register	0 output	1 output at compare match						
			1			Toggle output at compare match						
	1	0	0		Output disabled							
			1		Initial output is	0 output at compare match						
		1	0		1 output	1 output at compare match						
			1			Toggle output at compare match						
1	*	0	0	TGR2B	Capture input	Input capture at rising edge						
			1	is input capture	source is TIOCB2 pin	Input capture at falling edge						
		1	*	register	·	Input capture at both edges						

\*: Don't care

Rev. 4.00 Feb 15, 2006 page 858 of 900 REJ09B0291-0400



				by IGFA b
			TGR	Interrupt Enable
			0	Interrupt reques
			1	Interrupt reques
	Over	flow Interrupt Enable		
	0	Interrupt requests (TCIV)	by T	CFV disabled
	1	Interrupt requests (TCIV)	by T	CFV enabled
l la ala	rflour Ind	town at English		

#### Underflow Interrupt Enable

0	Interrupt requests (TCIU) by TCFU disabled
1	Interrupt requests (TCIU) by TCFU enabled

## A/D Conversion Start Request Enable

	oomoronom otant moquoot Emable
0	A/D conversion start request generation disable
1	A/D conversion start request generation enabled

by TGFA bit

functioning as output compare  • When TCNT value is transferr						while DISEL bit of MRB in DTC • When 0 is written to TGFA after TGFA = 1
Overflow Flag  O [Clearing conditions]  • When DTC is activated by TGIB interbit of MRB in DTC is 0  • When 0 is written to TGFB after reading TGFB = 1  1 [Setting conditions]  • When TCNT = TGRB while TGRB is output compare register  • When TCNT value is transferred to Totapture signal while TGRB is function capture register  Overflow Flag  O [Clearing condition]  When 0 is written to TCFV after reading TCFV = 1  1 [Setting condition]  When the TCNT value overflows (changes from H'FFFF to H'0000)  Underflow Flag  O [Clearing condition]  When 0 is written to TCFU after reading TCFU = 1  1 [Setting condition]  When 0 is written to TCFU after reading TCFU = 1  1 [Setting condition]					1	When TCNT = TGRA while TG functioning as output compare     When TCNT value is transferre input capture signal while TGR
When DTC is activated by TGIB interbit of MRB in DTC is 0     When 0 is written to TGFB after reading TGFB = 1      Setting conditions     When TCNT = TGRB while TGRB is output compare register     When TCNT value is transferred to Totapture signal while TGRB is function capture register  Overflow Flag      Output Compare register     When TCNT value is transferred to Totapture signal while TGRB is function capture register  Overflow Flag      Output Compare register     When TCNT value is transferred to Totapture signal while TGRB is function capture register  Overflow Flag      Output Compare register     When TCNT value overflows (changes from H'FFFF to H'0000)  Underflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overflow Flag  Output Compare register  Overfl				Input (	Capture	e/Output Compare Flag B
When TCNT = TGRB while TGRB is output compare register     When TCNT value is transferred to Ticapture signal while TGRB is function capture register  Overflow Flag    O				0	• Whe	en DTC is activated by TGIB interr f MRB in DTC is 0 en 0 is written to TGFB after readi
0 [Clearing condition] When 0 is written to TCFV after reading TCFV = 1  1 [Setting condition] When the TCNT value overflows (changes from H'FFFF to H'0000)  Underflow Flag  0 [Clearing condition] When 0 is written to TCFU after reading TCFU = 1  1 [Setting condition]				1	<ul><li>Whe outp</li><li>Whe capt</li></ul>	en TCNT = TGRB while TGRB is f out compare register on TCNT value is transferred to TC oure signal while TGRB is function
When 0 is written to TCFV after reading TCFV = 1  1 [Setting condition] When the TCNT value overflows (changes from H'FFFF to H'0000)  Underflow Flag  0 [Clearing condition] When 0 is written to TCFU after reading TCFU = 1  1 [Setting condition]		Overf	flow Flag			
Underflow Flag  0 [Clearing condition] When 0 is written to TCFU after reading TCFU = 1  1 [Setting condition]		0		CFV af	ter read	ding TCFV = 1
0 [Clearing condition] When 0 is written to TCFU after reading TCFU = 1  1 [Setting condition]		1		e overflo	ws (ch	nanges from H'FFFF to H'0000)
When 0 is written to TCFU after reading TCFU = 1  [Setting condition]	Und	lerflow Flag				
. [	0			reading	TCFU	J = 1
	1	1.	•	vs (char	nges fro	om H'0000 to H'FFFF)

#### Count Direction Flag

0	TCNT counts down
1	TCNT counts up

Note: \* Can only be written with 0 for flag clearing.

Rev. 4.00 Feb 15, 2006 page 860 of 900 REJ09B0291-0400

## Up/down-counter\*

H'FFF8

Note: \* This timer counter can be used as an up/down-counter only in phase count mode or when performing overflow/underflow counting on another channel. other cases it functions as an up-counter.

TGR2B—Timer General Register 2B							H'FFFA								
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	_ 2
Initial v	alue :	1	1	1	1	1	1	1	1	1	1	1	1	1	1

TGR2A—Timer General Register 2A

RENESAS

Rev. 4.00 Feb 15, 2006 pag

REJ09




Figure C.1 (a) Port 1 Block Diagram (Pins P1, and P1,)

Rev. 4.00 Feb 15, 2006 page 862 of 900 REJ09B0291-0400




Figure C.1 (b) Port 1 Block Diagram (Pins P1, and P1,)

REJ09




Figure C.1 (c) Port 1 Block Diagram (Pins P1<sub>4</sub> and P1<sub>6</sub>)




Figure C.1 (d) Port 1 Block Diagram (Pins P1<sub>5</sub> and P1<sub>7</sub>)

Rev. 4.00 Feb 15, 2006 pag

REJ09




Figure C.2 (a) Port 2 Block Diagram (Pins P2, and P2,)

Rev. 4.00 Feb 15, 2006 page 866 of 900

REJ09B0291-0400






Figure C.2 (b) Port 2 Block Diagram (Pins P2, and P2,)





Figure C.2 (c) Port 2 Block Diagram (Pins  $P2_3$  and  $P2_5$ )

Rev. 4.00 Feb 15, 2006 page 868 of 900

REJ09B0291-0400





RDR2 : Read P2DR RPOR2: Read port 2

Notes: n = 6 or 7

\* Priority order: Output compare output/PWM output > compare match output > DR or

Figure C.2 (d) Port 2 Block Diagram (Pins P2, and P2,)




Figure C.3 (a) Port 3 Block Diagram (Pins P3<sub>0</sub> and P3<sub>1</sub>)

Rev. 4.00 Feb 15, 2006 page 870 of 900

REJ09B0291-0400




Figure C.3 (b) Port 3 Block Diagram (Pins P3<sub>2</sub> and P3<sub>3</sub>)

Rev. 4.00 Feb 15, 2006 pag

REJ09




Figure C.3 (c) Port 3 Block Diagram (Pins P3, and P3,

Rev. 4.00 Feb 15, 2006 page 872 of 900

REJ09B0291-0400

Legend:
RPOR4: Read port 4
Note: n = 0 to 5

 $Figure~C.4~(a)~~Port~4~Block~Diagram~(Pins~P4_{_{0}}~to~P4_{_{5}})\\$ 




Figure C.4 (b) Port 4 Block Diagram (Pins P4, and P4,)

Analog in




Figure C.5 Port A Block Diagram (Pins PA<sub>0</sub> to PA<sub>3</sub>)

Rev. 4.00 Feb 15, 2006 page 874 of 900 REJ09B0291-0400




Figure C.6 Port B Block Diagram (Pin PB<sub>n</sub>)

Rev. 4.00 Feb 15, 2006 pag

REJ09

\_ \_







Figure C.7 Port C Block Diagram (Pin PC<sub>n</sub>)

Rev. 4.00 Feb 15, 2006 page 876 of 900


REJ09B0291-0400



 $Figure~C.8~~Port~D~Block~Diagram~(Pin~PD_{_{n}})\\$ 

Rev. 4.00 Feb 15, 2006 pag REJ09





 $Figure~C.9~~Port~E~Block~Diagram~(Pin~PE_{_{\! n}})$ 

Rev. 4.00 Feb 15, 2006 page 878 of 900

REJ09B0291-0400




Figure C.10 (a) Port F Block Diagram (Pin PF<sub>0</sub>)




Figure C.10 (b) Port F Block Diagram (Pin PF<sub>1</sub>)

Rev. 4.00 Feb 15, 2006 page 880 of 900

REJ09B0291-0400




Figure C.10 (c) Port F Block Diagram (Pin PF,)

Rev. 4.00 Feb 15, 2006 page

REJO




Figure C.10 (d) Port F Block Diagram (Pin PF<sub>3</sub>)

Rev. 4.00 Feb 15, 2006 page 882 of 900

REJ09B0291-0400




Figure C.10 (e) Port F Block Diagram (Pin PF<sub>4</sub>)

Rev. 4.00 Feb 15, 2006 pag

REJO




Figure C.10 (f) Port F Block Diagram (Pin PF<sub>5</sub>)

Rev. 4.00 Feb 15, 2006 page 884 of 900

REJ09B0291-0400




Figure C.10 (g) Port F Block Diagram (Pin PF<sub>6</sub>)

Rev. 4.00 Feb 15, 2006 pag

REJ0




Figure C.10 (h) Port F Block Diagram (Pin PF<sub>7</sub>)

Rev. 4.00 Feb 15, 2006 page 886 of 900

REJ09B0291-0400




Figure C.11 (a) Port G Block Diagram (Pin PG<sub>0</sub>)

Rev. 4.00 Feb 15, 2006 pag

REJO




Figure C.11 (b) Port G Block Diagram (Pin PG<sub>1</sub>)

Rev. 4.00 Feb 15, 2006 page 888 of 900

REJ09B0291-0400




Figure C.11 (c) Port G Block Diagram (Pins PG<sub>2</sub> and PG<sub>3</sub>)

Rev. 4.00 Feb 15, 2006 pag

REJ09




Figure C.11 (d) Port G Block Diagram (Pin PG<sub>4</sub>)

Rev. 4.00 Feb 15, 2006 page 890 of 900

REJ09B0291-0400

P1 <sub>1</sub> /TIOCBO A <sub>21</sub>	)/				kept
P1 <sub>0</sub> /TIOCA0	)/				
Port 2	1 to 7	Т	kept	Т	kept
Port 3	1 to 7	Т	kept	Т	kept
P4 <sub>7</sub> /DA1	1 to 7	Т	Т	Т	[DAOE1 = 1] kept
					[DAOE1 = 0] T
P4 <sub>6</sub> /DA0	1 to 7	Т	Т	Т	[DAOE0 = 1] kept
					[DAOE0 = 0] T

Т

1 to 7

Т

**Port Name** 

Pin Name

**TCLKD** P1/TIOCA2 P1<sub>5</sub>/TIOCB1/ **TCLKC** P1<sub>4</sub>/TIOCA1

P1,/TIOCB2/

P1,/TIOCD0/

P1,/TIOCC0/ TCLKA/A<sub>22</sub>

P4<sub>5</sub> to P4<sub>0</sub>

TCLKB/A<sub>23</sub>

Operating

Mode

1 to 7

1 to 3, 7

4 to 6

On

Т

Т

Т

Reset

Manual

Reset

kept

kept

kept

Standby

Mode

Т

Т

Т

Standby

Mode

kept

kept

 $[DDR \cdot OPE = 0]$  T

 $[DDR \cdot OPE = 1]$ 

Release

State

kept

kept

kept

kept

kept

kept

Rev. 4.00 Feb 15, 2006 pag RENESAS

Т

Т

Т

REJ09

	6	Т	kept	Т	[DDR · OPE = 0] T [DDR · OPE = 1] kept	Т
Port B	1, 4, 5	L	kept	Т	[OPE = 0] T [OPE = 1] kept	T
	2, 6	Т	kept	Т	[DDR · OPE = 0] T [DDR · OPE = 1] kept	Т
	3, 7	Т	kept	Т	kept	kept
Port C	1, 4, 5	L	kept	Т	[OPE = 0] T [OPE = 1] kept	Т
Port C	2, 6	T	kept kept	Т	T [OPE = 1]	
Port C					T [OPE = 1] kept  [DDR · OPE = 0] T [DDR · OPE = 1]	
Port D	2, 6	Т	kept	Т	T [OPE = 1] kept  [DDR · OPE = 0] T [DDR · OPE = 1] kept	Т

3, 7 Т kept

8 bit

Т

kept

 $\mathsf{T}^*$ 

1, 2,

4 to 6 bus

Port E

kept

kept

Т

Т

Т

Т

Т kept

kept

Rev. 4.00 Feb 15, 2006 page 892 of 900

16 bit T bus

REJ09B0291-0400 RENESAS

	3, 7	Т	kept	T	kept	ke
PF <sub>,</sub> /BACK/ IRQ1	1, 2, 4 to 6	Т	[BRLE = 0] kept [BRLE = 1] BACK	Т	[BRLE = 0] kept [BRLE = 1] H	L
	3, 7	Т	kept	Т	kept	ke
PF/BREQ/ IRQ0	1, 2, 4 to 6	Т	[BRLE = 0] kept [BRLE = 1] BREQ	Т	[BRLE = 0] kept [BRLE = 1] T	Т
	3, 7	Т	kept	Т	kept	ke
PG <sub>4</sub> /CS0	1, 4, 5 2, 6	H T	[DDR = 0] T [DDR = 1] H*	T	[DDR · OPE = 0] T [DDR · OPE = 1] H	Т
	3, 7	Т	kept	Т	kept	ke

3, 7

3, 7

1, 2, 4 to 6

1, 2, 4 to 6

PF<sub>6</sub>/AS

PF₅/RD

PF<sub>4</sub>/HWR

PF<sub>3</sub>/LWR/

ĪRQ3 PF<sub>2</sub>/WAIT/

ĪRQ2

Т

Н

Т

Т

kept

 $\mathsf{H}^*$ 

kept

kept

[WAITE = 0] T

[WAITE = 1]

Т

Т

Т

RENESAS

[DDR = 0]

Input port

[DDR = 1]

[OPE = 0]

[OPE = 1]

[WAITE = 0]

[WAITE = 1]

Н

Н

kept

kept

Т

[DDR = 0]

Input port

[DDR = 1]

Clock output

Т

kept

kept

kept

kept

kept

kept

REJ09

Rev. 4.00 Feb 15, 2006 pag

[WAITE = 0]

[WAITE = 1]

PG <sub>0</sub> /ADTRG/	1 to 3, 7	Т	kept	Т	kept	kept
IRQ6	4 to 6	Т	kept	Т	kept	Т

Legend:

H : High level
L : Low level

T : High impedance

kept : Input port becomes high-impedance, output port retains state

DDR : Data direction register
OPE : Output port enable

WAITE: Wait input enable
BRLE: Bus release enable

Note: \* Indicates the state after completion of the executing bus cycle.

Rev. 4.00 Feb 15, 2006 page 894 of 900

REJ09B0291-0400






Figure E.1 Timing of Transition to Hardware Standby Mode

(2) To retain RAM contents with the RAME bit cleared to 0 in SYSCR, or when RAM not need to be retained, RES does not have to be driven low as in (1).

## Timing of Recovery from Hardware Standby Mode

Drive the  $\overline{RES}$  signal low and the NMI signal high approximately 100 ns or more before goes high to execute a power-on reset.




Figure E.2 Timing of Recovery from Hardware Standby Mode

Rev. 4.00 Feb 15, 2006 pag REJ0

HD6472345F HD6472345FA 100-pin QF HD6472345TE 100-pin TQ HD64F2345TF 100-pin TQ HD64F2345F HD64F2345F HD64F2345FA 100-pin QF HD64F2345FA 100-pin QF HD6432344(***)TE HD6432344(***)TF HD6432344(***)F HD6432344(***)F HD6432343(***)F HD6432343(***)TF HD6432343(***)TF HD6432343(***)TF HD6432343(***)TF HD6432343(***)TF HD6432343(***)TF HD6432343(***)TF HD6432343(***)TF HD6432343(***)TF HD6432343(***)TF HD6432343(***)TF HD6432343(***)TE HD6432341(***)TE HD6432341(***)TE
2345 HD64F2345TE 100-pin TQ HD64F2345TF 100-pin TQ HD64F2345FF 100-pin QF HD64F2345FA 100-pin QF HD6432344(***)TE 100-pin TQ HD6432344(***)F 100-pin QF HD6432344(***)F 100-pin QF HD6432344(***)FA 100-pin QF HD6432343(***)TE 100-pin TQ HD6432343(***)TF 100-pin TQ HD6432343(***)F 100-pin QF HD6432343(***)F 100-pin QF HD6432343(***)FA 100-pin QF HD6432343(***)FA 100-pin QF
HD64F2345TF 100-pin TQ HD64F2345F 100-pin QF HD64F2345FA 100-pin QF HD6432344(***)TE 100-pin TQ HD6432344(***)TF 100-pin TQ HD6432344(***)F 100-pin QF HD6432344(***)FA 100-pin QF HD6432343(***)TE 100-pin TQ HD6432343(***)TF 100-pin TQ HD6432343(***)F 100-pin QF HD6432343(***)F 100-pin QF HD6432343(***)FA 100-pin QF
HD64F2345F 100-pin QF HD64F2345FA 100-pin QF HD6432344(***)TE 100-pin TQ HD6432344(***)F 100-pin TQ HD6432344(***)F 100-pin QF HD6432344(***)FA 100-pin QF HD6432343(***)TE 100-pin TQ HD6432343(***)TF 100-pin TQ HD6432343(***)F 100-pin QF HD6432343(***)F 100-pin QF HD6432343(***)FA 100-pin QF
HD64F2345FA 100-pin QF HD6432344(***)TE 100-pin TQ HD6432344(***)F 100-pin QF HD6432344(***)F 100-pin QF HD6432344(***)FA 100-pin QF HD6432343(***)TE 100-pin TQ HD6432343(***)TF 100-pin TQ HD6432343(***)F 100-pin QF HD6432343(***)FA 100-pin QF HD6432343(***)FA 100-pin QF
2344 HD6432344(***)TE 100-pin TQ HD6432344(***)F 100-pin QF HD6432344(***)F 100-pin QF HD6432344(***)FA 100-pin QF HD6432343(***)TE 100-pin TQ HD6432343(***)TF 100-pin TQ HD6432343(***)F 100-pin QF HD6432343(***)FA 100-pin QF HD6432343(***)FA 100-pin QF
HD6432344(***)TF 100-pin TQ HD6432344(***)F 100-pin QF HD6432344(***)FA 100-pin QF HD6432343(***)TE 100-pin TQ HD6432343(***)TF 100-pin TQ HD6432343(***)F 100-pin QF HD6432343(***)FA 100-pin QF HD6432341(***)TE 100-pin TQ
HD6432344(***)F 100-pin QF HD6432344(***)FA 100-pin QF 2343 HD6432343(***)TE 100-pin TQ HD6432343(***)F 100-pin QF HD6432343(***)F 100-pin QF HD6432343(***)FA 100-pin QF HD6432341(***)TE 100-pin TQ
HD6432344(***)FA 100-pin QF  2343 HD6432343(***)TE 100-pin TQ  HD6432343(***)F 100-pin QF  HD6432343(***)F 100-pin QF  HD6432343(***)FA 100-pin QF  HD6432341(***)TE 100-pin TQ
2343 HD6432343(***)TE 100-pin TQ HD6432343(***)F 100-pin QF HD6432343(***)F 100-pin QF HD6432343(***)FA 100-pin QF 2341 HD6432341(***)TE 100-pin TQ
HD6432343(***)TF 100-pin TQ HD6432343(***)F 100-pin QF HD6432343(***)FA 100-pin QF 2341 HD6432341(***)TE 100-pin TQ
HD6432343(***)F 100-pin QF HD6432343(***)FA 100-pin QF 2341 HD6432341(***)TE 100-pin TQ
HD6432343(***)FA 100-pin QF 2341 HD6432341(***)TE 100-pin TQ
2341 HD6432341(***)TE 100-pin TQ
UD6422244/***TE 400 ~:~ TO
HD6432341(***TF 100-pin TQ
HD6432341(***)F 100-pin QF
HD6432341(***)FA 100-pin QF
2340 HD6412340TE 100-pin TQ
HD6412340TF 100-pin TQ
HD6412340F 100-pin QF
HD6412340FA 100-pin QF
23 e.

HD6472345

 $ZTAT^{TM}$ 

HD6432345(\*\*\*)FA

HD6472345TE

HD6472345TF

100-pin QFP (FI

100-pin TQFP (

100-pin TQFP (




Figure G.1 TFP-100B Package Dimensions




Figure G.2 TFP-100G Package Dimensions

Rev. 4.00 Feb 15, 2006 page 898 of 900 REJ09B0291-0400




Figure G.3 FP-100A Package Dimensions

Rev. 4.00 Feb 15, 2006 pag REJ09




Figure G.4 FP-100B Package Dimensions

Rev. 4.00 Feb 15, 2006 page 900 of 900 REJ09B0291-0400

## Renesas 16-Bit Single-Chip Microcomputer Hardware Manual H8S/2345 Group, H8S/2345 F-ZTAT™

Publication Date: 1st Edition, September 1997

Rev.4.00, February 15, 2006

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.
Customer Support Department

Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

 $\hbox{@2006. Renesas Technology Corp., All rights reserved. Printed in Japan.}\\$ 



## **RENESAS SALES OFFICES**

http://www.

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

## Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.

Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <655-6213-0200, Fax: <655-6278-8001

Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

### Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehs

Tel: <603> 7955-9390, Fax: <603> 7955-9510		

# H8S/2345 Group, H8S/2345 F-ZTAT™ Hardware Manual



# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for renesas manufacturer:

Other Similar products are found below:

EL4511CUZ-T7 PYB15-Q24-S5-H-U PQA30-D24-S24-DH PQA30-D48-S12-TH PYB30-Q24-T312-H-U PYB15-Q24-S5-H-T PYB15-Q24-S12-H-T V7815-500-SMT PYB20-Q48-S12-H-T PQZ6-Q24-S15-D PYB20-Q48-S5-H-T PYB20-Q24-S12-H-T VLED15-120-350 VGS-75-12 PYB15-Q24-S12-H-U VGS-50-15 VGS-50-24 R5F100GFAFB#V0 VGS-25-24 VGS-50-5 VGS-100-12 M30620FCAFP#U3 ETSA120500UD-P5P-SZ PDQ2-D24-S12-S PDS1-S12-D12-M PDS1-S12-D15-M PYB15-Q24-S12-T PYB15-Q24-S24 PYB20-Q24-S24-DIN PYB20-Q48-S12 R0K33062PS000BE R0K505220S000BE R0K561664S000BE R0K570865S000BE HC55185AIMZ R5F52108CDFP#30 R5F72145BDFA#V1 R5S72631P200FP R7S721001VCBGAC0 EPSA050250UB-P5P-EJ HS0005PUU01H IS82C55A-5 ISL29035EVAL1Z ISL55110IVZ ISL6730AEVAL1Z ISL68200DEMO1Z ISL78235EVAL2Z ISL78268EVAL1Z ISL91107IRA-EVZ ISL9220IRTZEVAL1Z