

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

H8S/2626 Group, H8S/2623 Group,  
H8S/2626F-ZTAT™,  
H8S/2623F-ZTAT™

Hardware Manual

Renesas 16-Bit Single-Chip  
Microcomputer

H8S Family/H8S/2600 Series

H8S/2626	HD6432626
	HD64F2626
H8S/2625	HD6432625
H8S/2623	HD6432623
	HD64F2623
H8S/2622	HD6432622
H8S/2621	HD64F2621

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any rights, including any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs, and algorithms represents information on products at the time of publication of these materials, and is subject to change by Renesas Technology Corp. without notice due to product improvement or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss resulting from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for information considering the use of a product contained herein for any specific purposes, such as apparatuses or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce these materials, in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they may not be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

## 2. Treatment of Unused Input Pins

Note: Fix all unused input pins to high or low level.

Generally, the input pins of CMOS products are high-impedance input pins. If they are in their open states, intermediate levels are induced by noise in the vicinity through current flows internally, and a malfunction may occur.

## 3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low-level input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For products which have a reset function, reset the LSI immediately after the power has been turned on.

## 4. Prohibition of Access to Undefined or Reserved Address

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test data may have been allocated to these addresses. Do not access these registers: the operation is not guaranteed if they are accessed.

Rev. 5.00 Jan 10, 2006 page iv of xxiv

**RENESAS**

on the high-level language C can also be run efficiently.

The address space is divided into eight areas. The data bus width and access states can be set for each of these areas, and various kinds of memory can be connected fast and easily.

Single-power-supply flash memory (F-ZTAT™\*), and mask ROM versions are available, providing a quick and flexible response to conditions from ramp-up through full-scale production, even for applications with frequently changing specifications.

On-chip supporting functions include a 16-bit timer pulse unit (TPU), programmable pulse generator (PPG), watchdog timer (WDT), serial communication interface (SCI), controller area network (HCAN), A/D converter, D/A converter (H8S/2626 Group only), and I/O ports.

In addition, data transfer controller (DTC) is provided, enabling high-speed data transfer without CPU intervention.

Use of the H8S/2626 Group or H8S/2623 Group enables easy implementation of compact, high-performance systems capable of processing large volumes of data.

This manual describes the hardware of the H8S/2626 Group and H8S/2623 Group. Refer to the H8S/2600 Series and H8S/2000 Series Programming Manual for a detailed description of the instruction set.

Note: \* F-ZTAT (Flexible-ZTAT) is a trademark of Renesas Technology Corp.

Rev. 5.00 Jan 10, 2006 p. 1

**RENESAS**


Rev. 5.00 Jan 10, 2006 page vi of xxiv

**RENESAS**



Programming and Erasing Precautions

Figure 19.26 Power-On/Off Timing (Boot Mode)







Figure 19.28 684

Mode  
Transition  
Timing  
(Example: Boot  
Mode → User  
Mode ↔ User  
Program Mode)

Figure 19.28 amended



1.3.2	Pin Functions in Each Operating Mode .....
1.3.3	Pin Functions .....
<b>Section 2 CPU .....</b>	
2.1	Overview .....
2.1.1	Features .....
2.1.2	Differences between H8S/2600 CPU and H8S/2000 CPU .....
2.1.3	Differences from H8/300 CPU .....
2.1.4	Differences from H8/300H CPU .....
2.2	CPU Operating Modes .....
2.3	Address Space .....
2.4	Register Configuration .....
2.4.1	Overview .....
2.4.2	General Registers .....
2.4.3	Control Registers .....
2.4.4	Initial Register Values .....
2.5	Data Formats .....
2.5.1	General Register Data Formats .....
2.5.2	Memory Data Formats .....
2.6	Instruction Set .....
2.6.1	Overview .....
2.6.2	Instructions and Addressing Modes .....
2.6.3	Table of Instructions Classified by Function .....
2.6.4	Basic Instruction Formats .....
2.7	Addressing Modes and Effective Address Calculation .....
2.7.1	Addressing Mode .....
2.7.2	Effective Address Calculation .....
2.8	Processing States .....
2.8.1	Overview .....
2.8.2	Reset State .....
2.8.3	Exception-Handling State .....
2.8.4	Program Execution State .....

Rev. 5.00 Jan 10, 2006 p

**RENESAS**

Section 3 MCU Operating Modes .....

3.1 Overview.....

3.1.1 Operating Mode Selection .....

3.1.2 Register Configuration.....

3.2 Register Descriptions .....

3.2.1 Mode Control Register (MDCR) .....

3.2.2 System Control Register (SYSCR) .....

3.2.3 Pin Function Control Register (PFCR) .....

3.3 Operating Mode Descriptions .....

3.3.1 Mode 4 .....

3.3.2 Mode 5 .....

3.3.3 Mode 6 .....

3.3.4 Mode 7 .....

3.4 Pin Functions in Each Operating Mode .....

3.5 Address Map in Each Operating Mode .....

Section 4 Exception Handling .....

4.1 Overview.....

4.1.1 Exception Handling Types and Priority .....

4.1.2 Exception Handling Operation.....

4.1.3 Exception Vector Table .....

4.2 Reset.....

4.2.1 Overview.....

4.2.2 Reset Sequence .....

4.2.3 Interrupts after Reset.....

4.2.4 State of On-Chip Supporting Modules after Reset Release .....

4.3 Traces.....

4.4 Interrupts .....

4.5 Trap Instruction.....

4.6 Stack Status after Exception Handling.....



	5.2.1	System Control Register (SYSCR) .....
	5.2.2	Interrupt Priority Registers A to K, M (IPRA to IPRK, IPRM) .....
	5.2.3	IRQ Enable Register (IER) .....
	5.2.4	IRQ Sense Control Registers H and L (ISCRH, ISCRL) .....
	5.2.5	IRQ Status Register (ISR) .....
5.3		Interrupt Sources .....
	5.3.1	External Interrupts .....
	5.3.2	Internal Interrupts .....
	5.3.3	Interrupt Exception Handling Vector Table .....
5.4		Interrupt Operation .....
	5.4.1	Interrupt Control Modes and Interrupt Operation .....
	5.4.2	Interrupt Control Mode 0 .....
	5.4.3	Interrupt Control Mode 2 .....
	5.4.4	Interrupt Exception Handling Sequence .....
	5.4.5	Interrupt Response Times .....
5.5		Usage Notes .....
	5.5.1	Contention between Interrupt Generation and Disabling .....
	5.5.2	Instructions that Disable Interrupts .....
	5.5.3	Times when Interrupts are Disabled .....
	5.5.4	Interrupts during Execution of EEPMOV Instruction .....
5.6		DTC Activation by Interrupt .....
	5.6.1	Overview .....
	5.6.2	Block Diagram .....
	5.6.3	Operation .....
		Section 6 PC Break Controller (PBC) .....
6.1		Overview .....
	6.1.1	Features .....
	6.1.2	Block Diagram .....
	6.1.3	Register Configuration .....
6.2		Register Descriptions .....
	6.2.1	Break Address Register A (BARA) .....

Rev. 5.00 Jan 10, 2006 p

**RENESAS**

6.3.5	PC Break Operation in Continuous Data Transfer .....
6.3.6	When Instruction Execution is Delayed by One State .....
6.3.7	Additional Notes .....
<b>Section 7 Bus Controller .....</b>	
7.1	Overview.....
7.1.1	Features.....
7.1.2	Block Diagram.....
7.1.3	Pin Configuration.....
7.1.4	Register Configuration.....
7.2	Register Descriptions .....
7.2.1	Bus Width Control Register (ABWCR).....
7.2.2	Access State Control Register (ASTCR) .....
7.2.3	Wait Control Registers H and L (WCRH, WCRL).....
7.2.4	Bus Control Register H (BCRH).....
7.2.5	Bus Control Register L (BCRL) .....
7.2.6	Pin Function Control Register (PFCR) .....
7.3	Overview of Bus Control .....
7.3.1	Area Partitioning.....
7.3.2	Bus Specifications.....
7.3.3	Memory Interfaces.....
7.3.4	Interface Specifications for Each Area .....
7.4	Basic Bus Interface .....
7.4.1	Overview.....
7.4.2	Data Size and Data Alignment.....
7.4.3	Valid Strokes.....
7.4.4	Basic Timing.....
7.4.5	Wait Control .....
7.5	Burst ROM Interface.....
7.5.1	Overview.....
7.5.2	Basic Timing.....
7.5.3	Wait Control .....

7.8.5	Usage Note.....
7.9	Bus Arbitration.....
7.9.1	Overview.....
7.9.2	Operation .....
7.9.3	Bus Transfer Timing .....
7.10	Resets and the Bus Controller.....
<b>Section 8 Data Transfer Controller (DTC).....</b>	
8.1	Overview.....
8.1.1	Features.....
8.1.2	Block Diagram.....
8.1.3	Register Configuration.....
8.2	Register Descriptions .....
8.2.1	DTC Mode Register A (MRA) .....
8.2.2	DTC Mode Register B (MRB).....
8.2.3	DTC Source Address Register (SAR).....
8.2.4	DTC Destination Address Register (DAR).....
8.2.5	DTC Transfer Count Register A (CRA) .....
8.2.6	DTC Transfer Count Register B (CRB).....
8.2.7	DTC Enable Registers (DTCER).....
8.2.8	DTC Vector Register (DTVECR).....
8.2.9	Module Stop Control Register A (MSTPCRA) .....
8.3	Operation .....
8.3.1	Overview.....
8.3.2	Activation Sources .....
8.3.3	DTC Vector Table.....
8.3.4	Location of Register Information in Address Space .....
8.3.5	Normal Mode.....
8.3.6	Repeat Mode.....
8.3.7	Block Transfer Mode .....
8.3.8	Chain Transfer .....
8.3.9	Operation Timing.....

	9.2.1	Overview.....
	9.2.2	Register Configuration.....
	9.2.3	Pin Functions .....
9.3	Port 4.....	
	9.3.1	Overview.....
	9.3.2	Register Configuration.....
	9.3.3	Pin Functions .....
9.4	Port 9.....	
	9.4.1	Overview.....
	9.4.2	Register Configuration.....
	9.4.3	Pin Functions .....
9.5	Port A.....	
	9.5.1	Overview.....
	9.5.2	Register Configuration.....
	9.5.3	Pin Functions .....
	9.5.4	MOS Input Pull-Up Function.....
9.6	Port B.....	
	9.6.1	Overview.....
	9.6.2	Register Configuration.....
	9.6.3	Pin Functions .....
	9.6.4	MOS Input Pull-Up Function.....
9.7	Port C.....	
	9.7.1	Overview.....
	9.7.2	Register Configuration.....
	9.7.3	Pin Functions .....
	9.7.4	MOS Input Pull-Up Function.....
9.8	Port D.....	
	9.8.1	Overview.....
	9.8.2	Register Configuration.....
	9.8.3	Pin Functions .....
	9.8.4	MOS Input Pull-Up Function.....
9.9	Port E.....	



Section 10	16-Bit Timer Pulse Unit (TPU)	
10.1	Overview	
10.1.1	Features	
10.1.2	Block Diagram	
10.1.3	Pin Configuration	
10.1.4	Register Configuration	
10.2	Register Descriptions	
10.2.1	Timer Control Register (TCR)	
10.2.2	Timer Mode Register (TMDR)	
10.2.3	Timer I/O Control Register (TIOR)	
10.2.4	Timer Interrupt Enable Register (TIER)	
10.2.5	Timer Status Register (TSR)	
10.2.6	Timer Counter (TCNT)	
10.2.7	Timer General Register (TGR)	
10.2.8	Timer Start Register (TSTR)	
10.2.9	Timer Synchro Register (TSYR)	
10.2.10	Module Stop Control Register A (MSTPCRA)	
10.3	Interface to Bus Master	
10.3.1	16-Bit Registers	
10.3.2	8-Bit Registers	
10.4	Operation	
10.4.1	Overview	
10.4.2	Basic Functions	
10.4.3	Synchronous Operation	
10.4.4	Buffer Operation	
10.4.5	Cascaded Operation	
10.4.6	PWM Modes	
10.4.7	Phase Counting Mode	
10.5	Interrupts	
10.5.1	Interrupt Sources and Priorities	
10.5.2	DTC Activation	
10.5.3	A/D Converter Activation	

11.1.3	Pin Configuration.....
11.1.4	Registers.....
11.2	Register Descriptions .....
11.2.1	Next Data Enable Registers H and L (NDERH, NDERL).....
11.2.2	Output Data Registers H and L (PODRH, PODRL).....
11.2.3	Next Data Registers H and L (NDRH, NDRL).....
11.2.4	Notes on NDR Access.....
11.2.5	PPG Output Control Register (PCR).....
11.2.6	PPG Output Mode Register (PMR).....
11.2.7	Port 1 Data Direction Register (P1DDR).....
11.2.8	Module Stop Control Register A (MSTPCRA) .....
11.3	Operation .....
11.3.1	Overview.....
11.3.2	Output Timing.....
11.3.3	Normal Pulse Output.....
11.3.4	Non-Overlapping Pulse Output.....
11.3.5	Inverted Pulse Output .....
11.3.6	Pulse Output Triggered by Input Capture .....
11.4	Usage Notes .....

## Section 12 Watchdog Timer.....

12.1	Overview.....
12.1.1	Features.....
12.1.2	Block Diagram.....
12.1.3	Pin Configuration.....
12.1.4	Register Configuration.....
12.2	Register Descriptions .....
12.2.1	Timer Counter (TCNT).....
12.2.2	Timer Control/Status Register (TCSR).....
12.2.3	Reset Control/Status Register (RSTCSR).....
12.2.4	Pin Function Control Register (PFCR) .....
12.2.5	Notes on Register Access.....

12.5.3	Switching between Watchdog Timer Mode and Interval Timer Mode.....
12.5.4	System Reset by $\overline{\text{WDTOVF}}$ Signal.....
12.5.5	Internal Reset in Watchdog Timer Mode.....
12.5.6	OVF Flag Clearing in Interval Timer Mode.....
<b>Section 13 Serial Communication Interface (SCI) .....</b>	
13.1	Overview.....
13.1.1	Features.....
13.1.2	Block Diagram.....
13.1.3	Pin Configuration.....
13.1.4	Register Configuration.....
13.2	Register Descriptions .....
13.2.1	Receive Shift Register (RSR) .....
13.2.2	Receive Data Register (RDR).....
13.2.3	Transmit Shift Register (TSR).....
13.2.4	Transmit Data Register (TDR).....
13.2.5	Serial Mode Register (SMR).....
13.2.6	Serial Control Register (SCR).....
13.2.7	Serial Status Register (SSR) .....
13.2.8	Bit Rate Register (BRR) .....
13.2.9	Smart Card Mode Register (SCMR).....
13.2.10	Module Stop Control Register B (MSTPCRB).....
13.3	Operation .....
13.3.1	Overview.....
13.3.2	Operation in Asynchronous Mode .....
13.3.3	Multiprocessor Communication Function.....
13.3.4	Operation in Clocked Synchronous Mode .....
13.4	SCI Interrupts.....
13.5	Usage Notes .....
<b>Section 14 Smart Card Interface .....</b>	
14.1	Overview.....

Rev. 5.00 Jan 10, 2006 pa



- 14.3 Operation .....
  - 14.3.1 Overview.....
  - 14.3.2 Pin Connections .....
  - 14.3.3 Data Format .....
  - 14.3.4 Register Settings .....
  - 14.3.5 Clock.....
  - 14.3.6 Data Transfer Operations.....
  - 14.3.7 Operation in GSM Mode .....
  - 14.3.8 Operation in Block Transfer Mode .....
- 14.4 Usage Notes .....

**Section 15 Controller Area Network (HCAN).....**

- 15.1 Overview.....
  - 15.1.1 Features.....
  - 15.1.2 Block Diagram.....
  - 15.1.3 Pin Configuration.....
  - 15.1.4 Register Configuration.....
- 15.2 Register Descriptions .....
- 15.2.1 Master Control Register (MCR).....
- 15.2.2 General Status Register (GSR) .....
- 15.2.3 Bit Configuration Register (BCR) .....
- 15.2.4 Mailbox Configuration Register (MBCR) .....
- 15.2.5 Transmit Wait Register (TXPR) .....
- 15.2.6 Transmit Wait Cancel Register (TXCR).....
- 15.2.7 Transmit Acknowledge Register (TXACK) .....
- 15.2.8 Abort Acknowledge Register (ABACK) .....
- 15.2.9 Receive Complete Register (RXPR).....
- 15.2.10 Remote Request Register (RFPR).....
- 15.2.11 Interrupt Register (IRR).....
- 15.2.12 Mailbox Interrupt Mask Register (MBIMR).....
- 15.2.13 Interrupt Mask Register (IMR) .....
- 15.2.14 Receive Error Counter (REC).....



15.3.3	Transmit Mode .....
15.3.4	Receive Mode .....
15.3.5	HCAN Sleep Mode .....
15.3.6	HCAN Halt Mode .....
15.3.7	Interrupt Interface .....
15.3.8	DTC Interface .....
15.4	CAN Bus Interface .....
15.5	Usage Notes .....
<b>Section 16 A/D Converter .....</b>	
16.1	Overview .....
16.1.1	Features .....
16.1.2	Block Diagram .....
16.1.3	Pin Configuration .....
16.1.4	Register Configuration .....
16.2	Register Descriptions .....
16.2.1	A/D Data Registers A to D (ADDRA to ADDR D) .....
16.2.2	A/D Control/Status Register (ADCSR) .....
16.2.3	A/D Control Register (ADCR) .....
16.2.4	Module Stop Control Register A (MSTPCRA) .....
16.3	Interface to Bus Master .....
16.4	Operation .....
16.4.1	Single Mode (SCAN = 0) .....
16.4.2	Scan Mode (SCAN = 1) .....
16.4.3	Input Sampling and A/D Conversion Time .....
16.4.4	External Trigger Input Timing .....
16.5	Interrupts .....
16.6	Usage Notes .....
<b>Section 17 D/A Converter [Provided in the H8S/2626 Group only] .....</b>	
17.1	Overview .....
17.1.1	Features .....

Rev. 5.00 Jan 10, 2006 pa

**RENESAS**

Section 18	RAM .....
18.1	Overview .....
18.1.1	Block Diagram .....
18.1.2	Register Configuration .....
18.2	Register Descriptions .....
18.2.1	System Control Register (SYSCR) .....
18.3	Operation .....
18.4	Usage Notes .....

Section 19 ROM (Preliminary).....

19.1	Features .....
19.2	Overview .....
19.2.1	Block Diagram .....
19.2.2	Mode Transitions .....
19.2.3	On-Board Programming Modes .....
19.2.4	Flash Memory Emulation in RAM .....
19.2.5	Differences between Boot Mode and User Program Mode .....
19.2.6	Block Configuration .....
19.3	Pin Configuration .....
19.4	Register Configuration .....
19.5	Register Descriptions .....
19.5.1	Flash Memory Control Register 1 (FLMCR1) .....
19.5.2	Flash Memory Control Register 2 (FLMCR2) .....
19.5.3	Erase Block Register 1 (EBR1) .....
19.5.4	Erase Block Register 2 (EBR2) .....
19.5.5	RAM Emulation Register (RAMER) .....
19.5.6	Flash Memory Power Control Register (FLPWCR) .....
19.5.7	Serial Control Register X (SCRX) .....
19.6	On-Board Programming Modes .....
19.6.1	Boot Mode .....
19.6.2	User Program Mode .....
19.7	Flash Memory Programming/Erasing .....



19.10	Interrupt Handling when Programming/Erasing Flash Memory .....
19.11	Flash Memory Programmer Mode .....
19.11.1	Socket Adapter Pin Correspondence Diagram .....
19.11.2	Programmer Mode Operation .....
19.11.3	Memory Read Mode .....
19.11.4	Auto-Program Mode .....
19.11.5	Auto-Erase Mode .....
19.11.6	Status Read Mode .....
19.11.7	Status Polling .....
19.11.8	Programmer Mode Transition Time .....
19.11.9	Notes on Memory Programming .....
19.12	Flash Memory and Power-Down States .....
19.12.1	Note on Power-Down States .....
19.13	Flash Memory Programming and Erasing Precautions .....
19.14	Note on Switching from F-ZTAT Version to Mask ROM Version .....

## Section 20 Clock Pulse Generator .....

20.1	Overview .....
20.1.1	Block Diagram .....
20.1.2	Register Configuration .....
20.2	Register Descriptions .....
20.2.1	System Clock Control Register (SCKCR) .....
20.2.2	Low-Power Control Register (LPWRCR) .....
20.3	Oscillator .....
20.3.1	Connecting a Crystal Resonator .....
20.3.2	External Clock Input .....
20.4	PLL Circuit .....
20.5	Medium-Speed Clock Divider .....
20.6	Bus Master Clock Selection Circuit .....
20.7	Subclock Oscillator (H8S/2626 Group Only) .....
20.8	Subclock Waveform Shaping Circuit (H8S/2626 Group Only) .....
20.9	Note on Crystal Resonator .....

Rev. 5.00 Jan 10, 2006 pa



21A.4	Sleep Mode.....
21A.4.1	Sleep Mode.....
21A.4.2	Exiting Sleep Mode.....
21A.5	Module Stop Mode.....
21A.5.1	Module Stop Mode.....
21A.5.2	Usage Notes.....
21A.6	Software Standby Mode.....
21A.6.1	Software Standby Mode.....
21A.6.2	Clearing Software Standby Mode.....
21A.6.3	Setting Oscillation Stabilization Time after Clearing Software Standby Mode.....
21A.6.4	Software Standby Mode Application Example.....
21A.6.5	Usage Notes.....
21A.7	Hardware Standby Mode.....
21A.7.1	Hardware Standby Mode.....
21A.7.2	Hardware Standby Mode Timing.....
21A.8	$\phi$ Clock Output Disabling Function.....

Section 21B Power-Down Modes [H8S/2626 Group].....

21B.1	Overview.....
21B.1.1	Register Configuration.....
21B.2	Register Descriptions.....
21B.2.1	Standby Control Register (SBYCR).....
21B.2.2	System Clock Control Register (SCKCR).....
21B.2.3	Low-Power Control Register (LPWRCR).....
21B.2.4	Timer Control/Status Register (TCSR).....
21B.2.5	Module Stop Control Register (MSTPCR).....
21B.3	Medium-Speed Mode.....
21B.4	Sleep Mode.....
21B.4.1	Sleep Mode.....
21B.4.2	Exiting Sleep Mode.....
21B.5	Module Stop Mode.....



21B.7	Hardware Standby Mode .....
21B.7.1	Hardware Standby Mode .....
21B.7.2	Hardware Standby Mode Timing.....
21B.8	Watch Mode .....
21B.8.1	Watch Mode.....
21B.8.2	Exiting Watch Mode.....
21B.8.3	Notes .....
21B.9	Sub-Sleep Mode .....
21B.9.1	Sub-Sleep Mode.....
21B.9.2	Exiting Sub-Sleep Mode.....
21B.10	Sub-Active Mode .....
21B.10.1	Sub-Active Mode.....
21B.10.2	Exiting Sub-Active Mode .....
21B.11	Direct Transitions.....
21B.11.1	Overview of Direct Transitions.....
21B.12	$\phi$ Clock Output Disabling Function .....
21B.13	Usage Notes.....
Section 22	Electrical Characteristics (Preliminary).....
22.1	Absolute Maximum Ratings .....
22.2	DC Characteristics .....
22.3	AC Characteristics .....
22.3.1	Clock Timing .....
22.3.2	Control Signal Timing .....
22.3.3	Bus Timing .....
22.3.4	Timing of On-Chip Supporting Modules.....
22.4	A/D Conversion Characteristics.....
22.5	D/A Conversion Characteristics.....
22.6	Flash Memory Characteristics.....
22.7	Usage Note.....

B.1	Address .....
B.2	Functions.....
Appendix C I/O Port Block Diagrams.....	
C.1	Port 1 Block Diagrams.....
C.2	Port 4 Block Diagram .....
C.3	Port 9 Block Diagram .....
C.4	Port A Block Diagrams .....
C.5	Port B Block Diagram.....
C.6	Port C Block Diagrams .....
C.7	Port D Block Diagram.....
C.8	Port E Block Diagram.....
C.9	Port F Block Diagrams.....
Appendix D Pin States .....	
D.1	Port States in Each Mode .....
Appendix E Timing of Transition to and Recovery from Hardware Standby Mode.....	
Appendix F Product Code Lineup.....	
Appendix G Package Dimensions .....	

The H8S/2600 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit registers and a concise, optimized instruction set designed for high-speed operation, and address a 16-Mbyte linear address space. The instruction set is upward-compatible with H8/300H CPU instructions at the object-code level, facilitating migration from the H8/300L, or H8/300H Series.

On-chip peripheral functions required for system configuration include a data transfer controller (DTC) bus master, ROM and RAM, a 16-bit timer-pulse unit (TPU), programmable pulse generator (PPG), watchdog timer (WDT), serial communication interface (SCI), controller area network (HCAN), A/D converter, D/A converter (H8S/2626 Group only), and I/O ports.

The on-chip ROM is 256-kbyte flash memory (F-ZTAT™)\* or 256-, 128-, or 64-kbyte ROM. The ROM is connected to the CPU by a 16-bit data bus, enabling both byte and word access to be accessed in one state. Instruction fetching has been speeded up, and processing speed increased.

Four operating modes, modes 4 to 7, are provided, and there is a choice of single-chip or external expansion mode.

The features of the H8S/2626 Group and H8S/2623 Group are shown in table 1.1.

Note: \* F-ZTAT is a trademark of Renesas Technology Corp.

	<ul style="list-style-type: none"> <li>— High-speed arithmetic operations               <ul style="list-style-type: none"> <li>8/16/32-bit register-register add/subtract: 50 ns</li> <li>16 × 16-bit register-register multiply: 200 ns</li> <li>16 × 16 + 42-bit multiply and accumulate: 200 ns</li> <li>32 ÷ 16-bit register-register divide: 1000 ns</li> </ul> </li> <li>• Instruction set suitable for high-speed operation               <ul style="list-style-type: none"> <li>— 69 basic instructions</li> <li>— 8/16/32-bit move/arithmetic and logic instructions</li> <li>— Unsigned/signed multiply and divide instructions</li> <li>— Multiply-and accumulate instruction</li> <li>— Powerful bit-manipulation instructions</li> </ul> </li> <li>• Two CPU operating modes               <ul style="list-style-type: none"> <li>— Normal mode: 64-kbyte address space (Not available in the H8S/2626 Group or H8S/2623 Group)</li> <li>— Advanced mode: 16-Mbyte address space</li> </ul> </li> </ul>
Bus controller	<ul style="list-style-type: none"> <li>• Address space divided into 8 areas, with bus specifications set independently for each area</li> <li>• Choice of 8-bit or 16-bit access space for each area</li> <li>• 2-state or 3-state access space can be designated for each area</li> <li>• Number of program wait states can be set for each area</li> <li>• Burst ROM directly connectable</li> <li>• External bus release function</li> </ul>
PC break controller	<ul style="list-style-type: none"> <li>• Supports debugging functions by means of PC break interrupt</li> <li>• Two break channels</li> </ul>

	<ul style="list-style-type: none"> <li>• Pulse input/output processing capability for up to 16 pins</li> <li>• Automatic 2-phase encoder count capability</li> </ul>
Programmable pulse generator (PPG)	<ul style="list-style-type: none"> <li>• Maximum 8-bit pulse output possible with TPU as time base</li> <li>• Output trigger selectable in 4-bit groups</li> <li>• Non-overlap margin can be set</li> <li>• Direct output or inverse output setting</li> </ul>
Watchdog timer (WDT), 2 channels (H8S/2626 Group)	<ul style="list-style-type: none"> <li>• Watchdog timer or interval timer selectable</li> <li>• Subclock operation possible (one channel only)</li> </ul>
Watchdog timer (WDT), 1 channel (H8S/2623 Group)	<ul style="list-style-type: none"> <li>• Watchdog timer or interval timer selectable</li> </ul>
Serial communication interface (SCI), 3 channels (SCI0 to SCI2)	<ul style="list-style-type: none"> <li>• Asynchronous mode or synchronous mode selectable</li> <li>• Multiprocessor communication function</li> <li>• Smart card interface function</li> </ul>
Controller area network (HCAN), 1 channel	<ul style="list-style-type: none"> <li>• CAN: Ver. 2.0B compliant</li> <li>• Buffer size: 15 transmit/receive buffers, one transmit-only buffer</li> <li>• Receive message filtering</li> </ul>
A/D converter	<ul style="list-style-type: none"> <li>• Resolution: 10 bits</li> <li>• Input: 16 channels</li> <li>• 13.3 <math>\mu</math>s minimum conversion time (at 20 MHz operation)</li> <li>• Single or scan mode selectable</li> <li>• Sample-and-hold function</li> <li>• A/D conversion can be activated by external trigger or timer t</li> </ul>

Memory

- Flash memory or masked ROM
- High-speed static RAM

Product Name	ROM	RAM
H8S/2626, H8S/2623	256 kbytes	12 kbytes
H8S/2625, H8S/2622	128 kbytes	8 kbytes
H8S/2624, H8S/2621	64 kbytes	4 kbytes

---

Interrupt controller

- Seven external interrupt pins (NMI,  $\overline{\text{IRQ0}}$  to  $\overline{\text{IRQ5}}$ )
- Internal interrupt sources  
H8S/2626: 48  
H8S/2623: 47
- Eight priority levels settable

---

Power-down state

- Medium-speed mode
  - Sleep mode
  - Module stop mode
  - Software standby mode
  - Hardware standby mode
  - Subclock operation (H8S/2626 Group only)
-


6	On-chip ROM enabled expansion mode	Enabled	8 bits
7	Single-chip mode	Enabled	—

- Clock pulse generator
- Built-in PLL circuit (×1, ×2, ×4)
  - Input clock frequency: 2 to 20 MHz

- Package
- 100-pin plastic QFP (FP-100B)

Product lineup


Model		
Mask ROM Version	F-ZTAT Version	ROM/RAM (Bytes)
HD6432626	HD64F2626	256 k/12 k
HD6432623	HD64F2623	
HD6432625	—	128 k/8 k
HD6432622		
HD6432624	—	64 k/4 k
HD6432621		



Note: \* The FWE pin is used only in the flash memory version.

**Figure 1.1 Internal Block Diagram (H8S/2623 Group)**





**Figure 1.2 Internal Block Diagram (H8S/2626 Group)**





Figure 1.3 Pin Arrangement (FP-100B: Top View) (H8S/2623 Group)



**Figure 1.4 Pin Arrangement (FP-100B: Top View) (H8S/2626 Group)**

1	P13/PO11/TIOCD0/ TCLKB/A23	P13/PO11/TIOCD0/ TCLKB/A23	P13/PO11/TIOCD0/ TCLKB/A23	P13/PO11/TIOCD0/ TCLKB
2	P14/PO12/TIOCA1/ IRQ0	P14/PO12/TIOCA1/ IRQ0	P14/PO12/TIOCA1/ IRQ0	P14/PO12/TIOCA1/ IRQ0
3	P15/PO13/TIOCB1/ TCLKC	P15/PO13/TIOCB1/ TCLKC	P15/PO13/TIOCB1/ TCLKC	P15/PO13/TIOCB1/ TCLKC
4	P16/PO14/TIOCA2/ IRQ1	P16/PO14/TIOCA2/ IRQ1	P16/PO14/TIOCA2/ IRQ1	P16/PO14/TIOCA2/ IRQ1
5	P17/PO15/TIOCB2/ TCLKD	P17/PO15/TIOCB2/ TCLKD	P17/PO15/TIOCB2/ TCLKD	P17/PO15/TIOCB2/ TCLKD
6	VCC	VCC	VCC	VCC
7	HTxD	HTxD	HTxD	HTxD
8	VSS	VSS	VSS	VSS
9	HRxD	HRxD	HRxD	HRxD
10	PE0/D0	PE0/D0	PE0/D0	PE0
11	PE1/D1	PE1/D1	PE1/D1	PE1
12	PE2/D2	PE2/D2	PE2/D2	PE2
13	PE3/D3	PE3/D3	PE3/D3	PE3
14	PE4/D4	PE4/D4	PE4/D4	PE4
15	VSS	VSS	VSS	VSS
16	PE5/D5	PE5/D5	PE5/D5	PE5
17	PVCC1	PVCC1	PVCC1	PVCC1
18	PE6/D6	PE6/D6	PE6/D6	PE6
19	PE7/D7	PE7/D7	PE7/D7	PE7
20	D8	D8	D8	PD0
21	D9	D9	D9	PD1
22	D10	D10	D10	PD2

28	A0	A0	PC0/A0/TxD0	PC0/TxD0
29	A1	A1	PC1/A1/RxD0	PC1/RxD0
30	A2	A2	PC2/A2/SCK0/ $\overline{\text{IRQ4}}$	PC2/SCK0/ $\overline{\text{IRQ4}}$
31	A3	A3	PC3/A3/TxD1	PC3/TxD1
32	A4	A4	PC4/A4/RxD1	PC4/RxD1
33	A5	A5	PC5/A5/SCK1/ $\overline{\text{IRQ5}}$	PC5/SCK1/ $\overline{\text{IRQ5}}$
34	A6	A6	PC6/A6	PC6
35	A7	A7	PC7/A7	PC7
36	PB0/A8/TIOCA3	PB0/A8/TIOCA3	PB0/A8/TIOCA3	PB0/TIOCA3
37	VSS	VSS	VSS	VSS
38	PB1/A9/TIOCB3	PB1/A9/TIOCB3	PB1/A9/TIOCB3	PB1/TIOCB3
39	PVCC2	PVCC2	PVCC2	PVCC2
40	PB2/A10/TIOCC3	PB2/A10/TIOCC3	PB2/A10/TIOCC3	PB2/TIOCC3
41	PB3/A11/TIOCD3	PB3/A11/TIOCD3	PB3/A11/TIOCD3	PB3/TIOCD3
42	PB4/A12/TIOCA4	PB4/A12/TIOCA4	PB4/A12/TIOCA4	PB4/TIOCA4
43	PB5/A13/TIOCB4	PB5/A13/TIOCB4	PB5/A13/TIOCB4	PB5/TIOCB4
44	PB6/A14/TIOCA5	PB6/A14/TIOCA5	PB6/A14/TIOCA5	PB6/TIOCA5
45	PB7/A15/TIOCB5	PB7/A15/TIOCB5	PB7/A15/TIOCB5	PB7/TIOCB5
46	PA0/A16	PA0/A16	PA0/A16	PA0
47	PA1/A17/TxD2	PA1/A17/TxD2	PA1/A17/TxD2	PA1/TxD2
48	PA2/A18/RxD2	PA2/A18/RxD2	PA2/A18/RxD2	PA2/RxD2
49	PA3/A19/SCK2	PA3/A19/SCK2	PA3/A19/SCK2	PA3/SCK2
50	PA4	PA4	PA4	PA4
51	PA5	PA5	PA5	PA5
52	PVCC3	PVCC3	PVCC3	PVCC3
53	MD0	MD0	MD0	MD0

59	PLLVC	PLLVC	PLLVC	PLLVC
60	RES	RES	RES	RES
61	NMI	NMI	NMI	NMI
62	STBY	STBY	STBY	STBY
63	VCC	VCC	VCC	VCC
64	XTAL	XTAL	XTAL	XTAL
65	VSS	VSS	VSS	VSS
66	EXTAL	EXTAL	EXTAL	EXTAL
67	FWE	FWE	FWE	FWE
68	PF7/ $\phi$	PF7/ $\phi$	PF7/ $\phi$	PF7/ $\phi$
69	$\overline{AS}$	$\overline{AS}$	$\overline{AS}$	PF6
70	$\overline{RD}$	$\overline{RD}$	$\overline{RD}$	PF5
71	HWR	HWR	HWR	PF4
72	PF3/LWR/ADTRG/ $\overline{IRQ3}$	PF3/LWR/ADTRG/ $\overline{IRQ3}$	PF3/LWR/ADTRG/ $\overline{IRQ3}$	PF3/ADT $\overline{IRQ3}$
73	PF2/WAIT/BREQ $\overline{O}$	PF2/WAIT/BREQ $\overline{O}$	PF2/WAIT/BREQ $\overline{O}$	PF2
74	PF1/ $\overline{BACK}$	PF1/ $\overline{BACK}$	PF1/ $\overline{BACK}$	PF1
75	PF0/BREQ/ $\overline{IRQ2}$	PF0/BREQ/ $\overline{IRQ2}$	PF0/BREQ/ $\overline{IRQ2}$	PF0/ $\overline{IRQ2}$
76	AVCC	AVCC	AVCC	AVCC
77	Vref	Vref	Vref	Vref
78	P40/AN0	P40/AN0	P40/AN0	P40/AN0
79	P41/AN1	P41/AN1	P41/AN1	P41/AN1
80	P42/AN2	P42/AN2	P42/AN2	P42/AN2
81	P43/AN3	P43/AN3	P43/AN3	P43/AN3
82	P44/AN4	P44/AN4	P44/AN4	P44/AN4
83	P45/AN5	P45/AN5	P45/AN5	P45/AN5

89	P93/AN11	P93/AN11	P93/AN11	P93/AN11
90	P94/AN12	P94/AN12	P94/AN12	P94/AN12
91	P95/AN13	P95/AN13	P95/AN13	P95/AN13
92	P96/AN14	P96/AN14	P96/AN14	P96/AN14
93	P97/AN15	P97/AN15	P97/AN15	P97/AN15
94	AVSS	AVSS	AVSS	AVSS
95	VSS	VSS	VSS	VSS
96	$\overline{\text{WDTOVF}}$	$\overline{\text{WDTOVF}}$	$\overline{\text{WDTOVF}}$	$\overline{\text{WDTOVF}}$
97	PVCC4	PVCC4	PVCC4	PVCC4
98	P10/PO8/TIOCA0/ A20	P10/PO8/TIOCA0/ A20	P10/PO8/TIOCA0/ A20	P10/PO8/TIOCA0/ A20
99	P11/PO9/TIOCB0/ A21	P11/PO9/TIOCB0/ A21	P11/PO9/TIOCB0/ A21	P11/PO9/TIOCB0/ A21
100	P12/PO10/TIOCC0/ TCLKA/A22	P12/PO10/TIOCC0/ TCLKA/A22	P12/PO10/TIOCC0/ TCLKA/A22	P12/PO10/TIOCC0/ TCLKA/A22

Note: NC pins should be connected to VSS or left open.

3	P15/PO13/TIOCB1/ TCLKC	P15/PO13/TIOCB1/ TCLKC	P15/PO13/TIOCB1/ TCLKC	P15/PO13/TIOCB1/ TCLKC
4	P16/PO14/TIOCA2/ IRQ1	P16/PO14/TIOCA2/ IRQ1	P16/PO14/TIOCA2/ IRQ1	P16/PO14/TIOCA2/ IRQ1
5	P17/PO15/TIOCB2/ TCLKD	P17/PO15/TIOCB2/ TCLKD	P17/PO15/TIOCB2/ TCLKD	P17/PO15/TIOCB2/ TCLKD
6	VCC	VCC	VCC	VCC
7	HTxD	HTxD	HTxD	HTxD
8	VSS	VSS	VSS	VSS
9	HRxD	HRxD	HRxD	HRxD
10	PE0/D0	PE0/D0	PE0/D0	PE0
11	PE1/D1	PE1/D1	PE1/D1	PE1
12	PE2/D2	PE2/D2	PE2/D2	PE2
13	PE3/D3	PE3/D3	PE3/D3	PE3
14	PE4/D4	PE4/D4	PE4/D4	PE4
15	VSS	VSS	VSS	VSS
16	PE5/D5	PE5/D5	PE5/D5	PE5
17	PVCC1	PVCC1	PVCC1	PVCC1
18	PE6/D6	PE6/D6	PE6/D6	PE6
19	PE7/D7	PE7/D7	PE7/D7	PE7
20	D8	D8	D8	PD0
21	D9	D9	D9	PD1
22	D10	D10	D10	PD2
23	D11	D11	D11	PD3
24	D12	D12	D12	PD4
25	D13	D13	D13	PD5
26	D14	D14	D14	PD6



32	A4	A4	PC4/A4/RxD1	PC4/RxD1
33	A5	A5	PC5/A5/SCK1/IRQ5	PC5/SCK1
34	A6	A6	PC6/A6	PC6
35	A7	A7	PC7/A7	PC7
36	PB0/A8/TIOCA3	PB0/A8/TIOCA3	PB0/A8/TIOCA3	PB0/TIOCA3
37	VSS	VSS	VSS	VSS
38	PB1/A9/TIOCB3	PB1/A9/TIOCB3	PB1/A9/TIOCB3	PB1/TIOCB3
39	PVCC2	PVCC2	PVCC2	PVCC2
40	PB2/A10/TIOCC3	PB2/A10/TIOCC3	PB2/A10/TIOCC3	PB2/TIOCC3
41	PB3/A11/TIOCD3	PB3/A11/TIOCD3	PB3/A11/TIOCD3	PB3/TIOCD3
42	PB4/A12/TIOCA4	PB4/A12/TIOCA4	PB4/A12/TIOCA4	PB4/TIOCA4
43	PB5/A13/TIOCB4	PB5/A13/TIOCB4	PB5/A13/TIOCB4	PB5/TIOCB4
44	PB6/A14/TIOCA5	PB6/A14/TIOCA5	PB6/A14/TIOCA5	PB6/TIOCA5
45	PB7/A15/TIOCB5	PB7/A15/TIOCB5	PB7/A15/TIOCB5	PB7/TIOCB5
46	PA0/A16	PA0/A16	PA0/A16	PA0
47	PA1/A17/TxD2	PA1/A17/TxD2	PA1/A17/TxD2	PA1/TxD2
48	PA2/A18/RxD2	PA2/A18/RxD2	PA2/A18/RxD2	PA2/RxD2
49	PA3/A19/SCK2	PA3/A19/SCK2	PA3/A19/SCK2	PA3/SCK2
50	OSC1	OSC1	OSC1	OSC1
51	OSC2	OSC2	OSC2	OSC2
52	PVCC3	PVCC3	PVCC3	PVCC3
53	MD0	MD0	MD0	MD0
54	VSS	VSS	VSS	VSS
55	MD1	MD1	MD1	MD1
56	MD2	MD2	MD2	MD2
57	PLLSS	PLLSS	PLLSS	PLLSS

63	VCC	VCC	VCC	VCC
64	XTAL	XTAL	XTAL	XTAL
65	VSS	VSS	VSS	VSS
66	EXTAL	EXTAL	EXTAL	EXTAL
67	FWE	FWE	FWE	FWE
68	PF7/ $\phi$	PF7/ $\phi$	PF7/ $\phi$	PF7/ $\phi$
69	$\overline{AS}$	$\overline{AS}$	$\overline{AS}$	PF6
70	$\overline{RD}$	$\overline{RD}$	$\overline{RD}$	PF5
71	HWR	HWR	HWR	PF4
72	PF3/LWR/ADTRG/ $\overline{IRQ3}$	PF3/LWR/ADTRG/ $\overline{IRQ3}$	PF3/LWR/ADTRG/ $\overline{IRQ3}$	PF3/ADT $\overline{IRQ3}$
73	PF2/WAIT/BREQO	PF2/WAIT/BREQO	PF2/WAIT/BREQO	PF2
74	PF1/ $\overline{BACK}$ /BUZZ	PF1/ $\overline{BACK}$ /BUZZ	PF1/ $\overline{BACK}$ /BUZZ	PF1/BUZZ
75	PF0/BREQ/ $\overline{IRQ2}$	PF0/BREQ/ $\overline{IRQ2}$	PF0/BREQ/ $\overline{IRQ2}$	PF0/ $\overline{IRQ2}$
76	AVCC	AVCC	AVCC	AVCC
77	Vref	Vref	Vref	Vref
78	P40/AN0	P40/AN0	P40/AN0	P40/AN0
79	P41/AN1	P41/AN1	P41/AN1	P41/AN1
80	P42/AN2	P42/AN2	P42/AN2	P42/AN2
81	P43/AN3	P43/AN3	P43/AN3	P43/AN3
82	P44/AN4	P44/AN4	P44/AN4	P44/AN4
83	P45/AN5	P45/AN5	P45/AN5	P45/AN5
84	P46/AN6	P46/AN6	P46/AN6	P46/AN6
85	P47/AN7	P47/AN7	P47/AN7	P47/AN7
86	P90/AN8	P90/AN8	P90/AN8	P90/AN8
87	P91/AN9	P91/AN9	P91/AN9	P91/AN9

93	P97/AN15/DA3	P97/AN15/DA3	P97/AN15/DA3	P97/AN15/DA3
94	AVSS	AVSS	AVSS	AVSS
95	VSS	VSS	VSS	VSS
96	$\overline{\text{WDTOVF}}$	$\overline{\text{WDTOVF}}$	$\overline{\text{WDTOVF}}$	$\overline{\text{WDTOVF}}$
97	PVCC4	PVCC4	PVCC4	PVCC4
98	P10/PO8/TIOCA0/ A20	P10/PO8/TIOCA0/ A20	P10/PO8/TIOCA0/ A20	P10/PO8/TIOCA0/ A20
99	P11/PO9/TIOCB0/ A21	P11/PO9/TIOCB0/ A21	P11/PO9/TIOCB0/ A21	P11/PO9/TIOCB0/ A21
100	P12/PO10/TIOCC0/ TCLKA/A22	P12/PO10/TIOCC0/ TCLKA/A22	P12/PO10/TIOCC0/ TCLKA/A22	P12/PO10/TIOCC0/ TCLKA/A22

Note: NC pins should be connected to VSS or left open.

	PVCC1	Input	Port power supply	Port power supply pins. Connect these pins to the same power supply.
	PVCC2	Input	Port power supply	
	PVCC3	Input	Port power supply	
	PVCC4	Input	Port power supply	
	VSS	Input	Ground	For connection to the power supply (0 V). Connect all V <sub>SS</sub> pins to the system power supply (0 V).
Clock	PLLVCC	Input	PLL power supply	On-chip PLL oscillator power supply
	PLLVSS	Input	PLL ground	On-chip PLL oscillator ground
	PLLCAP	Input	PLL capacitance	On-chip PLL oscillator external capacitance pin
	XTAL	Input	Crystal	For connection to a crystal resonator. For examples of crystal resonator connection and external clock connection, see section 20, Clock Pulse Generator.
	EXTAL	Input	External clock	For connection to a crystal resonator. For examples of crystal resonator connection and external clock connection, see section 20, Clock Pulse Generator.
	OSC1* <sup>1</sup>	Input	Subclock	For connection to a recommended 32.768 kHz resonator. For details of crystal resonator connection, see section 20, Clock Pulse Generator.
	OSC2* <sup>1</sup>	Input	Subclock	For connection to a recommended 32.768 kHz resonator. For details of crystal resonator connection, see section 20, Clock Pulse Generator.
	φ	Output	System clock	Supplies the system clock to external devices.

		1	—
	1	0	—
		1	—
1	0	0	Mod
		1	Mod
	1	0	Mod
		1	Mod

System control	$\overline{\text{RES}}$	Input	Reset input	When this pin is driven low, the system resets.
	$\overline{\text{STBY}}$	Input	Standby	When this pin is driven low, the system enters standby mode. A low-to-high transition is made to hardwired mode.
	$\overline{\text{BREQ}}$	Input	Bus request	Used by an external bus master to issue a bus request to the internal bus.
	$\overline{\text{BREQO}}$	Output	Bus request output	External bus request signal. When an internal bus master accesses external space in the external bus released state, this pin is driven low.
	$\overline{\text{BACK}}$	Output	Bus request acknowledge	Indicates that the bus has been released to an external bus master.
	$\overline{\text{FWE}}$	Input	Flash write enable	Pin for use by flash memory.
Interrupts	$\overline{\text{NMI}}$	Input	Nonmaskable interrupt	Requests a nonmaskable interrupt. If this pin is not used, it should be held high.
	$\overline{\text{IRQ5}}$ to $\overline{\text{IRQ0}}$	Input	Interrupt request 5 to 0	These pins request a maskable interrupt.
Address bus	A23 to A0	Output	Address bus	These pins output address data.

	$\overline{\text{LWR}}$	Output	Low write	Strobe signal indicating write to external address space; indicates data on the upper data bus (D8 to D15) and data on the lower data bus (D0 to D7).
	$\overline{\text{WAIT}}$	Input	Wait	Requests insertion of wait states into bus cycles during access to external address space.
16-bit timer-pulse unit (TPU)	TCLKD to TCLKA	Input	Clock input D to A	These pins input an external clock signal.
	TIOCA0, TIOCB0, TIOCC0, TIOCD0	Input/output	Input capture/output compare match A0 to D0	The TGR0A to TGR0D input/output compare output pins.
	TIOCA1, TIOCB1	Input/output	Input capture/output compare match A1 and B1	The TGR1A and TGR1B input/output compare output pins.
	TIOCA2, TIOCB2	Input/output	Input capture/output compare match A2 and B2	The TGR2A and TGR2B input/output compare output pins.
	TIOCA3, TIOCB3, TIOCC3, TIOCD3	Input/output	Input capture/output compare match A3 to D3	The TGR3A to TGR3D input/output compare output pins.
	TIOCA4, TIOCB4	Input/output	Input capture/output compare match A4 and B4	The TGR4A and TGR4B input/output compare output pins.
	TIOCA5, TIOCB5	Input/output	Input capture/output compare match A5 and B5	The TGR5A and TGR5B input/output compare output pins.

interface (SCI)/ smart card interface	TxD0	Input	Receive data	Data input pins
	RxD2, RxD1, RxD0	Input	Serial clock	Clock input/output pins
Controller area network (HCAN)	SCK2, SCK1, SCK0	Input/ output	Serial clock	Clock input/output pins
	HTxD	Output	HCAN transmit data	The CAN bus transmission
A/D converter	HRxD	Input	HCAN receive data	The CAN bus reception pi
	AN15 to AN0	Input	Analog 15 to 0	Analog input pins
D/A converter pin	ADTRG	Input	A/D conversion external trigger input	Pin for input of an externa start A/D conversion
	DA3, DA2	Output	Analog output	D/A converter analog outp
A/D converter/ D/A converter	AVCC	Input	Analog power supply	The power supply pin for t D/A converters. When the D/A converters are not use this pin to the system pow (+5 V).
	AVSS	Input	Analog ground	The ground pin and refere for the A/D and D/A conve Connect this pin to the sys supply (0 V).
	Vref	Input	Analog reference power supply	The reference voltage inpu A/D and D/A converters. V A/D and D/A converters ar connect this pin to the sys supply (+5 V).

PA5 to PA0*2	Input/output	Port A	Six input/output pins. Input can be selected for each pin. port A data direction register (PADDR).
PB7 to PB0	Input/output	Port B	Eight input/output pins. Input can be selected for each pin. port B data direction register (PBDDR).
PC7 to PC0	Input/output	Port C	Eight input/output pins. Input can be selected for each pin. port C data direction register (PCDDR).
PD7 to PD0	Input/output	Port D	Eight input/output pins. Input can be selected for each pin. port D data direction register (PDDDR).
PE7 to PE0	Input/output	Port E	Eight input/output pins. Input can be selected for each pin. port E data direction register (PEDDR).
PF7 to PF0	Input/output	Port F	Eight input/output pins. Input can be selected for each pin. port F data direction register (PFDDR).

- 
- Notes: 1. Applies to the H8S/2626 Group only.  
2. PA3 to PA0 in the H8S/2626 Group.



### 2.1.1 Features

The H8S/2600 CPU has the following features.

- Upward-compatible with H8/300 and H8/300H CPUs
  - Can execute H8/300 and H8/300H object programs
- General-register architecture
  - Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers)
- Sixty-nine basic instructions
  - 8/16/32-bit arithmetic and logic instructions
  - Multiply and divide instructions
  - Powerful bit-manipulation instructions
  - Multiply-and-accumulate instruction
- Eight addressing modes
  - Register direct [Rn]
  - Register indirect [@ERn]
  - Register indirect with displacement [@(d:16,ERn) or @(d:32,ERn)]
  - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
  - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
  - Immediate [#xx:8, #xx:16, or #xx:32]
  - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
  - Memory indirect [@@aa:8]
- 16-Mbyte address space
  - Program: 16 Mbytes
  - Data: 16 Mbytes (4 Gbytes architecturally)

— 32 ÷ 16-bit register-register divide: 1000 ns

- Two CPU operating modes
  - Normal mode\*
  - Advanced mode

Note: \* Not available in the H8S/2626 Group or H8S/2623 Group.

- Power-down state
  - Transition to power-down state by SLEEP instruction
  - CPU clock speed selection

### 2.1.2 Differences between H8S/2600 CPU and H8S/2000 CPU

The differences between the H8S/2600 CPU and the H8S/2000 CPU are as shown below.

- Register configuration  
The MAC register is supported only by the H8S/2600 CPU.
- Basic instructions  
The four instructions MAC, CLRMAC, LDMAC, and STMAC are supported only by the H8S/2600 CPU.
- Number of execution states  
The number of execution states of the MULXU and MULXS instructions is different between the H8S/2600 CPU and the H8S/2000 CPU.

Instruction	Mnemonic	Execution States	
		H8S/2600	H8S/2000
MULXU	MULXU.B Rs, Rd	3	12
	MULXU.W Rs, ERd	4	20
MULXS	MULXS.B Rs, Rd	4	13
	MULXS.W Rs, ERd	5	21

— Eight 16-bit expanded registers, and one 8-bit and two 32-bit control registers, added.

- Expanded address space
  - Normal mode\* supports the same 64-kbyte address space as the H8/300 CPU.
  - Advanced mode supports a maximum 16-Mbyte address space.

Note: \* Not available in the H8S/2626 Group or H8S/2623 Group.

- Enhanced addressing
  - The addressing modes have been enhanced to make effective use of the 16-Mb space.
- Enhanced instructions
  - Addressing modes of bit-manipulation instructions have been enhanced.
  - Signed multiply and divide instructions have been added.
  - A multiply-and-accumulate instruction has been added.
  - Two-bit shift instructions have been added.
  - Instructions for saving and restoring multiple registers have been added.
  - A test and set instruction has been added.
- Higher speed
  - Basic instructions execute twice as fast.


#### **2.1.4 Differences from H8/300H CPU**

In comparison to the H8/300H CPU, the H8S/2600 CPU has the following enhancements:

- Additional control register
  - One 8-bit and two 32-bit control registers have been added.
- Enhanced instructions
  - Addressing modes of bit-manipulation instructions have been enhanced.
  - A multiply-and-accumulate instruction has been added.
  - Two-bit shift instructions have been added.

maximum 64-kbyte address space. Advanced mode supports a maximum 16-Mbyte total address space (architecturally a maximum 16-Mbyte program area and a maximum of 4 Gbytes total address space for program and data areas combined). The mode is selected by the mode pins of the microcontroller.

Note: \* Not available in the H8S/2626 Group or H8S/2623 Group.



**Figure 2.1 CPU Operating Modes**


### **(1) Normal Mode (Not Available in the H8S/2626 Group or H8S/2623 Group)**

The exception vector table and stack have the same structure as in the H8/300 CPU.

**Address Space:** A maximum address space of 64 kbytes can be accessed.


**Extended Registers (En):** The extended registers (E0 to E7) can be used as 16-bit registers or as the upper 16-bit segments of 32-bit registers. When En is used as a 16-bit register it can contain any value, even when the corresponding general register (Rn) is used as an address register. When a general register is referenced in the register indirect addressing mode with pre-decrement, the extended register is used as the address register.

of the exception vector table, see section 4, Exception Handling.



**Figure 2.2 Exception Vector Table (Normal Mode)**

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand. This operand contains a branch address. In normal mode the operand is a 16-bit word operand, providing a 16-bit branch address. Branch addresses can be stored in the top area from H'0000 to H'000B, but note that this area is also used for the exception vector table.




**Figure 2.3 Stack Structure in Normal Mode**

**(2) Advanced Mode**

**Address Space:** Linear access is provided to a 16-Mbyte maximum address space (architecturally a maximum 16-Mbyte program area and a maximum 4-Gbyte data area, with a maximum 4-Gbytes for program and data areas combined).


**Extended Registers (En):** The extended registers (E0 to E7) can be used as 16-bit registers or the upper 16-bit segments of 32-bit registers or address registers.

**Instruction Set:** All instructions and addressing modes can be used.




**Figure 2.4 Exception Vector Table (Advanced Mode)**

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand. This operand contains a branch address. In advanced mode the operand is a 32-bit longword operand that contains a 32-bit branch address. The upper 8 bits of these 32 bits are a reserved area that is reserved for future use.



**Figure 2.5 Stack Structure in Advanced Mode**





**Figure 2.6 Memory Map**

	15	07	07
ER0	E0	R0H	R0L
ER1	E1	R1H	R1L
ER2	E2	R2H	R2L
ER3	E3	R3H	R3L
ER4	E4	R4H	R4L
ER5	E5	R5H	R5L
ER6	E6	R6H	R6L
ER7 (SP)	E7	R7H	R7L

### Control Registers (CR)



#### Legend:

SP:	Stack pointer	H:	Half-carry flag
PC:	Program counter	U:	User bit
EXR:	Extended control register	N:	Negative flag
T:	Trace bit	Z:	Zero flag
I2 to I0:	Interrupt mask bits	V:	Overflow flag
CCR:	Condition-code register	C:	Carry flag
I:	Interrupt mask bit	MAC:	Multiply-accumulate register
UI:	User bit or interrupt mask bit*		


Note: \* Cannot be used as an interrupt mask bit in the H8S/2626 Group or H8S/2623 G

**Figure 2.7 CPU Registers**

registers. The E registers (E0 to E7) are also referred to as extended registers.


The R registers divide into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum of 16 registers.

Figure 2.8 illustrates the usage of the general registers. The usage of each register can be used independently.



**Figure 2.8 Usage of General Registers**

General register ER7 has the function of stack pointer (SP) in addition to its general-purpose function, and is used implicitly in exception handling and subroutine calls. Figure 2.9 shows the stack.



**Figure 2.9 Stack**

### 2.4.3 Control Registers

The control registers are the 24-bit program counter (PC), 8-bit extended control register (EXR), 8-bit condition-code register (CCR), and 64-bit multiply-accumulate register (MAC).

#### (1) Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The address of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0.)

#### (2) Extended Control Register (EXR)

This 8-bit register contains the trace bit (T) and three interrupt mask bits (I2 to I0).

**Bit 7—Trace Bit (T):** Selects trace mode. When this bit is cleared to 0, instructions are executed in sequence. When this bit is set to 1, a trace exception is generated each time an instruction is executed.

**Bits 6 to 3—Reserved:** They are always read as 1.

**Bits 2 to 0—Interrupt Mask Bits (I2 to I0):** These bits designate the interrupt mask level (see section 5.7). For details, refer to section 5, Interrupt Controller.

Operations can be performed on the EXR bits by the LDC, STC, ANDC, ORC, and XOR instructions. All interrupts, including NMI, are disabled for three states after one of the instructions is executed, except for STC.

**Bit 6—User Bit or Interrupt Mask Bit (UI):** Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions. This bit can also be used as an interrupt bit. For details, refer to section 5, Interrupt Controller.

**Bit 5—Half-Carry Flag (H):** When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or CMPL.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.

**Bit 4—User Bit (U):** Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.

**Bit 3—Negative Flag (N):** Stores the value of the most significant bit (sign bit) of data.

**Bit 2—Zero Flag (Z):** Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.

**Bit 1—Overflow Flag (V):** Set to 1 when an arithmetic overflow occurs, and cleared to 0 otherwise.

**Bit 0—Carry Flag (C):** Set to 1 when a carry occurs, and cleared to 0 otherwise. Use the following instructions to set or clear the carry flag:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit manipulation instructions.

Some instructions leave some or all of the flag bits unchanged. For the action of each instruction on the flag bits, refer to appendix A.1, Instruction List.


## 2.4.4 Initial Register Values

Reset exception handling loads the CPU's program counter (PC) from the vector table, trace bit in EXR to 0, and sets the interrupt mask bits in CCR and EXR to 1. The other and the general registers are not initialized. In particular, the stack pointer (ER7) is not. The stack pointer should therefore be initialized by an MOV.L instruction executed immediately after a reset.


Figure 2.10 shows the data formats in general registers.

Data Type	Register Number	Data Format
1-bit data	RnH	
1-bit data	RnL	
4-bit BCD data	RnH	
4-bit BCD data	RnL	
Byte data	RnH	
Byte data	RnL	

**Figure 2.10 General Register Data Formats**



Longword data      ERn




Legend:

- ERn: General register ER
- En: General register E
- Rn: General register R
- RnH: General register RH
- RnL: General register RL
- MSB: Most significant bit
- LSB: Least significant bit

**Figure 2.10 General Register Data Formats (cont)**





**Figure 2.11 Memory Data Formats**

When ER7 is used as an address register to access the stack, the operand size should be byte, halfword, or longword size.

Function	Instructions	Size
Data transfer	MOV	BW
	POP <sup>*1</sup> , PUSH <sup>*1</sup>	WL
	LDM, STM	L
	MOVFP <sup>*3</sup> , MOVTPE <sup>*3</sup>	B
Arithmetic operations	ADD, SUB, CMP, NEG	BW
	ADDX, SUBX, DAA, DAS	B
	INC, DEC	BW
	ADDS, SUBS	L
	MULXU, DIVXU, MULXS, DIVXS	BW
	EXTU, EXTS	WL
	TAS <sup>*4</sup>	B
	MAC, LDMAC, STMAC, CLRMAC	—
Logic operations	AND, OR, XOR, NOT	BW
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	BW
Bit manipulation	BSET, BCLR, BNOT, BTST, BLD, BILD, BST, BIST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR	B
Branch	Bcc <sup>*2</sup> , JMP, BSR, JSR, RTS	—
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	—
Block data transfer	EEPMOV	—

Legend: B: Byte  
W: Word  
L: Longword

- Notes: 1. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W @-SP. POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV.L @-SP, ERn.
2. Bcc is the general name for conditional branch instructions.
3. Not available in the H8S/2626 Group or H8S/2623 Group.
4. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

Function	Instruction	#xx	Rn	@ERn	@(d:16)EF	@(d:32)EF	@-ERn/@	@aa:8	@aa:16	@aa:24	@aa:32	@(d:8)PC	@(d:16)PC
Data transfer	MOV	BWL	BWL	BWL	BWL	BWL	BWL	B	BWL	—	BWL	—	—
	POP, PUSH	—	—	—	—	—	—	—	—	—	—	—	—
	LDM, STM	—	—	—	—	—	—	—	—	—	—	—	—
	MOVEPE <sup>*1</sup> MOVTP <sup>*1</sup>	—	—	—	—	—	—	—	B	—	—	—	—
Arithmetic operations	ADD, CMP	BWL	BWL	—	—	—	—	—	—	—	—	—	—
	SUB	WL	BWL	—	—	—	—	—	—	—	—	—	—
	ADDX, SUBX	B	B	—	—	—	—	—	—	—	—	—	—
	ADDS, SUBS	—	L	—	—	—	—	—	—	—	—	—	—
	INC, DEC	—	BWL	—	—	—	—	—	—	—	—	—	—
	DAA, DAS	—	B	—	—	—	—	—	—	—	—	—	—
	MULXU, DIVXU	—	BW	—	—	—	—	—	—	—	—	—	—
	MULXS, DIVXS	—	BW	—	—	—	—	—	—	—	—	—	—
	NEG	—	BWL	—	—	—	—	—	—	—	—	—	—
	EXTU, EXTS	—	WL	—	—	—	—	—	—	—	—	—	—
	TAS <sup>*2</sup>	—	—	B	—	—	—	—	—	—	—	—	—
	MAC	—	—	—	—	—	—	○	—	—	—	—	—
	CLRMAC	—	—	—	—	—	—	—	—	—	—	—	—
LDMAC, STMAC	—	L	—	—	—	—	—	—	—	—	—	—	
Logic operations	AND, OR, XOR	BWL	BWL	—	—	—	—	—	—	—	—	—	—
	NOT	—	BWL	—	—	—	—	—	—	—	—	—	—
Shift		—	BWL	—	—	—	—	—	—	—	—	—	—
Bit manipulation		—	B	B	—	—	—	B	B	—	B	—	—
Branch	Bcc, BSR	—	—	—	—	—	—	—	—	—	—	○	○
	JMP, JSR	—	—	—	—	—	—	—	—	○	—	—	—
	RTS	—	—	—	—	—	—	—	—	—	—	—	—
System control	TRAPA	—	—	—	—	—	—	—	—	—	—	—	—
	RTE	—	—	—	—	—	—	—	—	—	—	—	—
	SLEEP	—	—	—	—	—	—	—	—	—	—	—	—
	LDC	B	B	W	W	W	W	—	W	—	W	—	—
	STC	—	B	W	W	W	W	—	W	—	W	—	—
	ANDC, ORC, XORC	B	—	—	—	—	—	—	—	—	—	—	—
	NOP	—	—	—	—	—	—	—	—	—	—	—	—
Block data transfer		—	—	—	—	—	—	—	—	—	—	—	

Legend: B: Byte  
W: Word  
L: Longword

- Notes: 1. Not available in the H8S/2626 Group or H8S/2623 Group.  
2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

Rn	General register*
ERn	General register (32-bit register)
MAC	Multiply-accumulate register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
C	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
-	Subtraction
×	Multiplication
÷	Division
^	Logical AND
∨	Logical OR
⊕	Logical exclusive OR
→	Move
¬	NOT (logical complement)
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length

Note: \* General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R8 to R7, E0 to E7), and 32-bit registers (ER0 to ER7).

MOVTPE	B	Cannot be used in the H8S/2626 Group or H8C/2626 Group.
POP	W/L	@SP+ → Rn Pops a register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.W @SP+, ERn.
PUSH	W/L	Rn → @-SP Pushes a register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP.
LDM	L	@SP+ → Rn (register list) Pops two or more general registers from the stack.
STM	L	Rn (register list) → @-SP Pushes two or more general registers onto the stack.

		Performs addition or subtraction with carry on byte data in two general registers, or on immediate data and data in a general register.
INC DEC	B/W/L	$Rd \pm 1 \rightarrow Rd$ , $Rd \pm 2 \rightarrow Rd$ Increments or decrements a general register (Byte operands can be incremented or decremented by 1 only.)
ADDS SUBS	L	$Rd \pm 1 \rightarrow Rd$ , $Rd \pm 2 \rightarrow Rd$ , $Rd \pm 4 \rightarrow Rd$ Adds or subtracts the value 1, 2, or 4 to or from a 32-bit register.
DAA DAS	B	$Rd$ decimal adjust $\rightarrow Rd$ Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to process BCD data.
MULXU	B/W	$Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
MULXS	B/W	$Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
DIVXU	B/W	$Rd \div Rs \rightarrow Rd$ Performs unsigned division on data in two general registers: either 16 bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient and 16-bit remainder.

general register or with immediate data, and  
bits according to the result.

NEG	B/W/L	$0 - Rd \rightarrow Rd$ Takes the two's complement (arithmetic complement) of the data in a general register.
EXTU	W/L	$Rd \text{ (zero extension)} \rightarrow Rd$ Extends the lower 8 bits of a 16-bit register to 16 bits or the lower 16 bits of a 32-bit register to 32 bits by padding with zeros on the left.
EXTS	W/L	$Rd \text{ (sign extension)} \rightarrow Rd$ Extends the lower 8 bits of a 16-bit register to 16 bits or the lower 16 bits of a 32-bit register to 32 bits by extending the sign bit.
TAS	B	$@ERd - 0, 1 \rightarrow (<bit 7> \text{ of } @ERd)^{*2}$ Tests memory contents, and sets the most significant bit (bit 7) to 1.
MAC	—	$(EAs) \times (EAd) + MAC \rightarrow MAC$ Performs signed multiplication on memory contents and adds the result to the multiply-accumulate register. The following operations can be performed: $16 \text{ bits} \times 16 \text{ bits} + 32 \text{ bits} \rightarrow 32 \text{ bits, saturating}$ $16 \text{ bits} \times 16 \text{ bits} + 42 \text{ bits} \rightarrow 42 \text{ bits, non-saturating}$
CLRMAC	—	$0 \rightarrow MAC$ Clears the multiply-accumulate register to zero.
LDMAC STMAC	L	$Rs \rightarrow MAC, MAC \rightarrow Rd$ Transfers data between a general register and a multiply-accumulate register.

			Performs a logical exclusive OR operation on register and another general register or immediate.
	NOT	B/W/L	$\neg (Rd) \rightarrow (Rd)$ Takes the one's complement of general register contents.
Shift operations	SHAL SHAR	B/W/L	Rd (shift) $\rightarrow$ Rd Performs an arithmetic shift on general register contents. 1-bit or 2-bit shift is possible.
	SHLL SHLR	B/W/L	Rd (shift) $\rightarrow$ Rd Performs a logical shift on general register contents. 1-bit or 2-bit shift is possible.
	ROTL ROTR	B/W/L	Rd (rotate) $\rightarrow$ Rd Rotates general register contents. 1-bit or 2-bit rotation is possible.
	ROTXL ROTXR	B/W/L	Rd (rotate) $\rightarrow$ Rd Rotates general register contents through the carry flag. 1-bit or 2-bit rotation is possible.



		operand to 0. The bit number is specified by immediate data or the lower three bits of a general register.
BNOT	B	$\neg (\text{<bit-No.> of <EAd>}) \rightarrow (\text{<bit-No.> of <EAd>})$ Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BTST	B	$\neg (\text{<bit-No.> of <EAd>}) \rightarrow Z$ Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BAND	B	$C \wedge (\text{<bit-No.> of <EAd>}) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIAND	B	$C \wedge \neg (\text{<bit-No.> of <EAd>}) \rightarrow C$ ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BOR	B	$C \vee (\text{<bit-No.> of <EAd>}) \rightarrow C$ ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIOR	B	$C \vee \neg (\text{<bit-No.> of <EAd>}) \rightarrow C$ ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.

		and stores the result in the carry flag.
		The bit number is specified by 3-bit immediate
BLD	B	( $\langle \text{bit-No.} \rangle$ of $\langle \text{EAd} \rangle$ ) $\rightarrow$ C Transfers a specified bit in a general register operand to the carry flag.
BILD	B	$\neg$ ( $\langle \text{bit-No.} \rangle$ of $\langle \text{EAd} \rangle$ ) $\rightarrow$ C Transfers the inverse of a specified bit in a general register or memory operand to the carry flag. The bit number is specified by 3-bit immediate
BST	B	C $\rightarrow$ ( $\langle \text{bit-No.} \rangle$ of $\langle \text{EAd} \rangle$ ) Transfers the carry flag value to a specified bit in a general register or memory operand.
BIST	B	$\neg$ C $\rightarrow$ ( $\langle \text{bit-No.} \rangle$ of $\langle \text{EAd} \rangle$ ) Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate

BLS	Low or same	C
BCC(BHS)	Carry clear (high or same)	C
BCS(BLO)	Carry set (low)	C
BNE	Not equal	Z
BEQ	Equal	Z
BVC	Overflow clear	V
BVS	Overflow set	V
BPL	Plus	N
BMI	Minus	N
BGE	Greater or equal	N
BLT	Less than	N
BGT	Greater than	Z
BLE	Less or equal	Z

JMP	—	Branches unconditionally to a specified address
BSR	—	Branches to a subroutine at a specified address
JSR	—	Branches to a subroutine at a specified address
RTS	—	Returns from a subroutine

STC	B/W	<p>CCR <math>\rightarrow</math> (EAd), EXR <math>\rightarrow</math> (EAd)</p> <p>Transfers CCR or EXR contents to a general memory. Although CCR and EXR are 8-bit register, word-size transfers are performed between them and memory. The upper 8 bits are valid.</p>
ANDC	B	<p>CCR <math>\wedge</math> #IMM <math>\rightarrow</math> CCR, EXR <math>\wedge</math> #IMM <math>\rightarrow</math> EXR</p> <p>Logically ANDs the CCR or EXR contents with immediate data.</p>
ORC	B	<p>CCR <math>\vee</math> #IMM <math>\rightarrow</math> CCR, EXR <math>\vee</math> #IMM <math>\rightarrow</math> EXR</p> <p>Logically ORs the CCR or EXR contents with immediate data.</p>
XORC	B	<p>CCR <math>\oplus</math> #IMM <math>\rightarrow</math> CCR, EXR <math>\oplus</math> #IMM <math>\rightarrow</math> EXR</p> <p>Logically exclusive-ORs the CCR or EXR contents with immediate data.</p>
NOP	—	<p>PC + 2 <math>\rightarrow</math> PC</p> <p>Only increments the program counter.</p>

Until R4 = 0

else next;

Transfers a data block according to parameter general registers R4L or R4, ER5, and ER6.

R4L or R4: size of block (bytes)

ER5: starting source address

ER6: starting destination address

Execution of the next instruction begins as soon as the transfer is completed.

---

Notes: 1. Size refers to the operand size.

B: Byte

W: Word

L: Longword

2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS

#### 2.6.4 Basic Instruction Formats

The H8S/2626 Group and H8S/2623 Group instructions consist of 2-byte (1-word) and 4-byte (2-word) instructions. A 2-byte instruction consists of an operation field (op field), a register field (r field), an effective address extension (EA field), and a condition field (cc).

(1) **Operation Field:** Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first 4 bits of the instruction. Some instructions have two operation fields.

(2) **Register Field:** Specifies a general register. Address registers are specified by 3 bits and data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

(3) **Effective Address Extension:** Eight, 16, or 32 bits specifying immediate data, an effective address, or a displacement.


(4) **Condition Field:** Specifies the branching condition of Bcc instructions.

---

Rev. 5.00 Jan 10, 2006 pag

REJ00

RENESAS



**Figure 2.12 Instruction Formats (Examples)**

absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the

**Table 2.4 Addressing Modes**

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:32,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24/@aa:32
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

**(1) Register Direct—Rn**

The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

**(2) Register Indirect—@ERn**

The register field of the instruction code specifies an address register (ERn) which contains the address of the operand on memory. If the address is a program instruction address, the lower 8 bits are valid and the upper 8 bits are all assumed to be 0 (H'00).

The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the register contents and the sum is stored in the address register. The value added is 1 for byte access, 2 for word transfer instruction, or 4 for longword transfer instruction. For word or longword transfer instruction, the register value should be even.

- Register indirect with pre-decrement—@-ERn

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the result becomes the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word transfer instruction, or 4 for longword transfer instruction. For word or longword transfer instruction, the register value should be even.

#### **(5) Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32**

The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24), or 32 bits long (@aa:32).

To access data, the absolute address should be 8 bits (@aa:8), 16 bits (@aa:16), or 32 bits (@aa:32) long. For an 8-bit absolute address, the upper 24 bits are all assumed to be 1 (H'FF). For a 16-bit absolute address the upper 16 bits are a sign extension. A 32-bit absolute address accesses the entire address space.

A 24-bit absolute address (@aa:24) indicates the address of a program instruction. The upper 8 bits are all assumed to be 0 (H'00).

Table 2.5 indicates the accessible absolute address ranges.



**(6) Immediate—#xx:8, #xx:16, or #xx:32**

The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data operand.


The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some manipulation instructions contain 3-bit immediate data in the instruction code, specifying a constant number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.

**(7) Program-Counter Relative—@(d:8, PC) or @(d:16, PC)**

This mode is used in the Bcc and BSR instructions. An 8-bit or 16-bit displacement constant in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. Only the lower 24 bits of this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00). The PC value to which the displacement is added is the address of the first byte of the instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) from the branch instruction. The resulting value must be an even number.

**(8) Memory Indirect—@@aa:8**

This mode can be used by the JMP and JSR instructions. The instruction code contains an absolute address specifying a memory operand. This memory operand contains a branch address. The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 65535 (H'0000 to H'00FF in normal mode, H'000000 to H'0000FF in advanced mode). In normal mode, the memory operand is a word operand and the branch address is 16 bits long. In advanced mode, the memory operand is a longword operand, the first byte of which is assumed to be a branch address.











**Figure 2.13 Branch Address Specification in Memory Indirect Mode**






If an odd address is specified in word or longword memory access, or as a branch address, the least significant bit is regarded as 0, causing data to be accessed or instruction code to be fetched at the address preceding the specified address. (For further information, see section 2.5 Data Formats.)










### 2.7.2 Effective Address Calculation


Table 2.6 indicates how effective addresses are calculated in each addressing mode. In indirect mode\* the upper 8 bits of the effective address are ignored in order to generate a 16-bit effective address.

Note: \* Cannot be set in the H8S/2626 Group or H8S/2623 Group.

No.	Addressing Mode and Instruction Format	Effective Address Calculation	Effective
1	Register direct (Rn) 		Operand is general 31 24 23 Don't care
2	Register indirect (@ERn) 		31 24 23 Don't care
3	Register indirect with displacement @(d:16, ERn) or @(d:32, ERn) 		31 24 23 Don't care
4	Register indirect with post-increment or pre-decrement <ul style="list-style-type: none"> <li>Register indirect with post-increment @ERn+</li> <li>Register indirect with pre-decrement @-ERn</li> </ul> 		31 24 23 Don't care


No.	Addressing Mode and Instruction Format	Effective Address Calculation	E
5	<p>Absolute address</p> <p>@aa:8</p>  <p>@aa:16</p>  <p>@aa:24</p>  <p>@aa:32</p> 		<p>31 24 Don't care</p> <p>31 24 Don't care</p> <p>31 24 Don't care</p> <p>31 24 Don't care</p>
6	<p>Immediate #xx:8/#xx:16/#xx:32</p> 		Operand i

No.	Addressing Mode and Instruction Format	Effective Address Calculation	E
7	<p>Program-counter relative  @ (d1:8, PC) / @ (d1:16, PC)</p> 		
8	<p>Memory indirect @aa:8</p> <ul style="list-style-type: none"> <li>• Normal mode*</li> </ul>  <ul style="list-style-type: none"> <li>• Advanced mode</li> </ul> 	 	 



Note: \* The power-down state also includes a medium-speed mode, module stop mode, subactive mode, subsleep mode, and watch mode. Subclock functions (subactive mode, subsleep mode, and watch mode) are not available in the H8S/2623 but are available in the H8S/2626 Group.

**Figure 2.14 Processing States**



**Figure 2.15 State Transitions**

### 2.8.2 Reset State


When the  $\overline{RES}$  input goes low all current processing stops and the CPU enters the reset state. In the reset state, interrupts are masked. Reset exception handling starts when the  $\overline{RES}$  changes from low to high.

The reset state can also be entered by a watchdog timer overflow. For details, refer to Watchdog Timer.

indicates the types of exception handling and their priority. Trap instruction exception handling is always accepted, in the program execution state.

Exception handling and the stack structure depend on the interrupt control mode set in the interrupt control register.

**Table 2.7 Exception Handling Types and Priority**

Priority	Type of Exception	Detection Timing	Start of Exception Handling
High  Low	Reset	Synchronized with clock	Exception handling starts immediately after a low-to-high transition at the RES pin when the watchdog timer overflows.
	Trace	End of instruction execution or end of exception-handling sequence <sup>*1</sup>	When the trace (T) bit is set to 1, the trace starts at the end of the current instruction or the end of the current exception-handling sequence.
	Interrupt	End of instruction execution or end of exception-handling sequence <sup>*2</sup>	When an interrupt is detected, exception handling starts at the end of the current instruction or the end of the current exception-handling sequence.
	Trap instruction	When TRAPA instruction is executed	Exception handling starts immediately after a trap (TRAPA) instruction is executed <sup>*3</sup> .

- Notes:
1. Traces are enabled only in interrupt control mode 2. Trace exception-handling starts at the end of the RTE instruction.
  2. Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC instructions or immediately after reset exception handling.
  3. Trap instruction exception handling is always accepted, in the program execution state.



Traces are enabled only in interrupt control mode 2. Trace mode is entered when the T bit of EXR is set to 1. When trace mode is established, trace exception handling starts at the end of the instruction.

At the end of a trace exception-handling sequence, the T bit of EXR is cleared to 0 and the T bit is cleared. Interrupt masks are not affected.


The T bit saved on the stack retains its value of 1, and when the RTE instruction is executed, return from the trace exception-handling routine, trace mode is entered again. Trace exception handling is not executed at the end of the RTE instruction.

Trace mode is not entered in interrupt control mode 0, regardless of the state of the T bit.


#### **(4) Interrupt Exception Handling and Trap Instruction Exception Handling**

When interrupt or trap-instruction exception handling begins, the CPU references the exception vector table (EV7) and pushes the program counter and other control registers onto the stack. Next, the CPU alters the settings of the interrupt mask bits in the control registers. Then the CPU fetches the exception address (vector) from the exception vector table and program execution starts from that address.

Figure 2.16 shows the stack after exception handling ends.




(a) Interrupt control mode 0




(b) Interrupt control mode m

Advanced mode



(c) Interrupt control mode 0



(d) Interrupt control mode m

- Notes: 1. Ignored when returning.  
 2. Not available in the H8S/2626 Group or H8S/2623 Group.

**Figure 2.16 Stack Structure after Exception Handling (Examples)**

Bus masters other than the CPU are data transfer controller (DTC).

For further details, refer to section 7, Bus Controller.


### **2.8.6 Power-Down State**

The power-down state includes both modes in which the CPU stops operating and modes in which the CPU does not stop. There are five modes in which the CPU stops operating: sleep mode\*, software standby mode, hardware standby mode, subsleep mode\*, and watch mode\*. There are also three other power-down modes: medium-speed mode, module stop mode, and subactive mode\*. In medium-speed mode the CPU and other bus masters operate on a medium-speed bus. Module stop mode permits halting of the operation of individual modules, other than the CPU. Subactive mode\*, subsleep mode\*, and watch mode\* are power-down states using subactive mode\*. For details, refer to section 21B, Power-Down Modes [H8S/2626 Group].

Note: \* Supported only in the H8S/2626 Group; not available in the H8S/2623 Group.

## 2.9.2 On-Chip Memory (ROM, RAM)


On-chip memory is accessed in one state. The data bus is 16 bits wide, permitting both word transfer instruction. Figure 2.17 shows the on-chip memory access cycle. Figure 2.18 shows the pin states.



**Figure 2.17 On-Chip Memory Access Cycle**

$\overline{AS}$	High
$\overline{RD}$	High
$\overline{HWR}, \overline{LWR}$	High
Data bus	High-impedance state


**Figure 2.18 Pin States during On-Chip Memory Access**



**Figure 2.19 On-Chip Supporting Module Access Cycle**


$\overline{AS}$	High
$\overline{RD}$	High
$\overline{HWR}, \overline{LWR}$	High
Data bus	High-impedance state

**Figure 2.20 Pin States during On-Chip Supporting Module Access Cycle**




**Figure 2.21 On-Chip HCAN Module Access Cycle (No Wait State)**





**Figure 2.22 On-Chip HCAN Module Access Cycle (Wait States Inserted)**



**Figure 2.23 Pin States in On-Chip HCAN Module Access**

### 2.10.1 TAS Instruction

Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction. instruction is not generated by the Renesas Technology H8S and H8/300 series C/C++. If the TAS instruction is used as a user-defined intrinsic function, ensure that only register ER1, ER4, or ER5 is used.

modes enable selection of the CPU operating mode, enabling/disabling of on-chip ROM and initial bus width setting, by setting the mode pins (MD2 to MD0).

Table 3.1 lists the MCU operating modes.

**Table 3.1 MCU Operating Mode Selection**

MCU Operating Mode	MD2	MD1	MD0	CPU Operating Mode	Description	On-Chip ROM	External Initial Width
0*	0	0	0	—	—	—	—
1*			1	—			
2*		1	0				
3*			1				
4	1	0	0	Advanced	On-chip ROM disabled, expanded mode	Disabled	16 bits
5			1				8 bits
6		1	0		On-chip ROM enabled, expanded mode	Enabled	8 bits
7			1		Single-chip mode		—

Note: \* Not available in the H8S/2626 Group or H8S/2623 Group.

The CPU's architecture allows for 4 Gbytes of address space, but the H8S/2626 Group and H8S/2623 Group actually access a maximum of 16 Mbytes.

Modes 4 to 6 are externally expanded modes that allow access to external memory and devices.

The external expansion modes allow switching between 8-bit and 16-bit bus modes. At execution starts, an 8-bit or 16-bit address space can be set for each area, depending on controller setting. If 16-bit access is selected for any one area, 16-bit bus mode is set; if 8-bit access is selected for all areas, 8-bit bus mode is set.

The H8S/2626 Group and H8S/2623 Group have a mode control register (MDCR) that controls the inputs at the mode pins (MD2 to MD0), and a system control register (SYSCR) that controls the operation of the H8S/2626 Group or H8S/2623 Group chip. Table 3.2 summarizes the registers.

**Table 3.2 MCU Registers**

<b>Name</b>	<b>Abbreviation</b>	<b>R/W</b>	<b>Initial Value</b>	<b>Address</b>
Mode control register	MDCR	R/W	Undetermined	H'FD000000
System control register	SYSCR	R/W	H'01	H'FD000004
Pin function control register	PFCR	R/W	H'0D/H'00	H'FD000008

Note: \* Lower 16 bits of the address.

Note: \* Determined by pins MD2 to MD0.

MDCR is an 8-bit register that indicates the current operating mode of the H8S/2626 and H8S/2623 Group chip.

**Bit 7—Reserved:** Only 1 should be written to this bit.

**Bits 6 to 3—Reserved:** These bits are always read as 0 and cannot be modified.

**Bits 2 to 0—Mode Select 2 to 0 (MDS2 to MDS0):** These bits indicate the input levels of MD2 to MD0 (the current operating mode). Bits MDS2 to MDS0 correspond to MD2 to MD0. MDS2 to MDS0 are read-only bits—they cannot be written to. The mode pin (MD2 to MD0) levels are latched into these bits when MDCR is read. These latches are canceled by a write to MDCR.

### 3.2.2 System Control Register (SYSCR)

Bit	:	7	6	5	4	3	2	1
		MACS	—	INTM1	INTM0	NMIEG	—	—
Initial value	:	0	0	0	0	0	0	0
R/W	:	R/W	—	R/W	R/W	R/W	R/W	—

SYSCR is an 8-bit readable/writable register that selects saturating or non-saturating output for the MAC instruction, selects the interrupt control mode and the detected edge for the interrupt, enables or disables on-chip RAM.

SYSCR is initialized to H'01 by a reset and in hardware standby mode. SYSCR is not initialized in software standby mode.

**Bit 6—Reserved:** This bit is always read as 0 and cannot be modified.

**Bits 5 and 4—Interrupt Control Mode 1 and 0 (INTM1, INTM0):** These bits select mode of the interrupt controller. For details of the interrupt control modes, see section 5.3.1.1 Interrupt Control Modes and Interrupt Operation.

<b>Bit 5</b>	<b>Bit 4</b>	<b>Interrupt Control Mode</b>	<b>Description</b>
0	0	0	Control of interrupts by I bit (I)
	1	—	Setting prohibited
1	0	2	Control of interrupts by I2 to I0 bits and IPI
	1	—	Setting prohibited

**Bit 3—NMI Edge Select (NMIEG):** Selects the valid edge of the NMI interrupt input.

<b>Bit 3</b>	<b>Description</b>
0	An interrupt is requested at the falling edge of NMI input (I)
1	An interrupt is requested at the rising edge of NMI input

**Bit 2—Reserved:** Only 0 should be written to this bit.

**Bit 1—Reserved:** This bit is always read as 0 and cannot be modified.

### 3.2.3 Pin Function Control Register (PFCR)

Bit	:	7	6	5	4	3	2	1
		—	—	BUZZE	—	AE3	AE2	AE1
Initial value	:	0	0	0	0	1/0	1/0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PFCR is an 8-bit readable/writable register that performs address output control in expanded mode.

PFCR is initialized to H'0D/H'00 by a reset and in hardware standby mode. It retains its state in software standby mode.

**Bits 7 to 4—Reserved:** Only 0 should be written to these bits.

**Bit 5—BUZZE Output Enable (BUZZE):** This bit is for use only in the H8S/2626. Only 0 should be written to this bit.

**Bits 3 to 0—Address Output Enable 3 to 0 (AE3 to AE0):** These bits select enabling/disabling of address outputs A8 to A23 in ROMless expanded mode and modes with I/O. When a pin is enabled for address output, the address is output regardless of the corresponding setting. When a pin is disabled for address output, it becomes an output port when the corresponding DDR bit is set to 1.

1	0	0	A8–A11 address output enabled; A12–A23 address disabled
		1	A8–A12 address output enabled; A13–A23 address disabled
		1	A8–A13 address output enabled; A14–A23 address disabled
		1	A8–A14 address output enabled; A15–A23 address disabled
1	0	0	A8–A15 address output enabled; A16–A23 address disabled
		1	A8–A16 address output enabled; A17–A23 address disabled
		1	A8–A17 address output enabled; A18–A23 address disabled
		1	A8–A18 address output enabled; A19–A23 address disabled
		0	A8–A19 address output enabled; A20–A23 address disabled
		1	A8–A20 address output enabled; A21–A23 address disabled (Init
		1	A8–A21 address output enabled; A22, A23 address disabled
		1	A8–A23 address output enabled

Note: \* In expanded mode with ROM, bits AE3 to AE0 are initialized to B'0000.  
 In ROMless expanded mode, bits AE3 to AE0 are initialized to B'1101.  
 Address pins A0 to A7 are made address outputs by setting the corresponding bits to 1.



The initial bus mode after a reset is 16 bits, with 16-bit access to all areas. However, no 8-bit access is designated by the bus controller for all areas, the bus mode switches to 8 bits.

### **3.3.2 Mode 5**

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is accessible.

Ports 1, A, B, and C, function as an address bus, ports D and E function as a data bus, port F carries bus control signals.

The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. However, no 16-bit access is designated by the bus controller for any area, the bus mode switches to 16 bits. Port E becomes a data bus.

### **3.3.3 Mode 6**

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is accessible.

Ports 1, A, B, and C, function as input port pins immediately after a reset. Address output is performed by setting the corresponding DDR (data direction register) bits to 1.

Port D function as a data bus, and part of port F carries data bus signals.

The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. However, no 16-bit access is designated by the bus controller for any area, the bus mode switches to 16 bits. Port E becomes a data bus.

### **3.3.4 Mode 7**

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is accessible but external addresses cannot be accessed.

Port		Mode 4	Mode 5	Mode 6	Mode 7
Port 1	P10	A	A	P*/A	P
	P11 to P13	P*/A	P*/A	P*/A	P
Port A	PA4 to PA0	A	A	P*/A	P
Port B		A	A	P*/A	P
Port C		A	A	P*/A	P
Port D		D	D	D	P
Port E		P/D*	P*/D	P*/D	P
Port F	PF7	P/C*	P/C*	P/C*	P*/C
	PF6 to PF4	C	C	C	P
	PF3	P/C*	P*/C	P*/C	
	PF2 to PF0	P*/C	P*/C	P*/C	

Legend:

P: I/O port

A: Address bus output

D: Data bus I/O

C: Control signals, clock I/O


Note: \* After reset

### 3.5 Address Map in Each Operating Mode


An address map of the H8S/2623 and H8S/2626 is shown in figure 3.1, and an address map of the H8S/2622, and H8S/2625 in figure 3.2, and an address map of the H8S/2621 and H8S/2624 in figure 3.3.

The address space is 16 Mbytes in modes 4 to 7 (advanced modes).


The address space is divided into eight areas for modes 4 to 7. For details, see section 7.7.1.1 H8S/2621-2626 Controller.



**Figure 3.1 Memory Map in Each Operating Mode in the H8S/2623 and H8S/2624**



**Figure 3.2 Memory Map in Each Operating Mode in the H8S/2622 and H8S**



**Figure 3.3 Memory Map in Each Operating Mode in the H8S/2621 and H8S/2622**



Exception handling is prioritized as shown in table 4.1. If two or more exceptions occur simultaneously, they are accepted and processed in order of priority. Trap instruction exceptions are accepted at all times, in the program execution state.

Exception handling sources, the stack structure, and the operation of the CPU vary depending on the interrupt control mode set by the INTM0 and INTM1 bits of SYSCR.

**Table 4.1 Exception Types and Priority**

Priority	Exception Type	Start of Exception Handling
High ↑	Reset	Starts immediately after a low-to-high transition at the $\bar{RST}$ pin when the watchdog timer overflows. The CPU enters the program execution state when the $\overline{RES}$ pin is low.
	Trace <sup>*1</sup>	Starts when execution of the current instruction or exception handling ends, if the trace (T) bit is set to 1
	Direct transition	Starts when a direction transition occurs as the result of instruction execution.
	Interrupt	Starts when execution of the current instruction or exception handling ends, if an interrupt request has been issued <sup>*</sup>
Low ↓	Trap instruction (TRAPA) <sup>*3</sup>	Started by execution of a trap instruction (TRAPA)

- Notes:
1. Traces are enabled only in interrupt control mode 2. Trace exception handling starts after execution of an RTE instruction.
  2. Interrupt detection is not performed on completion of ANDC, ORC, XORC, instruction execution, or on completion of reset exception handling.
  3. Trap instruction exception handling requests are accepted at all times in program execution state.


starts from that address.

For a reset exception, steps 2 and 3 above are carried out.

### 4.1.3 Exception Vector Table

The exception sources are classified as shown in figure 4.1. Different vector addresses assigned to different exception sources.

Table 4.2 lists the exception sources and their vector addresses.



**Figure 4.1 Exception Sources**



		4	H'0010 to H'0013
Trace		5	H'0014 to H'0017
Direct transitions <sup>*4</sup> (H8S/2626 only)		6	H'0018 to H'001B
External interrupt	NMI	7	H'001C to H'001F
Trap instruction (4 sources)		8	H'0020 to H'0023
		9	H'0024 to H'0027
		10	H'0028 to H'002B
		11	H'002C to H'002F
		12	H'0030 to H'0033
Reserved		13	H'0034 to H'0037
		14	H'0038 to H'003B
		15	H'003C to H'003F
		16	H'0040 to H'0043
External interrupt	IRQ0	16	H'0040 to H'0043
	IRQ1	17	H'0044 to H'0047
	IRQ2	18	H'0048 to H'004B
	IRQ3	19	H'004C to H'004F
	IRQ4	20	H'0050 to H'0053
	IRQ5	21	H'0054 to H'0057
Reserved		22	H'0058 to H'005B
		23	H'005C to H'005F
Internal interrupt <sup>*2</sup>		24	H'0060 to H'0063
		127	H'01FC to H'01FF

- Notes:
1. Lower 16 bits of the address.
  2. For details of internal interrupt vectors, see section 5.3.3, Interrupt Exception Vector Table.
  3. Not available in the H8S/2626 Group or H8S/2623 Group.
  4. See section 21B.11, Direct Transitions, for details.

supporting modules. Immediately after a reset, interrupt control mode 0 is set.

Reset exception handling begins when the  $\overline{\text{RES}}$  pin changes from low to high.

The chip can also be reset by overflow of the watchdog timer. For details see section 12 Watchdog Timer.

#### 4.2.2 Reset Sequence


The chip enters the reset state when the  $\overline{\text{RES}}$  pin goes low.

To ensure that the chip is reset, hold the  $\overline{\text{RES}}$  pin low for at least 20 ms at power-up. To chip during operation, hold the  $\overline{\text{RES}}$  pin low for at least 20 states.

When the  $\overline{\text{RES}}$  pin goes high after being held low for the necessary time, the chip starts exception handling as follows:

1. The internal state of the CPU and the registers of the on-chip supporting modules are initialized, the T bit is cleared to 0 in EXR, and the I bit is set to 1 in EXR and CCR.
2. The reset exception handling vector address is read and transferred to the PC, and program execution starts from the address indicated by the PC.


Figures 4.2 and 4.3 show examples of the reset sequence.



- (1) (3) Reset exception handling vector address (when reset, (1) = H'000000, (3) = H'000000)
- (2) (4) Start address (contents of reset exception handling vector address)
- (5) Start address ((5) = (2) (4))
- (6) First program instruction

Note: \* Three program wait states are inserted.

**Figure 4.2 Reset Sequence (Modes 4 and 5)**



**Figure 4.3 Reset Sequence (Modes 6 and 7)**

### 4.2.3 Interrupts after Reset

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, the CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupts including NMI, are disabled immediately after a reset. Since the first instruction of a program is always executed immediately after the reset state ends, make sure that this instruction initializes the stack pointer (example: `MOV.L #xx: 32, SP`).

### 4.2.4 State of On-Chip Supporting Modules after Reset Release

After reset release, MSTPCRA to MSTPCRC are initialized to H'3F, H'FF, and H'FF, respectively, and all modules except the DTC enter module stop mode. Consequently, on-chip supporting

If the T bit in EXR is set to 1, trace mode is activated. In trace mode, a trace exception occurs at the completion of each instruction.

Trace mode is canceled by clearing the T bit in EXR to 0. It is not affected by interrupt.

Table 4.3 shows the state of CCR and EXR after execution of trace exception handling.

Interrupts are accepted even within the trace exception handling routine.

The T bit saved on the stack retains its value of 1, and when control is returned from the trace exception handling routine by the RTE instruction, trace mode resumes.

Trace exception handling is not carried out after execution of the RTE instruction.

**Table 4.3 Status of CCR and EXR after Trace Exception Handling**

Interrupt Control Mode	CCR		EXR	
	I	UI	I2 to I0	
0	Trace exception handling cannot be used			
2	1	—	—	

Legend:

1: Set to 1


0: Cleared to 0

—: Retains value prior to execution.

interrupt source has a separate vector address.

NMI is the highest-priority interrupt. Interrupts are controlled by the interrupt controller. The interrupt controller has two interrupt control modes and can assign interrupts other than the eight priority/mask levels to enable multiplexed interrupt control.

For details of interrupts, see section 5, Interrupt Controller.



**Figure 4.4 Interrupt Sources and Number of Interrupts**

**Table 4.4 Status of CCR and EXR after Trap Instruction Exception Handling**


Interrupt Control Mode	CCR		EXR	
	I	UI	I2 to I0	
0	1	—	—	
2	1	—	—	

Legend:


1: Set to 1

0: Cleared to 0

—: Retains value prior to execution.



**Figure 4.5 (1) Stack Status after Exception Handling  
(Normal Modes: Not Available in the H8S/2626 Group or H8S/2623 Group)**




**Figure 4.5 (2) Stack Status after Exception Handling  
(Advanced Modes)**



Use the following instructions to restore registers:

```
POP.W    Rn    (or MOV.W @SP+, Rn)
POP.L    ERn   (or MOV.L @SP+, ERn)
```

Setting SP to an odd value may lead to a malfunction. Figure 4.6 shows an example of what happens when the SP value is odd.




**Figure 4.6 Operation when SP Value is Odd**



The interrupt controller has the following features:

- Two interrupt control modes
  - Any of two interrupt control modes can be set by means of the INTM1 and INTM0 bits of the system control register (SYSCR).
- Priorities settable with IPR
  - An interrupt priority register (IPR) is provided for setting interrupt priorities. Eight priority levels can be set for each module for all interrupts except NMI.
  - NMI is assigned the highest priority level of 8, and can be accepted at all times.
- Independent vector addresses
  - All interrupt sources are assigned independent vector addresses, making it unnecessary to identify the source to be identified in the interrupt handling routine.
- Seven external interrupts
  - NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or falling edge can be selected for NMI.
  - Falling edge, rising edge, or both edge detection, or level sensing, can be selected for the other six interrupts to IRQ0.
- DTC control
  - DTC activation is performed by means of interrupts.



**Figure 5.1 Block Diagram of Interrupt Controller**

### 5.1.4 Register Configuration

Table 5.2 summarizes the registers of the interrupt controller.

**Table 5.2 Interrupt Controller Registers**

Name	Abbreviation	R/W	Initial Value	Address
System control register	SYSCR	R/W	H'01	H'00000000
IRQ sense control register H	ISCRH	R/W	H'00	H'00000004
IRQ sense control register L	ISCR L	R/W	H'00	H'00000008
IRQ enable register	IER	R/W	H'00	H'0000000C
IRQ status register	ISR	R/(W) <sup>*2</sup>	H'00	H'00000010
Interrupt priority register A	IPRA	R/W	H'77	H'00000014
Interrupt priority register B	IPRB	R/W	H'77	H'00000018
Interrupt priority register C	IPRC	R/W	H'77	H'0000001C
Interrupt priority register D	IPRD	R/W	H'77	H'00000020
Interrupt priority register E	IPRE	R/W	H'77	H'00000024
Interrupt priority register F	IPRF	R/W	H'77	H'00000028
Interrupt priority register G	IPRG	R/W	H'77	H'0000002C
Interrupt priority register H	IPRH	R/W	H'77	H'00000030
Interrupt priority register I	IPRI	R/W	H'77	H'00000034
Interrupt priority register J	IPRJ	R/W	H'77	H'00000038
Interrupt priority register K	IPRK	R/W	H'77	H'0000003C
Interrupt priority register M	IPRM	R/W	H'77	H'00000040

- Notes: 1. Lower 16 bits of the address.  
2. Only 0 can be written, for flag clearing.



SYSCR is an 8-bit readable/writable register that selects the interrupt control mode, and the detected edge for NMI.

Only bits 5 to 3 are described here; for details of the other bits, see section 3.2.2, System Register (SYSCR).

SYSCR is initialized to H'01 by a reset and in hardware standby mode. SYSCR is not in software standby mode.

**Bits 5 and 4—Interrupt Control Mode 1 and 0 (INTM1, INTM0):** These bits select interrupt control modes for the interrupt controller.

Bit 5	Bit 4	Interrupt Control Mode	Description
INTM1	INTM0		
0	0	0	Interrupts are controlled by I bit
	1	—	Setting prohibited
1	0	2	Interrupts are controlled by bits I2 to I0, and IPR
	1	—	Setting prohibited

**Bit 3—NMI Edge Select (NMIEG):** Selects the input edge for the NMI pin.

Bit 3	Description
NMIEG	
0	Interrupt request generated at falling edge of NMI input
1	Interrupt request generated at rising edge of NMI input

interrupts other than NMI.

The correspondence between IPR settings and interrupt sources is shown in table 5.3.

The IPR registers set a priority (level 7 to 0) for each interrupt source other than NMI.

The IPR registers are initialized to H'77 by a reset and in hardware standby mode.

They are not initialized in software standby mode.

**Bits 7 and 3—Reserved:** These bits are always read as 0 and cannot be modified.

IPRD	WDT0	—*1
IPRE	PC break	A/D converter, WDT1*
IPRF	TPU channel 0	TPU channel 1
IPRG	TPU channel 2	TPU channel 3
IPRH	TPU channel 4	TPU channel 5
IPRI	—*1	—*1
IPRJ	—*1	SCI channel 0
IPRK	SCI channel 1	SCI channel 2
IPRM	HCAN	—*1

- Notes: 1. Reserved bits. These bits are always read as 1 and cannot be modified.  
2. Valid only in the H8S/2626 Group.

As shown in table 5.3, multiple interrupts are assigned to one IPR. Setting a value in the IPR registers from H'0 to H'7 in the 3-bit groups of bits 6 to 4 and 2 to 0 sets the priority of the corresponding interrupt. The lowest priority level, level 0, is assigned by setting H'0, and the highest priority level, level 7, by setting H'7.

When interrupt requests are generated, the highest-priority interrupt according to the priority levels set in the IPR registers is selected. This interrupt level is then compared with the mask level set by the interrupt mask bits (I2 to I0) in the extend register (EXR) in the CPU. If the priority level of the interrupt is higher than the set mask level, an interrupt request is sent to the CPU.



IRQ5 to IRQ0.

IER is initialized to H'00 by a reset and in hardware standby mode.

They are not initialized in software standby mode.

**Bits 7 and 6—Reserved:** Only 0 should be written to these bits.

**Bits 5 to 0—IRQ5 to IRQ0 Enable (IRQ7E to IRQ0E):** These bits select whether IRQ5 to IRQ0 are enabled or disabled.

**Bit n**

<b>IRQnE</b>	<b>Description</b>
0	IRQn interrupts disabled
1	IRQn interrupts enabled

## ISCR

Bit	:	7	6	5	4	3	2	1
		IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB
Initial value :		0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The ISCR registers are 16-bit readable/writable registers that select rising edge, falling both edge detection, or level sensing, for the input at pins  $\overline{\text{IRQ5}}$  to  $\overline{\text{IRQ0}}$ .

The ISCR registers are initialized to H'0000 by a reset and in hardware standby mode.

They are not initialized in software standby mode.

**Bits 15 to 12—Reserved:** Only 0 should be written to these bits.

**Bits 11 to 0:** IRQ7 Sense Control A and B (IRQ5SCA, IRQ5SCB) to IRQ0 Sense Control A and B (IRQ0SCA, IRQ0SCB)

### Bits 11 to 0

IRQ5SCB to IRQ0SCB	IRQ5SCA to IRQ0SCA	Description
0	0	Interrupt request generated at $\overline{\text{IRQ5}}$ to $\overline{\text{IRQ0}}$ input low level sensing (level)
	1	Interrupt request generated at falling edge of $\overline{\text{IRQ5}}$ to $\overline{\text{IRQ0}}$ input
1	0	Interrupt request generated at rising edge of $\overline{\text{IRQ5}}$ to $\overline{\text{IRQ0}}$ input
	1	Interrupt request generated at both falling and rising edge of $\overline{\text{IRQ5}}$ to $\overline{\text{IRQ0}}$ input

ISR is an 8-bit readable/writable register that indicates the status of IRQ5 to IRQ0 interrupt requests.

ISR is initialized to H'00 by a reset and in hardware standby mode.

They are not initialized in software standby mode.

**Bits 7 and 6—Reserved:** Only 0 should be written to these bits.

**Bits 5 to 0—IRQ5 to IRQ0 flags (IRQ5F to IRQ0F):** These bits indicate the status of IRQ5 to IRQ0 interrupt requests.

- edge detection is set (IRQnSCB = 1 or IRQnSCA = 1)
- When the DTC is activated by an IRQn interrupt, and the DISEL bit in MR1, the DTC is cleared to 0

---

1	[Setting conditions]
---	----------------------

- When  $\overline{\text{IRQn}}$  input goes low when low-level detection is set (IRQnSCB = 1, IRQnSCA = 0)
- When a falling edge occurs in  $\overline{\text{IRQn}}$  input when falling edge detection is set (IRQnSCB = 0, IRQnSCA = 1)
- When a rising edge occurs in  $\overline{\text{IRQn}}$  input when rising edge detection is set (IRQnSCB = 1, IRQnSCA = 0)
- When a falling or rising edge occurs in  $\overline{\text{IRQn}}$  input when both-edge detection is set (IRQnSCB = IRQnSCA = 1)

---

## 5.3 Interrupt Sources

Interrupt sources comprise external interrupts (NMI and IRQ5 to IRQ0) and internal interrupt sources: H8S/2626 Group, 47 sources: H8S/2623 Group).

### 5.3.1 External Interrupts


There are seven external interrupts: NMI and IRQ5 to IRQ0. These interrupts can be used to restore the H8S/2626 Group or H8S/2623 Group chip from software standby mode.

**NMI Interrupt:** NMI is the highest-priority interrupt, and is always accepted by the CPU regardless of the interrupt control mode or the status of the CPU interrupt mask bits. The NMIEN bit in SYSCR can be used to select whether an interrupt is requested at a rising edge or a falling edge on the NMI pin.

The vector number for NMI interrupt exception handling is 7.


by software.

A block diagram of interrupts IRQ5 to IRQ0 is shown in figure 5.2.



**Figure 5.2 Block Diagram of Interrupts IRQ5 to IRQ0**

Figure 5.3 shows the timing of setting IRQnF.



**Figure 5.3 Timing of Setting IRQnF**

The vector numbers for IRQ5 to IRQ0 interrupt exception handling are 21 to 16.

- For each on-chip supporting module there are flags that indicate the interrupt request and enable bits that select enabling or disabling of these interrupts. If both of these are set for a particular interrupt source, an interrupt request is issued to the interrupt controller.
- The interrupt priority level can be set by means of IPR.
- The DTC can be activated by a TPU, 8-bit timer, SCI, or other interrupt request. When the DTC is activated by an interrupt, the interrupt control mode and interrupt mask bits are affected.

### 5.3.3 Interrupt Exception Handling Vector Table

Table 5.4 shows interrupt exception handling sources, vector addresses, and interrupt priorities. For default priorities, the lower the vector number, the higher the priority.

Priorities among modules can be set by means of the IPR. The situation when two or more modules are set to the same priority, and priorities within a module, are fixed as shown in table 5.4.

IRQ1		17	H'0044	IPRA2 to 4
IRQ2		18	H'0048	IPRB6 to 4
IRQ3		19	H'004C	
IRQ4		20	H'0050	IPRB2 to 0
IRQ5		21	H'0054	
Reserved	—	22	H'0058	IPRC6 to 4
		23	H'005C	
SWDTEND (software activation interrupt end)	DTC	24	H'0060	IPRC2 to 0
WOVI0 (interval timer)	Watchdog timer 0	25	H'0064	IPRD6 to 4
Reserved	—	26	H'0068	IPRD2 to 0
PC break	PC break	27	H'006C	IPRE6 to 4
ADI (A/D conversion end)	A/D	28	H'0070	IPRE2 to 0
WOVI1 (interval timer) (H8S/2626 Group only)	Watchdog timer 1	29	H'0074	
Reserved	—	30	H'0078	
		31	H'007C	
TGI0A (TGR0A input capture/compare match)	TPU channel 0	32	H'0080	IPRF6 to 4
TGI0B (TGR0B input capture/compare match)		33	H'0084	
TGI0C (TGR0C input capture/compare match)		34	H'0088	
TGI0D (TGR0D input capture/compare match)		35	H'008C	
TCI0V (overflow 0)		36	H'0090	
Reserved	—	37	H'0094	
		38	H'0098	
		39	H'009C	

TC11V (overflow 1)		42	H'00A8	
TC11U (underflow 1)		43	H'00AC	
TGI2A (TGR2A input capture/ compare match)	TPU channel 2	44	H'00B0	IPRG6 to 4
TGI2B (TGR2B input capture/ compare match)		45	H'00B4	
TC12V (overflow 2)		46	H'00B8	
TC12U (underflow 2)		47	H'00BC	
TGI3A (TGR3A input capture/ compare match)	TPU channel 3	48	H'00C0	IPRG2 to 0
TGI3B (TGR3B input capture/ compare match)		49	H'00C4	
TGI3C (TGR3C input capture/ compare match)		50	H'00C8	
TGI3D (TGR3D input capture/ compare match)		51	H'00CC	
TC13V (overflow 3)		52	H'00D0	
Reserved	—	53	H'00D4	
		54	H'00D8	
		55	H'00DC	
TGI4A (TGR4A input capture/ compare match)	TPU channel 4	56	H'00E0	IPRH6 to 4
TGI4B (TGR4B input capture/ compare match)		57	H'00E4	
TC14V (overflow 4)		58	H'00E8	
TC14U (underflow 4)		59	H'00EC	



TC15V (overflow 5)		62	H'00F8	
TC15U (underflow 5)		63	H'00FC	
Reserved	—	64	H'0100	IPRI6 to 4
		65	H'0104	
		66	H'0108	
		67	H'010C	
		68	H'0110	IPRI2 to 0
		69	H'0114	
		70	H'0118	
		71	H'011C	
		72	H'0120	IPRJ6 to 4
		73	H'0124	
		74	H'0128	
75	H'012C			
76	H'0130			
		77	H'0134	
		78	H'0138	
		79	H'013C	
ERI0 (receive error 0)	SCI channel 0	80	H'0140	IPRJ2 to 0
RX10 (reception completed 0)		81	H'0144	
TX10 (transmit data empty 0)		82	H'0148	
TE10 (transmission end 0)		83	H'014C	
ERI1 (receive error 1)	SCI channel 1	84	H'0150	IPRK6 to 4
RX11 (reception completed 1)		85	H'0154	
TX11 (transmit data empty 1)		86	H'0158	
TE11 (transmission end 1)		87	H'015C	
ERI2 (receive error 2)	SCI channel 2	88	H'0160	IPRK2 to 0
RX12 (reception completed 2)		89	H'0164	
TX12 (transmit data empty 2)		90	H'0168	
TE12 (transmission end 2)		91	H'016C	

Note: \* Lower 16 bits of the start address.

## 5.4 Interrupt Operation

### 5.4.1 Interrupt Control Modes and Interrupt Operation


Interrupt operations in the H8S/2626 Group and H8S/2623 Group differ depending on the interrupt control mode.

NMI interrupts are accepted at all times except in the reset state and the hardware standstill state. In the case of IRQ interrupts and on-chip supporting module interrupts, an enable bit is provided for each interrupt. Clearing an enable bit to 0 disables the corresponding interrupt request. Interrupt sources for which the enable bits are set to 1 are controlled by the interrupt controller.

Table 5.5 shows the interrupt control modes.

The interrupt controller performs interrupt control according to the interrupt control mode, the INTM1 and INTM0 bits in SYSCR, the priorities set in IPR, and the masking state set by the I and UI bits in the CPU's CCR, and bits I2 to I0 in EXR.

Figure 5.4 shows a block diagram of the priority decision circuit.



**Figure 5.4 Block Diagram of Interrupt Control Operation**

Interrupt Control Mode	I	Selected Interrupts
0	0	All interrupts
	1	NMI interrupts
2	*	All interrupts

## (2) 8-Level Control

In interrupt control mode 2, 8-level mask level determination is performed for the selected interrupts in interrupt acceptance control according to the interrupt priority level (IPR).

The interrupt source selected is the interrupt with the highest priority level, and whose mask level set in IPR is higher than the mask level.

**Table 5.7 Interrupts Selected in Each Interrupt Control Mode (2)**

Interrupt Control Mode	Selected Interrupts
0	All interrupts
2	Highest-priority-level (IPR) interrupt whose priority level is higher than the mask level (IPR > I2 to I0).

Interrupt sources with a lower priority than the accepted interrupt source are held pending.

Table 5.8 shows operations and control signal functions in each interrupt control mode.

**Table 5.8 Operations and Control Signal Functions in Each Interrupt Control Mode**

Interrupt Control Mode	Setting		Interrupt Acceptance Control		8-Level Control			Default Priority Determination
	INTM1	INTM0		I		I2 to I0	IPR	
0	0	0	○	IM	X	—	—*2	○
2	1	0	X	—*1	○	IM	PR	○


Legend:

- : Interrupt operation control performed
- X : No operation. (All interrupts enabled)
- IM : Used as interrupt mask bit
- PR: Sets priority.
- : Not used.

Notes: 1. Set to 1 when interrupt is accepted.  
 2. Keep the initial setting.




- [1] If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, interrupt request is sent to the interrupt controller.
- [2] The I bit is then referenced. If the I bit is cleared to 0, the interrupt request is accepted. If the I bit is set to 1, only an NMI interrupt is accepted, and other interrupt requests are held pending.
- [3] Interrupt requests are sent to the interrupt controller, the highest-ranked interrupt according to the priority system is accepted, and other interrupt requests are held pending.
- [4] When an interrupt request is accepted, interrupt exception handling starts after execution of the current instruction has been completed.
- [5] The PC and CCR are saved to the stack area by interrupt exception handling. The PC value on the stack shows the address of the first instruction to be executed after returning from interrupt handling routine.
- [6] Next, the I bit in CCR is set to 1. This masks all interrupts except NMI.
- [7] A vector address is generated for the accepted interrupt, and execution of the interrupt handling routine starts at the address indicated by the contents of that vector address.




**Figure 5.5 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0**

- [2] When interrupt requests are sent to the interrupt controller, the interrupt with the highest priority according to the interrupt priority levels set in IPR is selected, and lower-priority interrupt requests are held pending. If a number of interrupt requests with the same priority are generated at the same time, the interrupt request with the highest priority according to the priority system shown in table 5.4 is selected.
- [3] Next, the priority of the selected interrupt request is compared with the interrupt mask level in EXR. An interrupt request with a priority no higher than the mask level set at that time is held pending, and only an interrupt request with a priority higher than the interrupt mask level is accepted.
- [4] When an interrupt request is accepted, interrupt exception handling starts after execution of the current instruction has been completed.
- [5] The PC, CCR, and EXR are saved to the stack area by interrupt exception handling. The address saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- [6] The T bit in EXR is cleared to 0. The interrupt mask level is rewritten with the priority of the accepted interrupt.  
If the accepted interrupt is NMI, the interrupt mask level is set to H'7.
- [7] A vector address is generated for the accepted interrupt, and execution of the interrupt handling routine starts at the address indicated by the contents of that vector address.





**Figure 5.6 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 2**



**Figure 5.7 Interrupt Exception Handling**

**Table 5.9 Interrupt Response Times**

No.	Execution Status	Normal Mode <sup>*5</sup>		Advance
		INTM1 = 0	INTM1 = 1	INTM1 = 0
1	Interrupt priority determination <sup>*1</sup>	3	3	3
2	Number of wait states until executing instruction ends <sup>*2</sup>	1 to (19+2·S <sub>i</sub> )	1 to (19+2·S <sub>i</sub> )	1 to (19+2·S <sub>i</sub> )
3	PC, CCR, EXR stack save	2·S <sub>K</sub>	3·S <sub>K</sub>	2·S <sub>K</sub>
4	Vector fetch	S <sub>i</sub>	S <sub>i</sub>	2·S <sub>i</sub>
5	Instruction fetch <sup>*3</sup>	2·S <sub>i</sub>	2·S <sub>i</sub>	2·S <sub>i</sub>
6	Internal processing <sup>*4</sup>	2	2	2
Total (using on-chip memory)		11 to 31	12 to 32	12 to 32

- Notes:
1. Two states in case of internal interrupt.
  2. Refers to MULXS and DIVXS instructions.
  3. Prefetch after interrupt acceptance and interrupt handling routine prefetch.
  4. Internal processing after interrupt acceptance and internal processing after
  5. Not available in the H8S/2626 Group or H8S/2623 Group.

Branch address read	$S_j$
Stack manipulation	$S_k$

---

Legend:

m: Number of wait states in an external device access.

## 5.5 Usage Notes


### 5.5.1 Contention between Interrupt Generation and Disabling

When an interrupt enable bit is cleared to 0 to disable interrupts, the disabling becomes effective after execution of the instruction.

In other words, when an interrupt enable bit is cleared to 0 by an instruction such as BC MOV, if an interrupt is generated during execution of the instruction, the interrupt condition will still be enabled on completion of the instruction, and so interrupt exception handling for that interrupt will be executed on completion of the instruction. However, if there is an interrupt request of higher priority than that interrupt, interrupt exception handling will be executed for the higher-priority interrupt, and the lower-priority interrupt will be ignored.

The same also applies when an interrupt source flag is cleared to 0.

Figure 5.8 shows an example in which the TCIEV bit in the TPU's TIER0 register is cleared.



**Figure 5.8 Contention between Interrupt Generation and Disabling**

The above contention will not occur if an enable bit or interrupt source flag is cleared after the interrupt is masked.

### 5.5.2 Instructions that Disable Interrupts

Instructions that disable interrupts are LDC, ANDC, ORC, and XORC. After any of these instructions is executed, all interrupts including NMI are disabled and the next instruction is always executed. When the I bit is set by one of these instructions, the new value becomes two states after execution of the instruction ends.

### 5.5.3 Times when Interrupts are Disabled

There are times when interrupt acceptance is disabled by the interrupt controller.

The interrupt controller disables interrupt acceptance for a 3-state period after the CPU updates the mask level with an LDC, ANDC, ORC, or XORC instruction.

case is the address of the next instruction.

Therefore, if an interrupt is generated during execution of an EEPMOV.W instruction, following coding should be used.

```
L1:   EEPMOV.W
      MOV.W   R4,R4
      BNE    L1
```


## 5.6 DTC Activation by Interrupt

### 5.6.1 Overview

The DTC can be activated by an interrupt. In this case, the following options are available.

- Interrupt request to CPU
- Activation request to DTC
- Selection of a number of the above

For details of interrupt requests that can be used with to activate the DTC, see section 8 Transfer Controller (DTC).



**Figure 5.9 Interrupt Control for DTC**

### 5.6.3 Operation

The interrupt controller has three main functions in DTC control.

#### (1) Selection of Interrupt Source

Interrupt sources can be specified as DTC activation requests or CPU interrupt requests of the DTCE bit of DTCERA to DTCERG in the DTC.

After a DTC data transfer, the DTCE bit can be cleared to 0 and an interrupt request sent to the CPU in accordance with the specification of the DISEL bit of MRB in the DTC.

When the DTC has performed the specified number of data transfers and the transfer count is zero, the DTCE bit is cleared to 0 and an interrupt request is sent to the CPU after the transfer.

data transfer is performed first, followed by CPU interrupt exception handling.

Table 5.11 summarizes interrupt source selection and interrupt source clearance control to the settings of the DTCE bit of DTCERA to DTCERG in the DTC, and the DISEL bit in the DTC.

**Table 5.11 Interrupt Source Selection and Clearing Control**

Settings		Interrupt Source Selection/Clearing Control	
DTC		Interrupt Source Selection/Clearing Control	
DTCE	DISEL	DTC	CPU
0	*	X	Δ
1	0	Δ	X
	1	O	Δ

Legend:

Δ: The relevant interrupt is used. Interrupt source clearing is performed.  
(The CPU should clear the source flag in the interrupt handling routine.)

O: The relevant interrupt is used. The interrupt source is not cleared.

X: The relevant bit cannot be used.

\* : Don't care

#### (4) Notes on Use


SCI and A/D converter interrupt sources are cleared when the DTC reads or writes to the prescribed register.



### 6.1.1 Features

The PC break controller has the following features:

- Two break channels (A and B)
- The following can be set as break compare conditions:
  - 24 address bits
    - Bit masking possible
  - Bus cycle
    - Instruction fetch
    - Data access: data read, data write, data read/write
  - Bus master
    - Either CPU or CPU/DTC can be selected
- The timing of PC break exception handling after the occurrence of a break condition follows:
  - Immediately before execution of the instruction fetched at the set address (instruction fetch)
  - Immediately after execution of the instruction that accesses data at the set address (data access)
- Module stop mode can be set
  - The initial setting is for PBC operation to be halted. Register access is enabled in module stop mode.



**Figure 6.1 Block Diagram of PC Break Controller**

Break address register A	BARA	R/W	H'000000	Retained
Break address register B	BARB	R/W	H'000000	Retained
Break control register A	BCRA	R/(W)*2	H'00	Retained
Break control register B	BCRB	R/(W)*2	H'00	Retained
Module stop control register C	MSTPCRC	R/W	H'FF	Retained

- Notes:
1. Lower 16 bits of the address.
  2. Only 0 can be written, for flag clearing.
  3. Not available in the H8S/2626 Group or H8S/2623 Group.

## 6.2 Register Descriptions

### 6.2.1 Break Address Register A (BARA)

Bit	31	...	24	23	22	21	20	19	18	17	16	...	7	6	5	4	3	2
	—	...	—	BAA23	BAA22	BAA21	BAA20	BAA19	BAA18	BAA17	BAA16	...	BAA7	BAA6	BAA5	BAA4	BAA3	BAA2
Initial value	Unde- fined	...	Unde- fined	0	0	0	0	0	0	0	0	...	0	0	0	0	0	0
R/W	—	...	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	...	R/W	R/W	R/W	R/W	R/W	R/W

BARA is a 32-bit readable/writable register that specifies the channel A break address.

BAA23 to BAA0 are initialized to H'000000 by a reset and in hardware standby mode.

**Bits 31 to 24—Reserved:** These bits return an undefined value if read, and cannot be written.

**Bits 23 to 0—Break Address A23 to A0 (BAA23 to BAA0):** These bits hold the channel A break address.

	CMFA	CDA	BAMRA2	BAMRA1	BAMRA0	CSELAT	CSELA0
Initial value	0	0	0	0	0	0	0
R/W	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W

Note: \* Only 0 can be written, for flag clearing.

BCRA is an 8-bit readable/writable register that controls channel A PC breaks. BCRA (1) specifies the break condition bus master, (2) specifies bits subject to address comparison masking, (3) specifies whether the break condition is applied to an instruction fetch or a data access, and (4) contains a condition match flag.

BCRA is initialized to H'00 by a reset and in hardware standby mode.

**Bit 7—Condition Match Flag A (CMFA):** Set to 1 when a break condition set for channel A is satisfied. This flag is not cleared to 0.

#### Bit 7

CMFA	Description
0	[Clearing condition] When 0 is written to CMFA after reading CMFA = 1 (In
1	[Setting condition] When a condition set for channel A is satisfied

**Bit 6—CPU Cycle/DTC Cycle Select A (CDA):** Selects the channel A break condition bus master.

#### Bit 6

CDA	Description
0	PC break is performed when CPU is bus master (In
1	PC break is performed when CPU or DTC is bus master

			conditions
	1	0	BAA1–0 (lower 2 bits) are masked, and not included conditions
		1	BAA2–0 (lower 3 bits) are masked, and not included conditions
1	0	0	BAA3–0 (lower 4 bits) are masked, and not included conditions
		1	BAA7–0 (lower 8 bits) are masked, and not included conditions
	1	0	BAA11–0 (lower 12 bits) are masked, and not included conditions
		1	BAA15–0 (lower 16 bits) are masked, and not included conditions

**Bits 2 and 1—Break Condition Select A (CSELA1, CSELA0):** These bits select an instruction fetch, data read, data write, or data read/write cycle as the channel A break condition.

<b>Bit 2</b>		<b>Bit 1</b>		<b>Description</b>
<b>CSELA1</b>		<b>CSELA0</b>		
0		0		Instruction fetch is used as break condition
		1		Data read cycle is used as break condition
1		0		Data write cycle is used as break condition
		1		Data read/write cycle is used as break condition

## 6.2.4 Break Control Register B (BCRB)

BCRB is the channel B break control register. The bit configuration is the same as for I

## 6.2.5 Module Stop Control Register C (MSTPCRC)

Bit	7	6	5	4	3	2	1
	MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1
Initial value	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MSTPCRC is an 8-bit readable/writable register that performs module stop mode contr

When the MSTPC4 bit is set to 1, PC break controller operation is stopped at the end of cycle, and module stop mode is entered. Register read/write accesses are not possible in stop mode. For details, see sections 21A.5, 21B.5, Module Stop Mode.

MSTPCRC is initialized to H'FF by a power on reset and in hardware standby mode. It is initialized in software standby mode.

**Bit 4—Module Stop (MSTPC4):** Specifies the PC break controller module stop mode

### Bit 4

MSTPC4	Description
0	PC break controller module stop mode is cleared
1	PC break controller module stop mode is set (In

(1) Initial settings

- Set the break address in BARA. For a PC break caused by an instruction fetch, address of the first instruction byte as the break address.
- Set the break conditions in BCRA.
  - BCRA bit 6 (CDA):** With a PC break caused by an instruction fetch, the bus number to be the CPU. Set 0 to select the CPU.
  - BCRA bits 5–3 (BAMA2–0):** Set the address bits to be masked.
  - BCRA bits 2, 1 (CSELA1, 0):** Set 00 to specify an instruction fetch as the break condition.
  - BCRA bit 0 (BIEA):** Set to 1 to enable break interrupts.

(2) Satisfaction of break condition

- When the instruction at the set address is fetched, a PC break request is generated immediately before execution of the fetched instruction, and the condition match flag (CMFA) is set.

(3) Interrupt handling

- After priority determination by the interrupt controller, PC break interrupt execution handling is started.

**BCRA bit 0 (CDA):** Select the bus master.

**BCRA bits 5–3 (BAMA2–0):** Set the address bits to be masked.

**BCRA bits 2, 1 (CSELA1, 0):** Set 01, 10, or 11 to specify data access as the break condition.

**BCRA bit 0 (BIEA):** Set to 1 to enable break interrupts.

(2) Satisfaction of break condition

- After execution of the instruction that performs a data access on the set address, request is generated and the condition match flag (CMFA) is set.

(3) Interrupt handling

- After priority determination by the interrupt controller, PC break interrupt exception handling is started.

### 6.3.3 Notes on PC Break Interrupt Handling

(1) The PC break interrupt is shared by channels A and B. The channel from which the interrupt was issued must be determined by the interrupt handler.

(2) The CMFA and CMFB flags are not cleared to 0, so 0 must be written to CMFA or CMFB after first reading the flag while it is set to 1. If the flag is left set to 1, another interrupt is requested after interrupt handling ends.

(3) A PC break interrupt generated when the DTC is the bus master is accepted after the DTC has been transferred to the CPU by the bus controller.



mode, and PC break interrupt handling is executed. After execution of PC break interrupt handling, the instruction at the address after the SLEEP instruction is executed (figure 6.2 (A)).

- (2) When the SLEEP instruction causes a transition from high-speed (medium-speed) mode to subactive mode:


After execution of the SLEEP instruction, a transition is made to subactive mode via direct transition exception handling. After the transition, PC break interrupt handling is executed, then the instruction at the address after the SLEEP instruction is executed (figure 6.2 (B)). (Supported only in the H8S/2626 Group).

- (3) When the SLEEP instruction causes a transition from subactive mode to high-speed (medium-speed) mode:

After execution of the SLEEP instruction, and following the clock oscillation settling time, a transition is made to high-speed (medium-speed) mode via direct transition exception handling. After the transition, PC break interrupt handling is executed, then the instruction at the address after the SLEEP instruction is executed (figure 6.2 (C)). (Supported only in the H8S/2626 Group).

- (4) When the SLEEP instruction causes a transition to software standby mode or watchdog timer mode:

After execution of the SLEEP instruction, a transition is made to the respective mode. PC break interrupt handling is not executed. However, the CMFA or CMFB flag is set (figure 6.2 (D)).



**Figure 6.2 Operation in Power-Down Mode Transitions**

### 6.3.5 PC Break Operation in Continuous Data Transfer

If a PC break interrupt is generated when the following operations are being performed, handling is executed on completion of the specified transfer.

- (1) When a PC break interrupt is generated at the transfer address of an EEPMOV.B instruction:  
PC break exception handling is executed after all data transfers have been completed. EEPMOV.B instruction has ended.
- (2) When a PC break interrupt is generated at a DTC transfer address:  
PC break exception handling is executed after the DTC has completed the specified data transfers, or after data for which the DISEL bit is set to 1 has been transferred.

(2) When break interruption by instruction fetch is set, the set address indicates on-chip ROM or RAM space, and that address is used for data access, the instruction that executes the set instruction is one state later than in normal operation.

(3) When break interruption by instruction fetch is set and a break interrupt is generated, the executing instruction immediately preceding the set instruction has one of the addressing modes shown below, and that address indicates on-chip ROM or RAM, and that address is used for data access, the instruction will be one state later than in normal operation.

@ERn, @(d:16,ERn), @(d:32,ERn), @-ERn/ERn+, @aa:8, @aa:24, @aa:32, @aa:48, @aa:64, @aa:80, @aa:96, @aa:112, @aa:128, @aa:144, @aa:160, @aa:176, @aa:192, @aa:208, @aa:224, @aa:240, @aa:256, @aa:272, @aa:288, @aa:304, @aa:320, @aa:336, @aa:352, @aa:368, @aa:384, @aa:400, @aa:416, @aa:432, @aa:448, @aa:464, @aa:480, @aa:496, @aa:512, @aa:528, @aa:544, @aa:560, @aa:576, @aa:592, @aa:608, @aa:624, @aa:640, @aa:656, @aa:672, @aa:688, @aa:704, @aa:720, @aa:736, @aa:752, @aa:768, @aa:784, @aa:800, @aa:816, @aa:832, @aa:848, @aa:864, @aa:880, @aa:896, @aa:912, @aa:928, @aa:944, @aa:960, @aa:976, @aa:992, @aa:1008, @aa:1024, @aa:1040, @aa:1056, @aa:1072, @aa:1088, @aa:1104, @aa:1120, @aa:1136, @aa:1152, @aa:1168, @aa:1184, @aa:1200, @aa:1216, @aa:1232, @aa:1248, @aa:1264, @aa:1280, @aa:1296, @aa:1312, @aa:1328, @aa:1344, @aa:1360, @aa:1376, @aa:1392, @aa:1408, @aa:1424, @aa:1440, @aa:1456, @aa:1472, @aa:1488, @aa:1504, @aa:1520, @aa:1536, @aa:1552, @aa:1568, @aa:1584, @aa:1600, @aa:1616, @aa:1632, @aa:1648, @aa:1664, @aa:1680, @aa:1696, @aa:1712, @aa:1728, @aa:1744, @aa:1760, @aa:1776, @aa:1792, @aa:1808, @aa:1824, @aa:1840, @aa:1856, @aa:1872, @aa:1888, @aa:1904, @aa:1920, @aa:1936, @aa:1952, @aa:1968, @aa:1984, @aa:2000, @aa:2016, @aa:2032, @aa:2048, @aa:2064, @aa:2080, @aa:2096, @aa:2112, @aa:2128, @aa:2144, @aa:2160, @aa:2176, @aa:2192, @aa:2208, @aa:2224, @aa:2240, @aa:2256, @aa:2272, @aa:2288, @aa:2304, @aa:2320, @aa:2336, @aa:2352, @aa:2368, @aa:2384, @aa:2400, @aa:2416, @aa:2432, @aa:2448, @aa:2464, @aa:2480, @aa:2496, @aa:2512, @aa:2528, @aa:2544, @aa:2560, @aa:2576, @aa:2592, @aa:2608, @aa:2624, @aa:2640, @aa:2656, @aa:2672, @aa:2688, @aa:2704, @aa:2720, @aa:2736, @aa:2752, @aa:2768, @aa:2784, @aa:2800, @aa:2816, @aa:2832, @aa:2848, @aa:2864, @aa:2880, @aa:2896, @aa:2912, @aa:2928, @aa:2944, @aa:2960, @aa:2976, @aa:2992, @aa:3008, @aa:3024, @aa:3040, @aa:3056, @aa:3072, @aa:3088, @aa:3104, @aa:3120, @aa:3136, @aa:3152, @aa:3168, @aa:3184, @aa:3200, @aa:3216, @aa:3232, @aa:3248, @aa:3264, @aa:3280, @aa:3296, @aa:3312, @aa:3328, @aa:3344, @aa:3360, @aa:3376, @aa:3392, @aa:3408, @aa:3424, @aa:3440, @aa:3456, @aa:3472, @aa:3488, @aa:3504, @aa:3520, @aa:3536, @aa:3552, @aa:3568, @aa:3584, @aa:3600, @aa:3616, @aa:3632, @aa:3648, @aa:3664, @aa:3680, @aa:3696, @aa:3712, @aa:3728, @aa:3744, @aa:3760, @aa:3776, @aa:3792, @aa:3808, @aa:3824, @aa:3840, @aa:3856, @aa:3872, @aa:3888, @aa:3904, @aa:3920, @aa:3936, @aa:3952, @aa:3968, @aa:3984, @aa:4000, @aa:4016, @aa:4032, @aa:4048, @aa:4064, @aa:4080, @aa:4096, @aa:4112, @aa:4128, @aa:4144, @aa:4160, @aa:4176, @aa:4192, @aa:4208, @aa:4224, @aa:4240, @aa:4256, @aa:4272, @aa:4288, @aa:4304, @aa:4320, @aa:4336, @aa:4352, @aa:4368, @aa:4384, @aa:4400, @aa:4416, @aa:4432, @aa:4448, @aa:4464, @aa:4480, @aa:4496, @aa:4512, @aa:4528, @aa:4544, @aa:4560, @aa:4576, @aa:4592, @aa:4608, @aa:4624, @aa:4640, @aa:4656, @aa:4672, @aa:4688, @aa:4704, @aa:4720, @aa:4736, @aa:4752, @aa:4768, @aa:4784, @aa:4800, @aa:4816, @aa:4832, @aa:4848, @aa:4864, @aa:4880, @aa:4896, @aa:4912, @aa:4928, @aa:4944, @aa:4960, @aa:4976, @aa:4992, @aa:5008, @aa:5024, @aa:5040, @aa:5056, @aa:5072, @aa:5088, @aa:5104, @aa:5120, @aa:5136, @aa:5152, @aa:5168, @aa:5184, @aa:5200, @aa:5216, @aa:5232, @aa:5248, @aa:5264, @aa:5280, @aa:5296, @aa:5312, @aa:5328, @aa:5344, @aa:5360, @aa:5376, @aa:5392, @aa:5408, @aa:5424, @aa:5440, @aa:5456, @aa:5472, @aa:5488, @aa:5504, @aa:5520, @aa:5536, @aa:5552, @aa:5568, @aa:5584, @aa:5600, @aa:5616, @aa:5632, @aa:5648, @aa:5664, @aa:5680, @aa:5696, @aa:5712, @aa:5728, @aa:5744, @aa:5760, @aa:5776, @aa:5792, @aa:5808, @aa:5824, @aa:5840, @aa:5856, @aa:5872, @aa:5888, @aa:5904, @aa:5920, @aa:5936, @aa:5952, @aa:5968, @aa:5984, @aa:6000, @aa:6016, @aa:6032, @aa:6048, @aa:6064, @aa:6080, @aa:6096, @aa:6112, @aa:6128, @aa:6144, @aa:6160, @aa:6176, @aa:6192, @aa:6208, @aa:6224, @aa:6240, @aa:6256, @aa:6272, @aa:6288, @aa:6304, @aa:6320, @aa:6336, @aa:6352, @aa:6368, @aa:6384, @aa:6400, @aa:6416, @aa:6432, @aa:6448, @aa:6464, @aa:6480, @aa:6496, @aa:6512, @aa:6528, @aa:6544, @aa:6560, @aa:6576, @aa:6592, @aa:6608, @aa:6624, @aa:6640, @aa:6656, @aa:6672, @aa:6688, @aa:6704, @aa:6720, @aa:6736, @aa:6752, @aa:6768, @aa:6784, @aa:6800, @aa:6816, @aa:6832, @aa:6848, @aa:6864, @aa:6880, @aa:6896, @aa:6912, @aa:6928, @aa:6944, @aa:6960, @aa:6976, @aa:6992, @aa:7008, @aa:7024, @aa:7040, @aa:7056, @aa:7072, @aa:7088, @aa:7104, @aa:7120, @aa:7136, @aa:7152, @aa:7168, @aa:7184, @aa:7200, @aa:7216, @aa:7232, @aa:7248, @aa:7264, @aa:7280, @aa:7296, @aa:7312, @aa:7328, @aa:7344, @aa:7360, @aa:7376, @aa:7392, @aa:7408, @aa:7424, @aa:7440, @aa:7456, @aa:7472, @aa:7488, @aa:7504, @aa:7520, @aa:7536, @aa:7552, @aa:7568, @aa:7584, @aa:7600, @aa:7616, @aa:7632, @aa:7648, @aa:7664, @aa:7680, @aa:7696, @aa:7712, @aa:7728, @aa:7744, @aa:7760, @aa:7776, @aa:7792, @aa:7808, @aa:7824, @aa:7840, @aa:7856, @aa:7872, @aa:7888, @aa:7904, @aa:7920, @aa:7936, @aa:7952, @aa:7968, @aa:7984, @aa:8000, @aa:8016, @aa:8032, @aa:8048, @aa:8064, @aa:8080, @aa:8096, @aa:8112, @aa:8128, @aa:8144, @aa:8160, @aa:8176, @aa:8192, @aa:8208, @aa:8224, @aa:8240, @aa:8256, @aa:8272, @aa:8288, @aa:8304, @aa:8320, @aa:8336, @aa:8352, @aa:8368, @aa:8384, @aa:8400, @aa:8416, @aa:8432, @aa:8448, @aa:8464, @aa:8480, @aa:8496, @aa:8512, @aa:8528, @aa:8544, @aa:8560, @aa:8576, @aa:8592, @aa:8608, @aa:8624, @aa:8640, @aa:8656, @aa:8672, @aa:8688, @aa:8704, @aa:8720, @aa:8736, @aa:8752, @aa:8768, @aa:8784, @aa:8800, @aa:8816, @aa:8832, @aa:8848, @aa:8864, @aa:8880, @aa:8896, @aa:8912, @aa:8928, @aa:8944, @aa:8960, @aa:8976, @aa:8992, @aa:9008, @aa:9024, @aa:9040, @aa:9056, @aa:9072, @aa:9088, @aa:9104, @aa:9120, @aa:9136, @aa:9152, @aa:9168, @aa:9184, @aa:9200, @aa:9216, @aa:9232, @aa:9248, @aa:9264, @aa:9280, @aa:9296, @aa:9312, @aa:9328, @aa:9344, @aa:9360, @aa:9376, @aa:9392, @aa:9408, @aa:9424, @aa:9440, @aa:9456, @aa:9472, @aa:9488, @aa:9504, @aa:9520, @aa:9536, @aa:9552, @aa:9568, @aa:9584, @aa:9600, @aa:9616, @aa:9632, @aa:9648, @aa:9664, @aa:9680, @aa:9696, @aa:9712, @aa:9728, @aa:9744, @aa:9760, @aa:9776, @aa:9792, @aa:9808, @aa:9824, @aa:9840, @aa:9856, @aa:9872, @aa:9888, @aa:9904, @aa:9920, @aa:9936, @aa:9952, @aa:9968, @aa:9984, @aa:10000, @aa:10016, @aa:10032, @aa:10048, @aa:10064, @aa:10080, @aa:10096, @aa:10112, @aa:10128, @aa:10144, @aa:10160, @aa:10176, @aa:10192, @aa:10208, @aa:10224, @aa:10240, @aa:10256, @aa:10272, @aa:10288, @aa:10304, @aa:10320, @aa:10336, @aa:10352, @aa:10368, @aa:10384, @aa:10400, @aa:10416, @aa:10432, @aa:10448, @aa:10464, @aa:10480, @aa:10496, @aa:10512, @aa:10528, @aa:10544, @aa:10560, @aa:10576, @aa:10592, @aa:10608, @aa:10624, @aa:10640, @aa:10656, @aa:10672, @aa:10688, @aa:10704, @aa:10720, @aa:10736, @aa:10752, @aa:10768, @aa:10784, @aa:10800, @aa:10816, @aa:10832, @aa:10848, @aa:10864, @aa:10880, @aa:10896, @aa:10912, @aa:10928, @aa:10944, @aa:10960, @aa:10976, @aa:10992, @aa:11008, @aa:11024, @aa:11040, @aa:11056, @aa:11072, @aa:11088, @aa:11104, @aa:11120, @aa:11136, @aa:11152, @aa:11168, @aa:11184, @aa:11200, @aa:11216, @aa:11232, @aa:11248, @aa:11264, @aa:11280, @aa:11296, @aa:11312, @aa:11328, @aa:11344, @aa:11360, @aa:11376, @aa:11392, @aa:11408, @aa:11424, @aa:11440, @aa:11456, @aa:11472, @aa:11488, @aa:11504, @aa:11520, @aa:11536, @aa:11552, @aa:11568, @aa:11584, @aa:11600, @aa:11616, @aa:11632, @aa:11648, @aa:11664, @aa:11680, @aa:11696, @aa:11712, @aa:11728, @aa:11744, @aa:11760, @aa:11776, @aa:11792, @aa:11808, @aa:11824, @aa:11840, @aa:11856, @aa:11872, @aa:11888, @aa:11904, @aa:11920, @aa:11936, @aa:11952, @aa:11968, @aa:11984, @aa:12000, @aa:12016, @aa:12032, @aa:12048, @aa:12064, @aa:12080, @aa:12096, @aa:12112, @aa:12128, @aa:12144, @aa:12160, @aa:12176, @aa:12192, @aa:12208, @aa:12224, @aa:12240, @aa:12256, @aa:12272, @aa:12288, @aa:12304, @aa:12320, @aa:12336, @aa:12352, @aa:12368, @aa:12384, @aa:12400, @aa:12416, @aa:12432, @aa:12448, @aa:12464, @aa:12480, @aa:12496, @aa:12512, @aa:12528, @aa:12544, @aa:12560, @aa:12576, @aa:12592, @aa:12608, @aa:12624, @aa:12640, @aa:12656, @aa:12672, @aa:12688, @aa:12704, @aa:12720, @aa:12736, @aa:12752, @aa:12768, @aa:12784, @aa:12800, @aa:12816, @aa:12832, @aa:12848, @aa:12864, @aa:12880, @aa:12896, @aa:12912, @aa:12928, @aa:12944, @aa:12960, @aa:12976, @aa:12992, @aa:13008, @aa:13024, @aa:13040, @aa:13056, @aa:13072, @aa:13088, @aa:13104, @aa:13120, @aa:13136, @aa:13152, @aa:13168, @aa:13184, @aa:13200, @aa:13216, @aa:13232, @aa:13248, @aa:13264, @aa:13280, @aa:13296, @aa:13312, @aa:13328, @aa:13344, @aa:13360, @aa:13376, @aa:13392, @aa:13408, @aa:13424, @aa:13440, @aa:13456, @aa:13472, @aa:13488, @aa:13504, @aa:13520, @aa:13536, @aa:13552, @aa:13568, @aa:13584, @aa:13600, @aa:13616, @aa:13632, @aa:13648, @aa:13664, @aa:13680, @aa:13696, @aa:13712, @aa:13728, @aa:13744, @aa:13760, @aa:13776, @aa:13792, @aa:13808, @aa:13824, @aa:13840, @aa:13856, @aa:13872, @aa:13888, @aa:13904, @aa:13920, @aa:13936, @aa:13952, @aa:13968, @aa:13984, @aa:14000, @aa:14016, @aa:14032, @aa:14048, @aa:14064, @aa:14080, @aa:14096, @aa:14112, @aa:14128, @aa:14144, @aa:14160, @aa:14176, @aa:14192, @aa:14208, @aa:14224, @aa:14240, @aa:14256, @aa:14272, @aa:14288, @aa:14304, @aa:14320, @aa:14336, @aa:14352, @aa:14368, @aa:14384, @aa:14400, @aa:14416, @aa:14432, @aa:14448, @aa:14464, @aa:14480, @aa:14496, @aa:14512, @aa:14528, @aa:14544, @aa:14560, @aa:14576, @aa:14592, @aa:14608, @aa:14624, @aa:14640, @aa:14656, @aa:14672, @aa:14688, @aa:14704, @aa:14720, @aa:14736, @aa:14752, @aa:14768, @aa:14784, @aa:14800, @aa:14816, @aa:14832, @aa:14848, @aa:14864, @aa:14880, @aa:14896, @aa:14912, @aa:14928, @aa:14944, @aa:14960, @aa:14976, @aa:14992, @aa:15008, @aa:15024, @aa:15040, @aa:15056, @aa:15072, @aa:15088, @aa:15104, @aa:15120, @aa:15136, @aa:15152, @aa:15168, @aa:15184, @aa:15200, @aa:15216, @aa:15232, @aa:15248, @aa:15264, @aa:15280, @aa:15296, @aa:15312, @aa:15328, @aa:15344, @aa:15360, @aa:15376, @aa:15392, @aa:15408, @aa:15424, @aa:15440, @aa:15456, @aa:15472, @aa:15488, @aa:15504, @aa:15520, @aa:15536, @aa:15552, @aa:15568, @aa:15584, @aa:15600, @aa:15616, @aa:15632, @aa:15648, @aa:15664, @aa:15680, @aa:15696, @aa:15712, @aa:15728, @aa:15744, @aa:15760, @aa:15776, @aa:15792, @aa:15808, @aa:15824, @aa:15840, @aa:15856, @aa:15872, @aa:15888, @aa:15904, @aa:15920, @aa:15936, @aa:15952, @aa:15968, @aa:15984, @aa:16000, @aa:16016, @aa:16032, @aa:16048, @aa:16064, @aa:16080, @aa:16096, @aa:16112, @aa:16128, @aa:16144, @aa:16160, @aa:16176, @aa:16192, @aa:16208, @aa:16224, @aa:16240, @aa:16256, @aa:16272, @aa:16288, @aa:16304, @aa:16320, @aa:16336, @aa:16352, @aa:16368, @aa:16384, @aa:16400, @aa:16416, @aa:16432, @aa:16448, @aa:16464, @aa:16480, @aa:16496, @aa:16512, @aa:16528, @aa:16544, @aa:16560, @aa:16576, @aa:16592, @aa:16608, @aa:16624, @aa:16640, @aa:16656, @aa:16672, @aa:16688, @aa:16704, @aa:16720, @aa:16736, @aa:16752, @aa:16768, @aa:16784, @aa:16800, @aa:16816, @aa:16832, @aa:16848, @aa:16864, @aa:16880, @aa:16896, @aa:16912, @aa:16928, @aa:16944, @aa:16960, @aa:16976, @aa:16992, @aa:17008, @aa:17024, @aa:17040, @aa:17056, @aa:17072, @aa:17088, @aa:17104, @aa:17120, @aa:17136, @aa:17152, @aa:17168, @aa:17184, @aa:17200, @aa:17216, @aa:17232, @aa:17248, @aa:17264, @aa:17280, @aa:17296, @aa:17312, @aa:17328, @aa:17344, @aa:17360, @aa:17376, @aa:17392, @aa:17408, @aa:17424, @aa:17440, @aa:17456, @aa:17472, @aa:17488, @aa:17504, @aa:17520, @aa:17536, @aa:17552, @aa:17568, @aa:17584, @aa:17600, @aa:17616, @aa:17632, @aa:17648, @aa:17664, @aa:17680, @aa:17696, @aa:17712, @aa:17728, @aa:17744, @aa:17760, @aa:17776, @aa:17792, @aa:17808, @aa:17824, @aa:17840, @aa:17856, @aa:17872, @aa:17888, @aa:17904, @aa:17920, @aa:17936, @aa:17952, @aa:17968, @aa:17984, @aa:18000, @aa:18016, @aa:18032, @aa:18048, @aa:18064, @aa:18080, @aa:18096, @aa:18112, @aa:18128, @aa:18144, @aa:18160, @aa:18176, @aa:18192, @aa:18208, @aa:18224, @aa:18240, @aa:18256, @aa:18272, @aa:18288, @aa:18304, @aa:18320, @aa:18336, @aa:18352, @aa:18368, @aa:18384, @aa:18400, @aa:18416, @aa:18432, @aa:18448, @aa:18464, @aa:18480, @aa:18496, @aa:18512, @aa:18528, @aa:18544, @aa:18560, @aa:18576, @aa:18592, @aa:18608, @aa:18624, @aa:18640, @aa:18656, @aa:18672, @aa:18688, @aa:18704, @aa:18720, @aa:18736, @aa:18752, @aa:18768, @aa:18784, @aa:18800, @aa:18816, @aa:18832, @aa:18848, @aa:18864, @aa:18880, @aa:18896, @aa:18912, @aa:18928, @aa:18944, @aa:18960, @aa:18976, @aa:18992, @aa:19008, @aa:19024, @aa:19040, @aa:19056, @aa:19072, @aa:19088, @aa:19104, @aa:19120, @aa:19136, @aa:19152, @aa:19168, @aa:19184, @aa:19200, @aa:19216, @aa:19232, @aa:19248, @aa:19264, @aa:19280, @aa:19296, @aa:19312, @aa:19328, @aa:19344, @aa:19360, @aa:19376, @aa:19392, @aa:19408, @aa:19424, @aa:19440, @aa:19456, @aa:19472, @aa:19488, @aa:19504, @aa:19520, @aa:19536, @aa:19552, @aa:19568, @aa:19584, @aa:19600, @aa:19616, @aa:19632, @aa:19648, @aa:19664, @aa:19680, @aa:19696, @aa:19712, @aa:19728, @aa:19744, @aa:19760, @aa:19776, @aa:19792, @aa:19808, @aa:19824, @aa:19840, @aa:19856, @aa:19872, @aa:19888, @aa:19904, @aa:19920, @aa:19936, @aa:19952, @aa:19968, @aa:19984, @aa:20000, @aa:20016, @aa:20032, @aa:20048, @aa:20064, @aa:20080, @aa:20096, @aa:20112, @aa:20128, @aa:20144, @aa:20160, @aa:20176, @aa:20192, @aa:20208, @aa:20224, @aa:20240, @aa:20256, @aa:20272, @aa:20288, @aa:20304, @aa:20320, @aa:20336, @aa:20352, @aa:20368, @aa:20384, @aa:20400, @aa:20416, @aa:20432, @aa:20448, @aa:20464, @aa:20480, @aa:20496, @aa:20512, @aa:20528, @aa:20544, @aa:20560, @aa:20576, @aa:20592, @aa:20608, @aa:20624, @aa:20640, @aa:20656, @aa:20672, @aa:20688, @aa:20704, @aa:20720, @aa:20736, @aa:20752, @aa:20768, @aa:20784, @aa:20800, @aa:20816, @aa:20832, @aa:20848, @aa:20864, @aa:20880, @aa:20896, @aa:20912, @aa:20928, @aa:20944, @aa:20960, @aa:20976, @aa:20992, @aa:21008, @aa:21024, @aa:21040, @aa:21056, @aa:21072, @aa:21088, @aa:21104, @aa:21120, @aa:21136, @aa:21152, @aa:21168, @aa:21184, @aa:21200, @aa:21216, @aa:21232, @aa:21248, @aa:21264, @aa:21280, @aa:21296, @aa:21312, @aa:21328, @aa:21344, @aa:21360, @aa:21376, @aa:21392, @aa:21408, @aa:21424, @aa:21440, @aa:21456, @aa:21472, @aa:21488, @aa:21504, @aa:21520, @aa:21536, @aa:21552, @aa:21568, @aa:21584, @aa:21600, @aa:21616, @aa:21632, @aa:21648, @aa:21664, @aa:21680, @aa:21696, @aa:21712, @aa:21728, @aa:21744, @aa:21760, @aa:21776, @aa:21792, @aa:21808, @aa:21824, @aa:21840, @aa:21856, @aa:21872, @aa:21888, @aa:21904, @aa:21920, @aa:21936, @aa:21952, @aa:21968, @aa:21984, @aa:22000, @aa:22016, @aa:22032, @aa:22048, @aa:22064, @aa:22080, @aa:22096, @aa:22112, @aa:22128, @aa:22144, @aa:22160, @aa:22176, @aa:22192, @aa:22208, @aa:22224, @aa:22240, @aa:22256, @aa:22272, @aa:22288, @aa:22304, @aa:22320, @aa:22336, @aa:22352, @aa:22368, @aa:22384, @aa:22400, @aa:22416, @aa:22432, @aa:22448, @aa:22464, @aa:22480, @aa:22496, @aa:22512, @aa:22528, @aa:22544, @aa:22560, @aa:22576, @aa:22592, @aa:22608, @aa:22624, @aa:22640, @aa:22656, @aa:22672, @aa:22688, @aa:22704, @aa:22720, @aa:22736, @aa:22752, @aa:22768, @aa:22784, @aa:22800, @aa:22816

(2) When the I bit is set by an LDC, ANDC, ORC, or XORC instruction, a PC break interrupt becomes valid two states after the end of the executing instruction. If a PC break interrupt is set for the instruction following one of these instructions, since interrupts, including PC break, are disabled for a 3-state period in the case of LDC, ANDC, ORC, and XORC, the next instruction is always executed. For details, see section 5, Interrupt Controller.

(3) When a PC break is set for an instruction fetch at the address following a Bcc instruction:  
A PC break interrupt is generated if the instruction at the next address is executed in accordance with the branch condition, but is not generated if the instruction at the next address is not executed.

(4) When a PC break is set for an instruction fetch at the branch destination address of a Bcc instruction:  
A PC break interrupt is generated if the instruction at the branch destination is executed in accordance with the branch condition, but is not generated if the instruction at the branch destination is not executed.


connected easily.

The bus controller also has a bus arbitration function, and controls the operation of the masters: the CPU and data transfer controller (DTC).

### 7.1.1 Features

The features of the bus controller are listed below.

- Manages external address space in area units
  - Manages the external space as 8 areas of 2 Mbytes
  - Bus specifications can be set independently for each area
  - Burst ROM interface can be set
- Basic bus interface
  - 8-bit access or 16-bit access can be selected for each area
  - 2-state access or 3-state access can be selected for each area
  - Program wait states can be inserted for each area
- Burst ROM interface
  - Burst ROM interface can be set for area 0
  - Choice of 1- or 2-state burst access
- Idle cycle insertion
  - An idle cycle can be inserted in case of an external read cycle between different external read cycles
  - An idle cycle can be inserted in case of an external write cycle immediately after an external read cycle
- Write buffer functions
  - External write cycle and internal access can be executed in parallel
- Bus arbitration function
  - Includes a bus arbiter that arbitrates bus mastership among the CPU and DTC
- Other features
  - External bus release function



**Figure 7.1 Block Diagram of Bus Controller**

Read	$\overline{RD}$	Output	Strobe signal indicating that external space read.
High write	$\overline{HWR}$	Output	Strobe signal indicating that external space written, and upper half (D15 to D8) of data bus enabled.
Low write	$\overline{LWR}$	Output	Strobe signal indicating that external space written, and lower half (D7 to D0) of data bus enabled.
Wait	$\overline{WAIT}$	Input	Wait request signal when accessing external access space.
Bus request	$\overline{BREQ}$	Input	Request signal that releases bus to external master.
Bus request acknowledge	$\overline{BACK}$	Output	Acknowledge signal indicating that bus has been released.
Bus request output	$\overline{BREQO}$	Output	External bus request signal used when internal master accesses external space when external master is released.

Access state control register	ASTCR	R/W	H'FF	Retained
Wait control register H	WCRH	R/W	H'FF	Retained
Wait control register L	WCRL	R/W	H'FF	Retained
Bus control register H	BCRH	R/W	H'D0	Retained
Bus control register L	BCRL	R/W	H'08	Retained
Pin function control register	PFCR	R/W	H'0D/H'00	Retained

- Notes:
1. Lower 16 bits of the address.
  2. Determined by the MCU operating mode.
  3. Not available in the H8S/2623 Group.



Initial value :								
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Mode 4								
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ABWCR is an 8-bit readable/writable register that designates each area for either 8-bit or 16-bit access.

ABWCR sets the data bus width for the external memory space. The bus width for on-chip memory and internal I/O registers is fixed regardless of the settings in ABWCR.

After a reset and in hardware standby mode, ABWCR is initialized to H'FF in modes 0 to 3 and H'00 in mode 4. It is not initialized in software standby mode.

**Bits 7 to 0—Area 7 to 0 Bus Width Control (ABW7 to ABW0):** These bits select whether the corresponding area is to be designated for 8-bit access or 16-bit access.

**Bit n**

ABWn	Description
0	Area n is designated for 16-bit access
1	Area n is designated for 8-bit access

space or a 3-state access space.

ASTCR sets the number of access states for the external memory space. The number of states for on-chip memory and internal I/O registers is fixed regardless of the settings in

ASTCR is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bits 7 to 0—Area 7 to 0 Access State Control (AST7 to AST0):** These bits select which corresponding area is to be designated as a 2-state access space or a 3-state access space.

Wait state insertion is enabled or disabled at the same time.

**Bit n**

<b>ASTn</b>	<b>Description</b>
0	Area n is designated for 2-state access Wait state insertion in area n external space is disabled
1	Area n is designated for 3-state access Wait state insertion in area n external space is enabled

## (1) WCRH

Bit	:	7	6	5	4	3	2	1
		W71	W70	W61	W60	W51	W50	W41
Initial value	:	1	1	1	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Bits 7 and 6—Area 7 Wait Control 1 and 0 (W71, W70):** These bits select the number of program wait states when area 7 in external space is accessed while the AST7 bit in A to 1.

Bit 7	Bit 6	Description
W71	W70	
0	0	Program wait not inserted when external space area 7 is accessed
	1	1 program wait state inserted when external space area 7 is accessed
1	0	2 program wait states inserted when external space area 7 is accessed
	1	3 program wait states inserted when external space area 7 is accessed

1	0	2 program wait states inserted when external space area 6 is accessed
	1	3 program wait states inserted when external space area 6 is accessed

**Bits 3 and 2—Area 5 Wait Control 1 and 0 (W51, W50):** These bits select the number of program wait states when area 5 in external space is accessed while the AST5 bit in AS5 is set to 1.

Bit 3	Bit 2	Description
W51	W50	
0	0	Program wait not inserted when external space area 5 is accessed
	1	1 program wait state inserted when external space area 5 is accessed
1	0	2 program wait states inserted when external space area 5 is accessed
	1	3 program wait states inserted when external space area 5 is accessed

**Bits 1 and 0—Area 4 Wait Control 1 and 0 (W41, W40):** These bits select the number of program wait states when area 4 in external space is accessed while the AST4 bit in AS4 is set to 1.

Bit 1	Bit 0	Description
W41	W40	
0	0	Program wait not inserted when external space area 4 is accessed
	1	1 program wait state inserted when external space area 4 is accessed
1	0	2 program wait states inserted when external space area 4 is accessed
	1	3 program wait states inserted when external space area 4 is accessed

program wait states when area 3 in external space is accessed while the AST3 bit in A to 1.

<b>Bit 7</b>	<b>Bit 6</b>	
<b>W31</b>	<b>W30</b>	<b>Description</b>
0	0	Program wait not inserted when external space area 3 is accessed
	1	1 program wait state inserted when external space area 3 is accessed
1	0	2 program wait states inserted when external space area 3 is accessed
	1	3 program wait states inserted when external space area 3 is accessed

---

**Bits 5 and 4—Area 2 Wait Control 1 and 0 (W21, W20):** These bits select the number of program wait states when area 2 in external space is accessed while the AST2 bit in A to 1.

<b>Bit 5</b>	<b>Bit 4</b>	
<b>W21</b>	<b>W20</b>	<b>Description</b>
0	0	Program wait not inserted when external space area 2 is accessed
	1	1 program wait state inserted when external space area 2 is accessed
1	0	2 program wait states inserted when external space area 2 is accessed
	1	3 program wait states inserted when external space area 2 is accessed

---

1	0	2 program wait states inserted when external space area 1 is accessed
	1	3 program wait states inserted when external space area 1 is accessed

**Bits 1 and 0—Area 0 Wait Control 1 and 0 (W01, W00):** These bits select the number of program wait states when area 0 in external space is accessed while the AST0 bit in AS0 is set to 1.

Bit 1	Bit 0	Description
W01	W00	
0	0	Program wait not inserted when external space area 0 is accessed
	1	1 program wait state inserted when external space area 0 is accessed
1	0	2 program wait states inserted when external space area 0 is accessed
	1	3 program wait states inserted when external space area 0 is accessed



insertion, and the memory interface for area 0.

BCRH is initialized to H'D0 by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bit 7—Idle Cycle Insert 1 (ICIS1):** Selects whether or not one idle cycle state is to be inserted between bus cycles when successive external read cycles are performed in different areas.

**Bit 7**

<b>ICIS1</b>	<b>Description</b>
0	Idle cycle not inserted in case of successive external read cycles in different areas.
1	Idle cycle inserted in case of successive external read cycles in different areas.

**Bit 6—Idle Cycle Insert 0 (ICIS0):** Selects whether or not one idle cycle state is to be inserted between bus cycles when successive external read and external write cycles are performed in different areas.

**Bit 6**

<b>ICIS0</b>	<b>Description</b>
0	Idle cycle not inserted in case of successive external read and external write cycles in different areas.
1	Idle cycle inserted in case of successive external read and external write cycles in different areas.

**Bit 4—Burst Cycle Select 1 (BRSTS1):** Selects the number of burst cycles for the burst ROM interface.

**Bit 4**

<b>BRSTS1</b>	<b>Description</b>
0	Burst cycle comprises 1 state
1	Burst cycle comprises 2 states

**Bit 3—Burst Cycle Select 0 (BRSTS0):** Selects the number of words that can be accessed in burst ROM interface burst access.

**Bit 3**

<b>BRSTS0</b>	<b>Description</b>
0	Max. 4 words in burst access
1	Max. 8 words in burst access

**Bits 2 to 0—Reserved:** Only 0 should be written to these bits.



state protocol, enabling or disabling of the write data buffer function, and enabling or WAIT pin input.

BCRL is initialized to H'08 by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bit 7—Bus Release Enable (BRLE):** Enables or disables external bus release.

**Bit 7**

BRLE	Description
0	External bus release is disabled. $\overline{\text{BREQ}}$ , $\overline{\text{BACK}}$ , and $\overline{\text{BREQO}}$ can be used as I/O ports.
1	External bus release is enabled.

**Bit 6—BREQO Pin Enable (BREQOE):** Outputs a signal that requests the external master to drop the bus request signal ( $\overline{\text{BREQ}}$ ) in the external bus release state, when an internal master performs an external space access, or when a refresh request is generated.

**Bit 6**

BREQOE	Description
0	$\overline{\text{BREQO}}$ output disabled. $\overline{\text{BREQO}}$ can be used as I/O port.
1	$\overline{\text{BREQO}}$ output enabled.

**Bit 5—Reserved:** This bit cannot be modified and is always read as 0.

**Bit 4—Reserved:** Only 0 should be written to this bit.

**Bit 3—Reserved:** Only 1 should be written to this bit.

**Bit 2—Reserved:** Only 0 should be written to this bit.

**Bit 0—WAIT Pin Enable (WAITE):** Selects enabling or disabling of wait input by the pin.

**Bit 0**

WAITE	Description
0	Wait input by $\overline{\text{WAIT}}$ pin disabled. $\overline{\text{WAIT}}$ pin can be used as I/O port.
1	Wait input by $\overline{\text{WAIT}}$ pin enabled

**7.2.6 Pin Function Control Register (PFCR)**

Bit	:	7	6	5	4	3	2	1
		—	—	BUZZE	—	AE3	AE2	AE1
Initial value	:	0	0	0	0	1/0	1/0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PFCR is an 8-bit readable/writable register that performs address output control in external expanded mode.

PFCR is initialized to H'0D/H'00 by a reset and in hardware standby mode. It retains its state in software standby mode.

**Bits 7 and 6—Reserved:** Only 0 should be written to these bits.

**Bit 5—BUZZ Output Enable (BUZZE):** Enables or disables BUZZ output from the PFCR. For details, see section 12.2.4, Pin Function Control Register (PFCR).


**Bit 4—Reserved:** Only 0 should be written to this bit.

**Bits 3 to 0—Address Output Enable 3 to 0 (AE3 to AE0):** These bits select enabling or disabling of address outputs A8 to A23 in ROMless expanded mode and modes with ROM. When a pin is enabled for address output, the address is output regardless of the corresponding bit.

			1	A8–A10 address output enabled; A11–A23 address disabled
1	0	0	0	A8–A11 address output enabled; A12–A23 address disabled
			1	A8–A12 address output enabled; A13–A23 address disabled
		1	0	A8–A13 address output enabled; A14–A23 address disabled
			1	A8–A14 address output enabled; A15–A23 address disabled
1	0	0	0	A8–A15 address output enabled; A16–A23 address disabled
			1	A8–A16 address output enabled; A17–A23 address disabled
		1	0	A8–A17 address output enabled; A18–A23 address disabled
			1	A8–A18 address output enabled; A19–A23 address disabled
1	0	0	0	A8–A19 address output enabled; A20–A23 address disabled
			1	A8–A20 address output enabled; A21–A23 address disabled (In
		1	0	A8–A21 address output enabled; A22, A23 address disabled
			1	A8–A23 address output enabled

Note: \* In expanded mode with ROM, bits AE3 to AE0 are initialized to B'0000.  
 In ROMless expanded mode, bits AE3 to AE0 are initialized to B'1101.  
 Address pins A0 to A7 are made address outputs by setting the corresponding bits to 1.

Note: \* Not available in the H8S/2626 Group or H8S/2623 Group.



**Figure 7.2 Overview of Area Partitioning**

8-bit bus is selected functions as an 8-bit access space, and an area for which a 16-bit access space is selected functions as a 16-bit access space.

If all areas are designated for 8-bit access, 8-bit bus mode is set; if any area is designated for 16-bit access, 16-bit bus mode is set. When the burst ROM interface is designated, 16-bit bus mode is always set.

**(2) Number of Access States:** Two or three access states can be selected with ASTCR. For which 2-state access is selected functions as a 2-state access space, and an area for which 3-state access is selected functions as a 3-state access space.

With the burst ROM interface, the number of access states may be determined without ASTCR.

When 2-state access space is designated, wait insertion is disabled.

**(3) Number of Program Wait States:** When 3-state access space is designated by ASTCR, the number of program wait states to be inserted automatically is selected with WCRH and WCRD. From 0 to 3 program wait states can be selected.

Table 7.3 shows the bus specifications for each basic bus interface area.

	1	0	2
		1	3
1	0	—	8
	1	0	3
		0	0
		1	1
		1	2
		1	3

---

### 7.3.3 Memory Interfaces

The H8S/2626 Group and H8S/2623 Group memory interfaces comprise a basic bus interface that allows direct connection of ROM, SRAM, and so on, and a burst ROM interface that allows connection of burst ROM. The memory interface can be selected independently for each

An area for which the basic bus interface is designated functions as normal space, and an area for which the burst ROM interface is designated functions as burst ROM space.

space.

Either basic bus interface or burst ROM interface can be selected for area 0.

**Areas 1 to 6:** In external expansion mode, all of areas 1 to 6 is external space.

Only the basic bus interface can be used for areas 1 to 6.


**Area 7:** Area 7 includes the on-chip RAM and internal I/O registers. In external expansion mode, the space excluding the on-chip RAM and internal I/O registers is external space. The on-chip RAM is enabled when the RAME bit in the system control register (SYSCR) is set to 1. When the RAME bit is cleared to 0, the on-chip RAM is disabled and the corresponding space becomes external space.

Only the basic bus interface can be used for the area 7.

## 7.4.2 Data Size and Data Alignment


Data sizes for the CPU and other internal bus masters are byte, word, and longword. The controller has a data alignment function, and when accessing external space, controls whether the upper data bus (D15 to D8) or lower data bus (D7 to D0) is used according to the bus specifications for the area being accessed (8-bit access space or 16-bit access space) and the data size.

**8-Bit Access Space:** Figure 7.3 illustrates data alignment control for the 8-bit access space. In the 8-bit access space, the upper data bus (D15 to D8) is always used for accesses. The data that can be accessed at one time is one byte: a word transfer instruction is performed as two byte accesses, and a longword transfer instruction, as four byte accesses.



**Figure 7.3 Access Sizes and Data Alignment Control (8-Bit Access Space)**






**Figure 7.4 Access Sizes and Data Alignment Control (16-Bit Access Sp**

**Table 7.4 Data Buses Used and Valid Strobes**


Area	Access Size	Read/Write	Address	Valid Strobe	Upper Data Bus (D15 to D8)	Lower Data Bus (D7 to D0)
8-bit access space	Byte	Read	—	$\overline{RD}$	Valid	Invalid
		Write	—	$\overline{HWR}$	Valid	Hi-Z
16-bit access space	Byte	Read	Even	$\overline{RD}$	Valid	Invalid
			Odd	—	Invalid	Valid
		Write	Even	$\overline{HWR}$	Valid	Hi-Z
			Odd	$\overline{LWR}$	Hi-Z	Valid
	Word	Read	—	$\overline{RD}$	Valid	Valid
		Write	—	$\overline{HWR}, \overline{LWR}$	Valid	Valid

Notes: Hi-Z: High impedance.


Invalid: Input state; input value is ignored.




**Figure 7.5 Bus Timing for 8-Bit 2-State Access Space**




**Figure 7.6 Bus Timing for 8-Bit 3-State Access Space**




**Figure 7.7 Bus Timing for 16-Bit 2-State Access Space (1) (Even Address Bytes)**



**Figure 7.8 Bus Timing for 16-Bit 2-State Access Space (2) (Odd Address Byte)**




**Figure 7.9 Bus Timing for 16-Bit 2-State Access Space (3) (Word Access)**




**Figure 7.10 Bus Timing for 16-Bit 3-State Access Space (1) (Even Address Bytes)**





**Figure 7.11 Bus Timing for 16-Bit 3-State Access Space (2) (Odd Address Byte)**




**Figure 7.12 Bus Timing for 16-Bit 3-State Access Space (3) (Word Access)**

### Pin Wait Insertion

Setting the WAITE bit in BCRL to 1 enables wait insertion by means of the  $\overline{\text{WAIT}}$  pin. When  $\overline{\text{WAIT}}$  pin is low at the falling edge of  $\phi$  in the last  $T_2$  or  $T_w$  state, a  $T_w$  state is inserted. When  $\overline{\text{WAIT}}$  pin is held low,  $T_w$  states are inserted until it goes high.

This is useful when inserting four or more  $T_w$  states, or when changing the number of different external devices.

The WAITE bit setting applies to all areas.



**Figure 7.13 Example of Wait State Insertion Timing**

The settings after a reset are: 3-state access, 3 program wait state insertion, and  $\overline{\text{WAIT}}$  disabled.


Area 0 can be designated as burst ROM space by means of the BRSTRM bit in BCRH. Consecutive burst accesses of a maximum of 4 words or 8 words can be performed for instruction fetches only. One or two states can be selected for burst access.

### 7.5.2 Basic Timing


The number of states in the initial cycle (full access) of the burst ROM interface is in accordance with the setting of the AST0 bit in ASTCR. Also, when the AST0 bit is set to 1, wait state insertion is possible. One or two states can be selected for the burst cycle, according to the setting of the BRSTS1 bit in BCRH. Wait states cannot be inserted. When area 0 is designated as burst ROM space, it becomes 16-bit access space regardless of the setting of the ABW0 bit in ASTCR.

When the BRSTS0 bit in BCRH is cleared to 0, burst access of up to 4 words is performed. When the BRSTS0 bit is set to 1, burst access of up to 8 words is performed.

The basic access timing for burst ROM space is shown in figures 7.14 (a) and (b). The timing shown in figure 7.14 (a) is for the case where the AST0 and BRSTS1 bits are both set to 1, and that in figure 7.14 (b) is for the case where both these bits are cleared to 0.



**Figure 7.14 (a) Example of Burst ROM Access Timing (When  $AST0 = BRST0$ )**



**Figure 7.14 (b) Example of Burst ROM Access Timing (When  $AST0 = BRS$ )**

### 7.5.3 Wait Control

As with the basic bus interface, either program wait insertion or pin wait insertion using the  $\overline{RD}$  pin can be used in the initial cycle (full access) of the burst ROM interface. See section 7.5.3.1 Wait Control.

Wait states cannot be inserted in a burst cycle.

long output floating time, and high-speed memory, I/O interfaces, and so on.

### (1) Consecutive Reads between Different Areas

If consecutive reads between different areas occur while the ICIS1 bit in BCRH is set to 1, an idle cycle is inserted at the start of the second read cycle.

Figure 7.15 shows an example of the operation in this case. In this example, bus cycle A is a read cycle from ROM with a long output floating time, and bus cycle B is a read cycle from SRAM, each being located in a different area. In (a), an idle cycle is not inserted, and a collision occurs between the read data from ROM and that from SRAM. In (b), an idle cycle is inserted and a data collision is prevented.





Figure 7.15 Example of Idle Cycle Operation (1)






**Figure 7.16 Example of Idle Cycle Operation (2)**

AS	High
RD	High
HWR	High
LWR	High

next, only an external write is executed in the first state, but from the next state onward, access (on-chip memory or internal I/O register read/write) is executed in parallel with the external write rather than waiting until it ends.



**Figure 7.17 Example of Timing when Write Data Buffer Function is U**

If an internal bus master wants to make an external access in the external bus released state, it must first issue a bus request off-chip.

## 7.8.2 Operation

In external expansion mode, the bus can be released to an external device by setting the  $\overline{\text{BREQ}}$  pin in BCRL to 1. Driving the  $\overline{\text{BREQ}}$  pin low issues an external bus request to the H8S/2623 H8S/2623 Group. When the  $\overline{\text{BREQ}}$  pin is sampled, at the prescribed timing the  $\overline{\text{BACK}}$  pin is driven low, and the address bus, data bus, and bus control signals are placed in the high impedance state, establishing the external bus-released state.

In the external bus released state, an internal bus master can perform accesses using the bus. When an internal bus master wants to make an external access, it temporarily deactivates the bus cycle, and waits for the bus request from the external bus master to be dropped.


If the BREQOE bit in BCRL is set to 1, when an internal bus master wants to make an external access in the external bus released state, the  $\overline{\text{BREQOE}}$  pin is driven low and a request is issued off-chip to drop the bus request.

When the  $\overline{\text{BREQ}}$  pin is driven high, the  $\overline{\text{BACK}}$  pin is driven high at the prescribed timing, and the external bus released state is terminated.

If an external bus release request and internal bus master external access occur simultaneously, the order of priority is as follows:

(High) External bus release > Internal bus master external access (Low)

$\overline{AS}$	High impedance
$\overline{RD}$	High impedance
$\overline{HWR}$	High impedance
$\overline{LWR}$	High impedance



- [1] Low level of  $\overline{BREQ}$  pin is sampled at rise of  $T_2$  state.
- [2]  $\overline{BACK}$  pin is driven low at end of CPU read cycle, releasing bus to external bus master.
- [3]  $\overline{BREQ}$  pin state is still sampled in external bus released state.
- [4] High level of  $\overline{BREQ}$  pin is sampled.
- [5]  $\overline{BACK}$  pin is driven high, ending bus release cycle.
- [6]  $\overline{BREQO}$  signal goes high 1.5 clocks after  $\overline{BACK}$  signal goes high.

Note: \* Output only when BREQOE is set to 1.

**Figure 7.18 Bus-Released State Transition Timing**

## 7.9.1 Overview

The H8S/2626 Group and H8S/2623 Group have a bus arbiter that arbitrates bus master operations.

There are two bus masters, the CPU and DTC, which perform read/write operations and have possession of the bus. Each bus master requests the bus by means of a bus request. The bus arbiter determines priorities at the prescribed timing, and permits use of the bus by the bus master that has the highest priority. The bus arbiter sends the bus request acknowledge signal to the selected bus master. The selected bus master then takes possession of the bus and begins its operation.

## 7.9.2 Operation

The bus arbiter detects the bus masters' bus request signals, and if the bus is requested, it sends the bus request acknowledge signal to the bus master making the request. If there are bus requests from more than one bus master, the bus request acknowledge signal is sent to the one with the highest priority. When a bus master receives the bus request acknowledge signal, it takes possession of the bus until that signal is canceled.

The order of priority of the bus masters is as follows:

(High) DTC > CPU (Low)

An internal bus access by an internal bus master, and external bus release, can be executed in parallel.

In the event of simultaneous external bus release request, and internal bus master external access request generation, the order of priority is as follows:

(High) External bus release > Internal bus master external access (Low)

- The bus is transferred at a break between bus cycles. However, if a bus cycle is executed during discrete operations, as in the case of a longword-size access, the bus is not transferred during the operations. See appendix A.5, Bus States During Instruction Execution, for timing information in which the bus is not transferred.
- If the CPU is in sleep mode, it transfers the bus immediately.

**DTC:** The DTC sends the bus arbiter a request for the bus when an activation request is received.

The DTC can release the bus after a vector read, a register information read (3 states), a data transfer, or a register information write (3 states). It does not release the bus during a register information read (3 states), a single data transfer, or a register information write (3 states).

## 7.10 Resets and the Bus Controller

In a reset, the H8S/2626 Group or H8S/2623 Group, including the bus controller, enters a reset state at that point, and an executing bus cycle is discontinued.




### 8.1.1 Features

The features of the DTC are:

- Transfer possible over any number of channels
  - Transfer information is stored in memory
  - One activation source can trigger a number of data transfers (chain transfer)
- Wide range of transfer modes
  - Normal, repeat, and block transfer modes available
  - Incrementing, decrementing, and fixing of source and destination addresses can be specified
- Direct specification of 16-Mbyte address space possible
  - 24-bit transfer source and destination addresses can be specified
- Transfer can be set in byte or word units
- A CPU interrupt can be requested for the interrupt that activated the DTC
  - An interrupt request can be issued to the CPU after one data transfer ends
  - An interrupt request can be issued to the CPU after the specified data transfers completely ended
- Activation by software is possible
- Module stop mode can be set
  - The initial setting enables DTC registers to be accessed. DTC operation is halted in module stop mode.

Note: When the DTC is used, the RAM1E bit in S1PSCR must be set to 1.



**Figure 8.1 Block Diagram of DTC**

DTC source address register	SAR	—* <sup>2</sup>	Undefined	—* <sup>3</sup>
DTC destination address register	DAR	—* <sup>2</sup>	Undefined	—* <sup>3</sup>
DTC transfer count register A	CRA	—* <sup>2</sup>	Undefined	—* <sup>3</sup>
DTC transfer count register B	CRB	—* <sup>2</sup>	Undefined	—* <sup>3</sup>
DTC enable registers	DT CER	R/W	H'00	H'FE10
DTC vector register	DT VECR	R/W	H'00	H'FE14
Module stop control register	MSTPCRA	R/W	H'3F	H'FDE0

- Notes:
1. Lower 16 bits of the address.
  2. Registers within the DTC cannot be read or written to directly.
  3. Register information is located in on-chip RAM addresses H'EBC0 to H'EFFC. If the DTC is not used, the registers may be located in external memory space. When the DTC is used, the RAME bit in the DTCEN register must be set to 1.

MRA is an 8-bit register that controls the DTC operating mode.

**Bits 7 and 6—Source Address Mode 1 and 0 (SM1, SM0):** These bits specify whether SAR is to be incremented, decremented, or left fixed after a data transfer.

Bit 7	Bit 6	Description
SM1	SM0	
0	—	SAR is fixed
1	0	SAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)
	1	SAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)

**Bits 5 and 4—Destination Address Mode 1 and 0 (DM1, DM0):** These bits specify whether DAR is to be incremented, decremented, or left fixed after a data transfer.

Bit 5	Bit 4	Description
DM1	DM0	
0	—	DAR is fixed
1	0	DAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)
	1	DAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)

**Bit 1—DTC Transfer Mode Select (DTS):** Specifies whether the source side or the destination side is set to be a repeat area or block area, in repeat mode or block transfer mode.

**Bit 1**

<b>DTS</b>	<b>Description</b>
0	Destination side is repeat area or block area
1	Source side is repeat area or block area

**Bit 0—DTC Data Transfer Size (Sz):** Specifies the size of data to be transferred.

**Bit 0**

<b>Sz</b>	<b>Description</b>
0	Byte-size transfer
1	Word-size transfer

MRB is an 8-bit register that controls the DTC operating mode.

**Bit 7—DTC Chain Transfer Enable (CHNE):** Specifies chain transfer. With chain transfer, a specified number of data transfers can be performed consecutively in response to a single transfer.

In data transfer with CHNE set to 1, determination of the end of the specified number of transfers, clearing of the interrupt source flag, and clearing of DTCER is not performed.

**Bit 7**

CHNE	Description
0	End of DTC data transfer (activation waiting state is entered)
1	DTC chain transfer (new register information is read, then data is transferred)

**Bit 6—DTC Interrupt Select (DISEL):** Specifies whether interrupt requests to the CPU are disabled or enabled after a data transfer.

**Bit 6**

DISEL	Description
0	After a data transfer ends, the CPU interrupt is disabled unless the transfer is completed (the DTC clears the interrupt source flag of the activating interrupt to 0)
1	After a data transfer ends, the CPU interrupt is enabled (the DTC does not clear the interrupt source flag of the activating interrupt to 0)

**Bits 5 to 0—Reserved:** These bits have no effect on DTC operation in the H8S/2626 C and H8S/2623 Group, and should always be written with 0.

SAR is a 24-bit register that designates the source address of data to be transferred by DTC. For word-size transfer, specify an even source address.

### 8.2.4 DTC Destination Address Register (DAR)

Bit	:	23	22	21	20	19	---	4	3	2
		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	---	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Initial value	:	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	---	Unde- fined	Unde- fined	Unde- fined
R/W	:	—	—	—	—	—	---	—	—	—

DAR is a 24-bit register that designates the destination address of data to be transferred by DTC. For word-size transfer, specify an even destination address.

CRA is a 16-bit register that designates the number of times data is to be transferred by

In normal mode, the entire CRA functions as a 16-bit transfer counter (1 to 65,536). It is decremented by 1 every time data is transferred, and transfer ends when the count reaches

In repeat mode or block transfer mode, the CRA is divided into two parts: the upper 8 bits (CRAH) and the lower 8 bits (CRAL). CRAH holds the number of transfers while CRAL functions as an 8-bit transfer counter (1 to 256). CRAL is decremented by 1 every time data is transferred, and the contents of CRAH are sent when the count reaches H'00. This operation is repeated.

### 8.2.6 DTC Transfer Count Register B (CRB)

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:		Unde-	Unde-	Unde-	Unde-	Unde-	Unde-	Unde-	Unde-	Unde-	Unde-	Unde-	Unde-	Unde-	Unde-
		fin	fin	fin	fin	fin	fin	fin	fin	fin	fin	fin	fin	fin	fin
R/W	:	—	—	—	—	—	—	—	—	—	—	—	—	—	—

CRB is a 16-bit register that designates the number of times data is to be transferred by block transfer mode. It functions as a 16-bit transfer counter (1 to 65,536) that is decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000.



DTCERG, with bits corresponding to the interrupt sources that can control enabling and disabling of DTC activation. These bits enable or disable DTC service for the corresponding interrupt sources.

The DTC enable registers are initialized to H'00 by a reset and in hardware standby mode.

### Bit n—DTC Activation Enable (DTCEn)

#### Bit n

DTCEn	Description
0	DTC activation by this interrupt is disabled [Clearing conditions] <ul style="list-style-type: none"><li>• When the DISEL bit is 1 and the data transfer has ended</li><li>• When the specified number of transfers have ended</li></ul>
1	DTC activation by this interrupt is enabled [Holding condition] When the DISEL bit is 0 and the specified number of transfers have not ended

A DTCE bit can be set for each interrupt source that can activate the DTC. The correspondence between interrupt sources and DTCE bits is shown in table 8.4, together with the vector number generated for each interrupt controller.

For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR for reading and writing. If all interrupts are masked, multiple activation sources can be set at one time. After setting, read the data after executing a dummy read on the relevant register.

- Notes:
1. Only 1 can be written to the SWDTE bit.
  2. Bits DTVEC6 to DTVEC0 can be written to when SWDTE = 0.

DTVECR is an 8-bit readable/writable register that enables or disables DTC activation software, and sets a vector number for the software activation interrupt.

DTVECR is initialized to H'00 by a reset and in hardware standby mode.

**Bit 7—DTC Software Activation Enable (SWDTE):** Enables or disables DTC activation software.

**Bit 7**

SWDTE	Description
0	<p>DTC software activation is disabled [Clearing conditions]</p> <ul style="list-style-type: none"> <li>• When the DISEL bit is 0 and the specified number of transfers have not ended</li> <li>• When 0 is written to the DISEL bit after a software-activated data transfer interrupt (SWDTEND) request has been sent to the CPU</li> </ul>
1	<p>DTC software activation is enabled [Holding conditions]</p> <ul style="list-style-type: none"> <li>• When the DISEL bit is 1 and data transfer has ended</li> <li>• When the specified number of transfers have ended</li> <li>• During data transfer due to software activation</li> </ul>

**Bits 6 to 0—DTC Software Activation Vectors 6 to 0 (DTVEC6 to DTVEC0):** These bits specify a vector number for DTC software activation.

The vector address is expressed as  $H'0400 + ((\text{vector number}) \ll 1)$ .  $\ll 1$  indicates a one-bit left shift. For example, when DTVEC6 to DTVEC0 = H'10, the vector address is H'0420.

When the MSTPA6 bit in MSTPCRA is set to 1, the DTC operation stops at the end of a cycle and a transition is made to module stop mode. However, 1 cannot be written in the bit while the DTC is operating. For details, see sections 21A.5, 21B.5, Module Stop Mode.

MSTPCRA is initialized to H'3F by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bit 6—Module Stop (MSTPA6):** Specifies the DTC module stop mode.


**Bit 6**

<b>MSTPA6</b>	<b>Description</b>
0	DTC module stop mode cleared
1	DTC module stop mode set

## 8.3 Operation

### 8.3.1 Overview

When activated, the DTC reads register information that is already stored in memory and transfers data on the basis of that register information. After the data transfer, it writes updated register information back to memory. Pre-storage of register information in memory makes it possible to transfer data over any required number of channels. Setting the CHNE bit to 1 makes the DTC perform a number of transfers with a single activation.



**Figure 8.2 Flowchart of DTC Operation**

The DTC transfer mode can be normal mode, repeat mode, or block transfer mode.

The 24-bit SAR designates the DTC transfer source address and the 24-bit DAR designates the transfer destination address. After each transfer, SAR and DAR are independently incremented, decremented, or left fixed.

Table 8.2 outlines the functions of the DTC.

- Memory addresses are incremented or decremented by 1 or 2
- Up to 65,536 transfers possible
- Repeat mode
  - One transfer request transfers one byte or one word
  - Memory addresses are incremented or decremented by 1 or 2
  - After the specified number of transfers (1 to 256), the initial state resumes and operation continues
- Block transfer mode
  - One transfer request transfers a block of the specified size
  - Block size is from 1 to 256 bytes or words
  - Up to 65,536 transfers possible
  - A block area can be designated at either the source or destination

---

### 8.3.2 Activation Sources

The DTC operates when activated by an interrupt or by a write to DTVECR by software. An interrupt request can be directed to the CPU or DTC, as designated by the corresponding DTVECR bit. An interrupt becomes a DTC activation source when the corresponding bit is set to 1. The DTC becomes a CPU interrupt source when the bit is cleared to 0.


At the end of a data transfer (or the last consecutive transfer in the case of chain transfer), the DTC activation source or corresponding DTVECR bit is cleared. Table 8.3 shows activation sources and DTVECR clearance. The activation source flag, in the case of RXI0, for example, is the DTVECR bit of SCI0.



The DTC reads the start address of the register information from the vector address source. The DTC then reads the register information from that start address. The register information can be placed at predetermined addresses in the on-chip RAM. The start address of the register information should be an integral multiple of four.

The configuration of the vector address is the same in both normal\* and advanced mode. The same unit being used in both cases. These two bytes specify the lower bits of the address in the on-chip RAM.

Note: \* Not available in the H8S/2626 Group or H8S/2623 Group.




**Figure 8.4 Correspondence between DTC Vector Address and Register Information**

IRQ1		17	H'0422	DTCEA6
IRQ2		18	H'0424	DTCEA5
IRQ3		19	H'0426	DTCEA4
IRQ4		20	H'0428	DTCEA3
IRQ5		21	H'042A	DTCEA2
Reserved		22	H'042C	DTCEA1
		23	H'042E	DTCEA0
ADI (A/D conversion end)	A/D	28	H'0438	DTCEB6
TGI0A (GR0A compare match/ input capture)	TPU channel 0	32	H'0440	DTCEB5
TGI0B (GR0B compare match/ input capture)		33	H'0442	DTCEB4
TGI0C (GR0C compare match/ input capture)		34	H'0444	DTCEB3
TGI0D (GR0D compare match/ input capture)		35	H'0446	DTCEB2
TGI1A (GR1A compare match/ input capture)	TPU channel 1	40	H'0450	DTCEB1
TGI1B (GR1B compare match/ input capture)		41	H'0452	DTCEB0
TGI2A (GR2A compare match/ input capture)	TPU channel 2	44	H'0458	DTCEC7
TGI2B (GR2B compare match/ input capture)		45	H'045A	DTCEC6



TGI3D (GR3D compare match/ input capture)		51	H'0466	DTCEC2
TGI4A (GR4A compare match/ input capture)	TPU channel 4	56	H'0470	DTCEC1
TGI4B (GR4B compare match/ input capture)		57	H'0472	DTCEC0
TGI5A (GR5A compare match/ input capture)	TPU channel 5	60	H'0478	DTCED5
TGI5B (GR5B compare match/ input capture)		61	H'047A	DTCED4
Reserved	—	64	H'0480	DTCED3
		65	H'0482	DTCED2
		68	H'0488	DTCED1
		69	H'048A	DTCED0
		72	H'0490	DTCEE7
		73	H'0492	DTCEE6
		74	H'0494	DTCEE5
		75	H'0496	DTCEE4
RX10 (reception complete 0)	SCI channel 0	81	H'04A2	DTCEE3
TX10 (transmit data empty 0)		82	H'04A4	DTCEE2
RX11 (reception complete 1)	SCI channel 1	85	H'04AA	DTCEE1
TX11 (transmit data empty 1)		86	H'04AC	DTCEE0
RX12 (reception complete 2)	SCI channel 2	89	H'04B2	DTCEF7
TX12 (transmit data empty 2)		90	H'04B4	DTCEF6
RM0	HCAN	106	H'04D4	DTCEG5


Note: \* DTCE bits with no corresponding interrupt are reserved, and should be written to 0.



**Figure 8.5 Location of Register Information in Address Space**

**Table 8.5 Register Information in Normal Mode**

<b>Name</b>	<b>Abbreviation</b>	<b>Function</b>
DTC source address register	SAR	Designates source address
DTC destination address register	DAR	Designates destination address
DTC transfer count register A	CRA	Designates transfer count
DTC transfer count register B	CRB	Not used




**Figure 8.6 Memory Mapping in Normal Mode**

Table 8.6 lists the register information in repeat mode and figure 8.7 shows memory mapping in repeat mode.

**Table 8.6 Register Information in Repeat Mode**

Name	Abbreviation	Function
DTC source address register	SAR	Designates source address
DTC destination address register	DAR	Designates destination address
DTC transfer count register AH	CRAH	Holds number of transfers
DTC transfer count register AL	CRAL	Designates transfer count
DTC transfer count register B	CRB	Not used




**Figure 8.7 Memory Mapping in Repeat Mode**

From 1 to 65,536 transfers can be specified. Once the specified number of transfers has been completed, a CPU interrupt is requested.


Table 8.7 lists the register information in block transfer mode and figure 8.8 shows the register mapping in block transfer mode.

**Table 8.7 Register Information in Block Transfer Mode**

<b>Name</b>	<b>Abbreviation</b>	<b>Function</b>
DTC source address register	SAR	Designates source address
DTC destination address register	DAR	Designates destination address
DTC transfer count register AH	CRAH	Holds block size
DTC transfer count register AL	CRAL	Designates block size counter
DTC transfer count register B	CRB	Transfer count




**Figure 8.8 Memory Mapping in Block Transfer Mode**




**Figure 8.9 Chain Transfer Memory Map**

In the case of transfer with CHNE set to 1, an interrupt request to the CPU is not generated at the end of the specified number of transfers or by setting of the DISEL bit to 1, and the interrupt source flag for the activation source is not affected.




**Figure 8.10 DTC Operation Timing (Example in Normal Mode or Repeat Mode)**



**Figure 8.11 DTC Operation Timing (Example of Block Transfer Mode with Block Size of 2)**





**Figure 8.12 DTC Operation Timing (Example of Chain Transfer)**

### 8.3.10 Number of DTC Execution States

Table 8.8 lists execution statuses for a single DTC data transfer, and table 8.9 shows the states required for each execution status.

**Table 8.8 DTC Execution Statuses**

Mode	Register Information				
	Vector Read I	Read/Write J	Data Read K	Data Write L	Control M
Normal	1	6	1	1	3
Repeat	1	6	1	1	3
Block transfer	1	6	N	N	3

N: Block size (initial setting of CRAH and CRAL)

Register information read/write	$S_J$	1	1	2	2	2	3+m
Byte data read	$S_K$	1	1	2	2	2	3+m
Word data read	$S_K$	1	1	4	2	4	6+2m
Byte data write	$S_L$	1	1	2	2	2	3+m
Word data write	$S_L$	1	1	4	2	4	6+2m
Internal operation	$S_M$	1					

The number of execution states is calculated from the formula below. Note that  $\Sigma$  means the sum of all transfers activated by one activation event (the number in which the CHNE bit is set plus 1).

$$\text{Number of execution states} = I \cdot (S_I + 1) + \Sigma (J \cdot S_J + K \cdot S_K + L \cdot S_L) + M \cdot S_M$$

For example, when the DTC vector address table is located in on-chip ROM, normal mode is used, and data is transferred from the on-chip ROM to an internal I/O register, the time required for DTC operation is 14 states. The time from activation to the end of the data write is 11 states.

- [4] Set the enable bits for the interrupt sources to be used as the activation sources to 1. The DTC is activated when an interrupt used as an activation source is generated.
- [5] After the end of one data transfer, or after the specified number of data transfers have completed, the DTCE bit is cleared to 0 and a CPU interrupt is requested. If the DTC is to continue transferring data, set the DTCE bit to 1.

**Activation by Software:** The procedure for using the DTC with software activation is as follows.

- [1] Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in the on-chip memory.
- [2] Set the start address of the register information in the DTC vector address.
- [3] Check that the SWDTE bit is 0.
- [4] Write 1 to SWDTE bit and the vector number to DTVECR.
- [5] Check the vector number written to DTVECR.
- [6] After the end of one data transfer, if the DISEL bit is 0 and a CPU interrupt is not requested, the SWDTE bit is cleared to 0. If the DTC is to continue transferring data, set the SWDTE bit to 1. When the DISEL bit is 1, or after the specified number of data transfers have completed, the SWDTE bit is held at 1 and a CPU interrupt is requested.

any value. Set MRB for one data transfer by one interrupt (CIRVE = 0, DISLE = 0).  
SCI RDR address in SAR, the start address of the RAM area where the data will be  
DAR, and 128 (H'0080) in CRA. CRB can be set to any value.

- [2] Set the start address of the register information at the DTC vector address.
- [3] Set the corresponding bit in DTCER to 1.
- [4] Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the complete (RXI) interrupt. Since the generation of a receive error during the SCI reception operation will disable subsequent reception, the CPU should be enabled to accept receive interrupts.
- [5] Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is set. The RXI interrupt is generated, and the DTC is activated. The receive data is transferred to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag is automatically cleared to 0.
- [6] When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is cleared, the DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. The interrupt handling routine should perform wrap-up processing.

- [1] Perform settings for transfer to the PPG's NDR. Set MRA to source address increment (SM1 = 1, SM0 = 0), fixed destination address (DM1 = DM0 = 0), repeat mode (MD0 = 1), and word size (Sz = 1). Set the source side as a repeat area (DTS = 1), chain mode (CHNE = 1, DIESEL = 0). Set the data table start address in SAR, the address in DAR, and the data table size in CRAH and CRAL. CRB can be set to 0.
- [2] Perform settings for transfer to the TPU's TGR. Set MRA to source address increment (SM1 = 1, SM0 = 0), fixed destination address (DM1 = DM0 = 0), normal mode (MD0 = 0), and word size (Sz = 1). Set the data table start address in SAR, the address in DAR, and the data table size in CRA. CRB can be set to any value.
- [3] Locate the TPU transfer register information consecutively after the NDR transfer register information.
- [4] Set the start address of the NDR transfer register information to the DTC vector address.
- [5] Set the bit corresponding to TGIA in DTCER to 1.
- [6] Set TGRA as an output compare register (output disabled) with TIOR, and enable the output compare interrupt with TIER.
- [7] Set the initial output value in PODR, and the next output value in NDR. Set bits in NDER for which output is to be performed to 1. Using PCR, select the TPU compare register to be used as the output trigger.
- [8] Set the CST bit in TSTR to 1, and start the TCNT count operation.
- [9] Each time a TGRA compare match occurs, the next output value is transferred to PODR, and the set value of the next output trigger period is transferred to TGRA. The activation flag TGFA is cleared.
- [10] When the specified number of transfers are completed (the TPU transfer CRA value is 0), the TGFA flag is held at 1, the DTCE bit is cleared to 0, and a TGIA interrupt request is generated to the CPU. Termination processing should be performed in the interrupt handling routine.

0). Set the transfer source address (H'1000) in SAR, the destination address (H'2000) and 128 (H'8080) in CRA. Set 1 (H'0001) in CRB.

- [2] Set the start address of the register information at the DTC vector address (H'04C0).
- [3] Check that the SWDTE bit in DTVECR is 0. Check that there is currently no transfer by software.
- [4] Write 1 to the SWDTE bit and the vector number (H'60) to DTVECR. The write data is 0x00000060.
- [5] Read DTVECR again and check that it is set to the vector number (H'60). If it is not, it indicates that the write failed. This is presumably because an interrupt occurred between steps 3 and 4 and led to a different software activation. To activate this transfer, go back to step 4.
- [6] If the write was successful, the DTC is activated and a block of 128 bytes of data is transferred to the destination address.
- [7] After the transfer, an SWDTEND interrupt occurs. The interrupt handling routine sets the SWDTE bit to 0 and perform other wrap-up processing.

When the DISEL bit is 1 and one data transfer has ended, or the specified number of transfers have ended, after data transfer ends, the SWDTE bit is held at 1 and an SWDTEND interrupt is generated. The interrupt handling routine should clear the SWDTE bit to 0.

When the DTC is activated by software, an SWDTEND interrupt is not generated during transfer wait or during data transfer even if the SWDTE bit is set to 1.

## 8.5 Usage Notes

**Module Stop:** When the MSTPA6 bit in MSTPCRA is set to 1, the DTC clock stops, and the DTC enters the module stop state. However, 1 cannot be written in the MSTPA6 bit while the DTC is operating.

**On-Chip RAM:** The MRA, MRB, SAR, DAR, CRA, and CRB registers are all located in on-chip RAM. When the DTC is used, the RAME bit in SYSCR must not be cleared to 0.

**DTCE Bit Setting:** For DTCE bit setting, use bit manipulation instructions such as BCLR. If all interrupts are masked, multiple activation sources can be set at one time. After data transfer, data after executing a dummy read on the relevant register.





Table 9-1 summarizes the port functions. The pins of each port also have other functions. Each I/O port includes a data direction register (DDR) that controls input/output, a data register (DR) that stores output data, and a port register (PORT) used to read the pin states. The ports do not have a DR or DDR register.

Ports A to E have a built-in pull-up MOS function, and in addition to DR and DDR, have an input pull-up control register (PCR) to control the on/off state of MOS input pull-up.

Ports A to C include an open-drain control register (ODR) that controls the on/off state of output buffer PMOS.

Ports 10 to 13, A0 to A3, and B to E can drive a single TTL load and 50 pF capacitive load used as expansion bus control signal output pins. In other cases these ports, together with ports 14 to 17 and 3, can drive a single TTL load and 30 pF capacitive load. All the I/O ports can drive a Darlington transistor when in output mode. Ports 1, A, B, and C can drive an LED (10 mA current).

See appendix C, I/O Port Block Diagrams, for a block diagram of each port.


		P12/PO10/TIOCC0/ TCLKA/A22 P11/PO9/TIOCB0/A21 P10/PO8/TIOCA0/A20	
Port 4	• 8-bit input port	P47/AN7 P46/AN6 P45/AN5 P44/AN4 P43/AN3 P42/AN2 P41/AN1 P40/AN0	8-bit input port also functioning as A/D converter inputs (AN7 to AN0)
Port 9	• 8-bit input port	P97/AN15/DA3* <sup>1</sup> P96/AN14/DA2* <sup>1</sup> P95/AN13 P94/AN12 P93/AN11 P92/AN10 P91/AN9 P90/AN8	8-bit input port also functioning as A/D converter inputs (AN15 to AN8) and D/A converter analog (DA3, DA2)

	<ul style="list-style-type: none"> <li>8-bit I/O port</li> <li>Built-in MOS input pull-up</li> <li>Open-drain output capability</li> </ul>	PD7/A16/TIOCC5 PB6/A14/TIOCA5 PB5/A13/TIOCB4 PB4/A12/TIOCA4 PB3/A11/TIOCD3 PB2/A10/TIOCC3 PB1/A9/TIOCB3 PB0/A8/TIOCA3	8-bit I/O port also functioning as I/O pins (TIOCB5, TIOCA5, TIOCB4, TIOCA4, TIOCD3, TIOCC3, TIOCB3, TIOCA3) and address outputs (A15 to A8)	
Port C	<ul style="list-style-type: none"> <li>8-bit I/O port</li> <li>Built-in MOS input pull-up</li> <li>Open-drain output capability</li> </ul>	PC7/A7 PC6/A6 PC5/A5/SCK1/ $\overline{\text{IRQ5}}$ PC4/A4/RxD1 PC3/A3/TxD1 PC2/A2/SCK0/ $\overline{\text{IRQ4}}$ PC1/A1/RxD0 PC0/A0/TxD0	Address output (A7 to A0)	8-bit I/O port also functioning as SCI (channel 0, 1) I/O pins (TxD0, RxD0, SCK0, TxD1, RxD1, SCK1), interrupt input pins ( $\overline{\text{IRQ4}}$ , $\overline{\text{IRQ5}}$ ), and address outputs (A7 to A0)
Port D	<ul style="list-style-type: none"> <li>8-bit I/O port</li> <li>Built-in MOS input pull-up</li> </ul>	PD7/D15 PD6/D14 PD5/D13 PD4/D12 PD3/D11 PD2/D10 PD1/D9 PD0/D8	Data bus input/output	

Port F	• 8-bit I/O port	PF7/ $\phi$	When DDR = 0: input port When DDR = 1 (after reset): $\phi$ output	W 0 in W 1:
		PF6/ $\overline{AS}$ PF5/ $\overline{RD}$ PF4/ $\overline{HWR}$ PF3/ $\overline{LWR}/\overline{ADTRG}/\overline{IRQ3}$	$\overline{AS}$ , $\overline{RD}$ , $\overline{HWR}$ , $\overline{LWR}$ output $\overline{ADTRG}$ , $\overline{IRQ3}$ input	I/ A IF
		PF2/ $\overline{WAIT}/\overline{BREQO}$	When WAITE = 0 and BREQOE = 0 (after reset): I/O port When WAITE = 1 and BREQOE = 0: $\overline{WAIT}$ input When WAITE = 0 and BREQOE = 1: $\overline{BREQO}$ input	I/ A IF
		PF1/ $\overline{BACK}/\overline{BUZZ}^{*3}$ PF0/ $\overline{BREQ}/\overline{IRQ2}$	When BRLE = 0 (after reset): I/O port When BRLE = 1: $\overline{BREQ}$ input, $\overline{BACK}$ output, $\overline{BUZZ}$ output, $\overline{IRQ2}$ input	I/ B IF

- Notes:
1. DA3 and DA2 are outputs in the H8S/2626 Group only.
  2. In the H8S/2626 Group, PA5 and PA4 are OSC2 and OSC1, respectively.
  3. BUZZ output pin in the H8S/2626 Group only.

Figure 9.1 shows the port 1 pin configuration.



**Figure 9.1 Port 1 Pin Functions**

Note: \* Lower 16 bits of the address.

### Port 1 Data Direction Register (P1DDR)

Bit	:	7	6	5	4	3	2	1
		P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR
Initial value :		0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W

P1DDR is an 8-bit write-only register, the individual bits of which specify input or output pins of port 1. P1DDR cannot be read; if it is, an undefined value will be read.

Setting a P1DDR bit to 1 makes the corresponding port 1 pin an output pin, while clearing to 0 makes the pin an input pin.

P1DDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its previous value in software standby mode.

P1DR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

### Port 1 Register (PORT1)

Bit	:	7	6	5	4	3	2	1
		P17	P16	P15	P14	P13	P12	P11
Initial value :		—*	—*	—*	—*	—*	—*	—*
R/W	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins P17 to P10.

PORT1 is an 8-bit read-only register that shows the pin states. It cannot be written to. Output data for the port 1 pins (P17 to P10) must always be performed on P1DR.

If a port 1 read is performed while P1DDR bits are set to 1, the P1DR values are read. If a port 1 read is performed while P1DDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORT1 contents are determined by the pin states. P1DDR and P1DR are initialized. PORT1 retains its prior state in software standby mode.

**Pin****Selection Method and Pin Functions**P17/PO15/  
TIOCB2/TCLKD

The pin function is switched as shown below according to the combination of the TPU channel 2 setting (by bits MD3 to MD0 in TMDR2, bits IOB3 to IOB0 in TIOR2, and bits CCLR1 and CCLR0 in TCR2), bits TPSC2 to TPSC0 in TPCR0 and TPCR5, bit NDER15 in NDERH, and bit P17DDR.

TPU Channel 2 Setting	Table Below (1)	Table Below (2)	
P17DDR	—	0	1
NDER15	—	—	0
Pin function	TIOCB2 output	P17 input	P17 output
		TIOCB2 input	
TCLKD input <sup>*2</sup>			

- Notes: 1. TIOCB2 input when MD3 to MD0 = B'0000 or B'01xx, and P17DDR = 1.
2. TCLKD input when the setting for either TPCR0 or TPCR5 is phase compare mode to TPSC0 = B'111.
- TCLKD input when channels 2 and 4 are set to phase compare mode.

TPU Channel 2 Setting	(2)	(1)	(2)	(2)	(1)
MD3 to MD0	B'0000, B'01xx		B'0010		B'0011
IOB3 to IOB0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	—	B'xx00	Other than B'0000
CCLR1, CCLR0	—	—	—	—	Other than B'10
Output function	—	Output compare output	—	—	PWM mode 2 output



NDER14	—	—	0
Pin function	TIOCA2 output	P16 input	P16 output
		TIOCA2 input	
IRQ1 input			

TPU Channel 2 Setting	(2)	(1)	(2)	(1)	(1)
MD3 to MD0	B'0000, B'01xx		B'001x	B'0010	B'
IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	B'xx00	Other than B'	
CCLR1, CCLR0	—	—	—	—	Other than B'
Output function	—	Output compare output	—	PWM mode 1 output <sup>*2</sup>	PWM mode 2 output

Notes: 1. TIOCA2 input when MD3 to MD0 = B'0000 or B'01xx, and MD3 = 1.

2. TIOCB2 output is disabled.

NDER13	—	—	0
Pin function	TIOCB1 output	P15 input	P15 output
		TIOCB1 input	
	TCLKC input *2		

- Notes: 1. TIOCB1 input when MD3 to MD0 = B'0000 or B'01xx, and IOB0 = B'10xx.
2. TCLKC input when the setting for either TCR0 or TCR2 to TPSC0 = B'110; or when the setting for either TCR4 or TPSC2 to TPSC0 = B'101.
- TCLKC input when channels 2 and 4 are set to phase compare mode.

TPU Channel 1 Setting	(2)	(1)	(2)	(2)	(1)
MD3 to MD0	B'0000, B'01xx		B'0010		B'0011
IOB3 to IOB0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	—	B'xx00	Other than B'10
CCLR1, CCLR0	—	—	—	—	Other than B'10
Output function	—	Output compare output	—	—	PWM mode 2 output

NDER12	—	—	0
Pin function	TIOCA1 output	P14 input	P14 output
		TIOCA1 input	
IRQ0 input			

TPU Channel 1 Setting	(2)	(1)	(2)	(1)	(1)
MD3 to MD0	B'0000, B'01xx	B'001x	B'0010	B'0010	B'0010
IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	B'xx00	Other than B'xx00	Other than B'xx00
CCLR1, CCLR0	—	—	—	—	Other than B'0000
Output function	—	Output compare output	—	PWM mode 1 output <sup>*2</sup>	PWM mode 2 output

- Notes: 1. TIOCA1 input when MD3 to MD0 = B'0000 or B'01xx, and IOA0 = B'10xx.  
2. TIOCB1 output is disabled.

TPU Channel 0 Setting	Table Below (1)	Table Below (2)		
P13DDR	—	0	1	1
NDER11	—	—	0	1
Pin function	TIOCD0 output	P13 input	P13 output	PO11 output
		TIOCD0 input <sup>*1</sup>		
	TCLKB input <sup>*2</sup>			

Operating mode	Mode 7			
AE3 to AE0	—			
TPU Channel 0 Setting	Table Below (1)	Table Below (2)		
P13DDR	—	0	1	
NDER11	—	—	0	
Pin function	TIOCD0 output	P13 input	P13 output	PO11 output
		TIOCD0 input <sup>*1</sup>		
	TCLKB input <sup>*2</sup>			

- Notes: 1. TIOCD0 input when MD3 to MD0 = B'0000, and IOD3 to IOD0 = B'10xx.
2. TCLKB input when the setting for TCR0 to TCR2 is: TPSC0 = B'101.  
TCLKB input when channels 1 and 5 are set to phase compare mode.

CCLR2 to CCLR0	—	—	—	—	Other than B'110
Output function	—	Output compare output	—	—	PWM mode 3 output

---

TPU Channel 0 Setting	Table Below (1)	Table Below (2)		
P12DDR	—	0	1	1
NDER10	—	—	0	1
Pin function	TIOCC0 output	P12 input	P12 output	PO10 output
		TIOCC0 input <sup>*1</sup>		
	TCLKA input <sup>*2</sup>			

Operating mode	Mode 7			
AE3 to AE0	—			
TPU Channel 0 Setting	Table Below (1)	Table Below (2)		
P12DDR	—	0	1	
NDER10	—	—	0	
Pin function	TIOCC0 output	P12 input	P12 output	PC
		TIOCC0 input <sup>*1</sup>		
	TCLKA input <sup>*2</sup>			



TPU Channel 0 Setting	Table Below (1)	Table Below (2)		
P11DDR	—	0	1	1
NDER9	—	—	0	1
Pin function	TIOCB0 output	P11 input	P11 output	PO9 output
		TIOCB0 input*		

Operating mode	Mode 7			
AE3 to AE0	—			
TPU Channel 0 Setting	Table Below (1)	Table Below (2)		
P11DDR	—	0	1	
NDER9	—	—	0	
Pin function	TIOCB0 output	P11 input	P11 output	P11 output
		TIOCB0 input*		

Note: \* TIOCB0 input when MD3 to MD0 = B'0000, and IOB3 to IOB0 = B'10xx.




CCLR2 to CCLR0	—	—	—	—	Other than B'010
Output function	—	Output compare output	—	—	PWM mode 3 output

TPU Channel 0 Setting	Table Below (1)	Table Below (2)		
P10DDR	—	0	1	1
NDER8	—	—	0	1
Pin function	TIOCA0 output	P10 input	P10 output	PO8 output
		TIOCA0 input*1		

Operating mode	Mode 7			
AE3 to AE0	—			
TPU Channel 0 Setting	Table Below (1)	Table Below (2)		
P10DDR	—	0	1	
NDER8	—	—	0	
Pin function	TIOCA0 output	P10 input	P10 output	P10 output
		TIOCA0 input*1		

CCLR2 to CCLR0	—	—	—	—	Other than B'001
Output function	—	Output compare output	—	PWM mode 1 output <sup>*2</sup>	PWM mode 2 output

- Notes:
1. TIOCA0 input when MD3 to MD0 = B'0000, and IOA3 to IOA0 = B'10xx.
  2. TIOCB0 output is disabled.
-



**Figure 9.2 Port 4 Pin Functions**

Note: \* Lower 16 bits of the address.

**Port 4 Register (PORT4):** The pin states are always read when a port 4 read is performed.


Bit	:	7	6	5	4	3	2	1
		P47	P46	P45	P44	P43	P42	P41
Initial value :		—*	—*	—*	—*	—*	—*	—*
R/W	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins P47 to P40.

### 9.3.3 Pin Functions

Port 4 pins also function as A/D converter analog input pins (AN0 to AN7).

### Port 9 pins



Note: \* DA3 and DA2 are outputs in the H8S/2626 Group only.

**Figure 9.3 Port 9 Pin Functions**

Note: \* Lower 16 bits of the address.

**Port 9 Register (PORT9):** The pin states are always read when a port 9 read is performed.

Bit	:	7	6	5	4	3	2	1
		P97	P96	P95	P94	P93	P92	P91
Initial value	:	—*	—*	—*	—*	—*	—*	—*
R/W	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins P97 to P90.

### 9.4.3 Pin Functions

Port 9 pins also function as A/D converter analog input pins (AN8 to AN15) and D/A converter analog output pins (DA3, DA2).


## 9.5 Port A

### 9.5.1 Overview

Port A is a 6-bit I/O port. Port A pins also function as address bus outputs and SCI2 I/O pins (SCK2, Rx2, and Tx2). The pin functions change according to the operating mode.

Port A has a built-in MOS input pull-up function that can be controlled by software.

Figure 9.4 shows the port A pin configuration.



**Figure 9.4 Port A Pin Functions**

## 9.5.2 Register Configuration

Table 9.6 shows the port A register configuration.

**Table 9.6 Port A Registers**

Name	Abbreviation	R/W	Initial Value <sup>*2</sup>	Address
Port A data direction register	PADDR	W	H'0	H'00000000
Port A data register	PADR	R/W	H'0	H'00000000
Port A register	PORTA	R	Undefined	H'00000000
Port A MOS pull-up control register	PAPCR	R/W	H'0	H'00000000
Port A open-drain control register	PAODR	R/W	H'0	H'00000000

Notes: 1. Lower 16 bits of the address.

2. Value of bits 3 to 0.



PADDR is an 8-bit write-only register, the individual bits of which specify input or output pins of port A. PADDR cannot be read; if it is, an undefined value will be read.

Bits 7 and 6 are reserved; they return an undetermined value if read.

PADDR is initialized to H'0 (bits 5 to 0) by a reset, and in hardware standby mode. It returns the prior state in software standby mode. The OPE bit in SBYCR is used to select whether the output pins retain their output state or become high-impedance when a transition is made in software standby mode.

- Modes 4 to 6

The corresponding port A pins become address outputs in accordance with the settings of bits AE3 to AE0 in PFCR, irrespective of the value of bits PA5DDR to PA0DDR. When not used as address outputs, setting a PADDR bit to 1 makes the corresponding port A pin an output port, while clearing the bit to 0 makes the pin an input port.

- Mode 7

Setting a PADDR bit to 1 makes the corresponding port A pin an output port, while clearing the bit to 0 makes the pin an input port.

### Port A Data Register (PADR)

Bit	:	7	6	5	4	3	2	1
		—	—	PA5DR*	PA4DR*	PA3DR	PA2DR	PA1DR
Initial value	:	Undefined	Undefined	0	0	0	0	0
R/W	:	—	—	R/W	R/W	R/W	R/W	R/W

Note: \* In the H8S/2626 Group bits 5 and 4 are reserved, and will return an undefined value if read.

Bit	:	7	6	5	4	3	2	1
		—	—	PA5*2	PA4*2	PA3	PA2	PA1
Initial value	:	Undefined	Undefined	—*1	—*1	—*1	—*1	—*1
R/W	:	—	—	R	R	R	R	R

Notes: 1. Determined by state of pins PA5 to PA0.

2. In the H8S/2626 Group bits 5 and 4 are reserved, and will return an undefined read.

PORTA is an 8-bit read-only register that shows the pin states. It cannot be written to. The output data for the port A pins (PA5 to PA0) must always be performed on PADDR.

Bits 7 and 6 are reserved; they return an undetermined value if read, and cannot be modified.

If a port A read is performed while PADDR bits are set to 1, the PADDR values are read. If a port A read is performed while PADDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORTA contents are determined by the pin states. After a reset, PADDR and PADR are initialized. PORTA retains its prior state in software standby mode.

### Port A MOS Pull-Up Control Register (PAPCR)

Bit	:	7	6	5	4	3	2	1
		—	—	PA5PCR*	PA4PCR*	PA3PCR	PA2PCR	PA1PCR
Initial value	:	Undefined	Undefined	0	0	0	0	0
R/W	:	—	—	R/W	R/W	R/W	R/W	R/W

Note: \* In the H8S/2626 Group bits 5 and 4 are reserved, and will return an undefined read.

PAPCR is an 8-bit readable/writable register that controls the MOS input pull-up function. The pull-up function is incorporated into port A on an individual bit basis.

PAPCR is initialized to H'0 (bits 5 to 0) by a reset, and in hardware standby mode. It returns the prior state in software standby mode.

### Port A Open Drain Control Register (PAODR)

Bit	:	7	6	5	4	3	2	1
		—	—	PA5ODR*	PA4ODR*	PA3ODR	PA2ODR	PA1ODR
Initial value	:	Undefined	Undefined	0	0	0	0	0
R/W	:	—	—	R/W	R/W	R/W	R/W	R/W

Note: \* In the H8S/2626 Group bits 5 and 4 are reserved, and will return an undefined value if read.

PAODR is an 8-bit readable/writable register that controls whether PMOS is on or off for each port A pin (PA5 to PA0).

Bits 7 and 6 are reserved; they return an undetermined value if read, and cannot be modified.

When pins are not address outputs in accordance with the setting of bits AE3 to AE0 in the PAENR register, setting a PAODR bit makes the corresponding port A pin an NMOS open-drain output. Clearing the bit to 0 makes the pin a CMOS output.

PAODR is initialized to H'0 (bits 3 to 0) by a reset, and in hardware standby mode. It returns the prior state in software standby mode.

PA3

PA5DDR	0	1
Pin function	PA5 input	PA5 output

Note: \* In the H8S/2626 Group, PA5 is OSC2.

PA4\*

The pin function is switched as shown below according to bit PA4DDR.

PA4DDR	0	1
Pin function	PA4 input	PA4 output

Note: \* In the H8S/2626 Group, PA4 is OSC1.

PA3/A19/SCK2

The pin function is switched as shown below according to the operating mode bits AE3 to AE0 in PFCR, bit C/ $\bar{A}$  in SMR and bits CKE0 and CKE1 in SCI2, and bit PA3DDR.

Operating mode	Modes 4 to 6					
AE3 to AE0	B'0000 to B'1011					B'1100
CKE1	0			1		
C/ $\bar{A}$	0			1		
CKE0	0		1		—	
PA3DDR	0	1	—	—	—	
Pin function	PA3 input	PA3 output	SCK2 output	SCK2 output	SCK2 input	A19

Operating mode	Mode 7				
CKE1	0				
C/ $\bar{A}$	0				1
CKE0	0		1		—
PA3DDR	0	1	—	—	
Pin function	PA3 input	PA3 output	SCK2 output	SCK2 output	

Pin function	PA2 input	PA2 output	TxD2 input	PA1
Operating mode	Mode 7			
RE	0			
PA2DDR	0	1		
Pin function	PA2 input	PA2 output		RxD

PA1/A17/TxD2 The pin function is switched as shown below according to the operation mode bits AE3 to AE0 in PFCR, bit TE in SCR of SCI2, and bit PA1DDR.

Operating mode	Modes 4 to 6			
AE3 to AE0	B'0000 to B'1001			B'1010
TE	0		1	
PA1DDR	0	1	—	
Pin function	PA1 input	PA1 output	TxD2 output	A17

Operating mode	Mode 7			
TE	0			
PA1DDR	0	1		
Pin function	PA1 input	PA1 output		TxD

Operating mode	Mode 7	
	PA0DDR	0
Pin function	PA0 input	PA0 output

---

In mode 7, if a pin is in the input state in accordance with the settings in the SCI's SC and SCR, and in DDR, setting the corresponding PAPCR bit to 1 turns on the MOS input for that pin.

The MOS input pull-up function is in the off state after a reset, and in hardware standby. The prior state is retained in software standby mode.

Table 9.8 summarizes the MOS input pull-up states.

**Table 9.8 MOS Input Pull-Up States (Port A)**


<b>Pin States</b>	<b>Power-On Reset</b>	<b>Hardware Standby Mode</b>	<b>Software Standby Mode</b>	<b>In Other Operations</b>
Address output or SCI output	OFF	OFF	OFF	OFF
Other than above			ON/OFF	ON/OFF

Legend:

OFF : MOS input pull-up is always off.

ON/OFF : On when PADDR = 0 and PAPCR = 1; otherwise off.

Figure 9.5 shows the port B pin configuration.



**Figure 9.5 Port B Pin Functions**



Port B register	PORTB	R	Undefined	H
Port B MOS pull-up control register	PBPCR	R/W	H'00	H
Port B open-drain control register	PBODR	R/W	H'00	H

Note: \* Lower 16 bits of the address.

### Port B Data Direction Register (PBDDR)

Bit	:	7	6	5	4	3	2	1							
		<table border="1"> <tr> <td>PB7DDR</td> <td>PB6DDR</td> <td>PB5DDR</td> <td>PB4DDR</td> <td>PB3DDR</td> <td>PB2DDR</td> <td>PB1DDR</td> </tr> </table>							PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR
PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR									
Initial value	:	0	0	0	0	0	0	0							
R/W	:	W	W	W	W	W	W	W							

PBDDR is an 8-bit write-only register, the individual bits of which specify input or output pins of port B. PBDDR cannot be read; if it is, an undefined value will be read.

PBDDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its previous value in software standby mode. The OPE bit in SBYCR is used to select whether the address outputs retain their output state or become high-impedance when a transition is made to software standby mode.

- Modes 4 to 6

The corresponding port B pins become address outputs in accordance with the settings of the OPE bit in SBYCR, irrespective of the value of the PBDDR bits. When pins are address outputs, setting a PBDDR bit to 1 makes the corresponding port B pin an output port, while clearing the bit to 0 makes the pin an input port.

- Mode 7

Setting a PBDDR bit to 1 makes the corresponding port B pin an output port, while clearing the bit to 0 makes the pin an input port.

PB0). PBDR is initialized to H'00 by a reset, and in hardware standby mode. It retains state in software standby mode.

### Port B Register (PORTB)

Bit	:	7	6	5	4	3	2	1
		PB7	PB6	PB5	PB4	PB3	PB2	PB1
Initial value :		—*	—*	—*	—*	—*	—*	—*
R/W	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins PB7 to PB0.

PORTB is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing output data for the port B pins (PB7 to PB0) must always be performed on PBDR.

If a port B read is performed while PBDDR bits are set to 1, the PBDR values are read. If a port B read is performed while PBDDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORTB contents are determined by the pin states. After a reset, PBDDR and PBDR are initialized. PORTB retains its prior state in software standby mode.

### Port B MOS Pull-Up Control Register (PBPCR)

Bit	:	7	6	5	4	3	2	1
		PB7PCR	PB6PCR	PB5PCR	PB4PCR	PB3PCR	PB2PCR	PB1PCR
Initial value :		0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PBPCR is an 8-bit readable/writable register that controls the MOS input pull-up function. Writing 1 to a bit enables the pull-up function for the corresponding pin. Writing 0 to a bit disables the pull-up function for the corresponding pin.

## Port B Open Drain Control Register (PBODR)

Bit	:	7	6	5	4	3	2	1
		PB7ODR	PB6ODR	PB5ODR	PB4ODR	PB3ODR	PB2ODR	PB1ODR
Initial value :		0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PBODR is an 8-bit readable/writable register that controls the PMOS on/off state for each pin (PB7 to PB0).

When pins are not address outputs in accordance with the setting of bits AE3 to AE0 in the ACR, setting a PBODR bit makes the corresponding port B pin an NMOS open-drain output. Clearing the bit to 0 makes the pin a CMOS output.

PBODR is initialized to H'00 by a reset, and in hardware standby mode. It retains its port B pin functions in software standby mode.

### 9.6.3 Pin Functions

Port B pins also function as TPU input/output pins (TIOCA3, TIOCB3, TIOCC3, TIOCA4, TIOCB4, TIOCA5, TIOCB5) and address bus output pins (A15 to A8). Port B pin functions are shown in table 9.10.

TPU channel 5 settings	(1) in table below	(2) in table below		
PB7DDR	—	0	1	
Pin function	TIOCB5 output	PB7 input	PB7 output	A15
		TIOCB5 input*		

Operating mode	Mode 7			
TPU channel 5 settings	(1) in table below	(2) in table below		
PB7DDR	—	0		
Pin function	TIOCB5 output	PB7 input	PB7 output	
		TIOCB5 input*		

TPU channel 5 settings	(2)	(1)	(2)	(2)	(1)
MD3 to MD0	B'0000, B'01xx		B'0010	B'0011	
IOB3 to IOB0	B'0000, B'0100, B'1xxx	B'0001 to B'0011, B'0101 to B'0111	—	B'xx00	Not B'10
CCLR1, CCLR0	—	—	—	—	Not B'10
Output function	—	Output compare output	—	—	PWM mode 2 output

Note: \* TIOCB5 input when MD3 to MD0 = B'0000 or B'01xx, and IOB3 to IOB0 = B'1xxx

PB6DDR	—	0	1	
Pin function	TIOCA5 output	PB6 input	PB6 output	A
		TIOCA5 input*1		

Operating mode	Mode 7			
TPU channel 5 settings	(1) in table below	(2) in table below		
PB6DDR	—	0		
Pin function	TIOCA5 output	PB6 input	PB6	
		TIOCA5 input*1		

TPU channel 5 settings	(2)	(1)	(2)	(1)	(1)
MD3 to MD0	B'0000, B'01xx		B'001x	B'0010	B'
IOA3 to IOA0	B'0000, B'0100, B'1xxx	B'0001 to B'0011, B'0101 to B'0111	B'xx00	Not B'xx00	Not
CCLR1, CCLR0	—	—	—	—	Not B'01
Output function	—	Output compare output	—	PWM mode 1 output*2	PWM mode 2 output

Notes: 1. TIOCA5 input when MD3 to MD0 = B'0000 or B'01xx, and IOA3 to IOA0 = B'0000 to B'0111.  
2. TIOCB5 is disabled for output.



PB5DDR	—	0	1	
Pin function	TIOCB4 output	PB5 input	PB5 output	A13
		TIOCB4 input*		

Operating mode	Mode 7			
TPU channel 4 settings	(1) in table below	(2) in table below		
PB5DDR	—	0		
Pin function	TIOCB4 output	PB5 input	PB5 output	
		TIOCB4 input*		

TPU channel 5 settings	(2)	(1)	(2)	(2)	(1)
MD3 to MD0	B'0000, B'01xx		B'0010	B'0011	
IOB3 to IOB0	B'0000, B'0100, B'1xxx	B'0001 to B'0011, B'0101 to B'0111	—	B'xx00	Not B'10xx
CCLR1, CCLR0	—	—	—	—	Not B'10
Output function	1	Output compare output	1	1	PWM mode 2 output

Note: \* TIOCB4 input when MD3 to MD0 = B'0000 or B'01xx, and IOB3 to IOB0 = B'10xx.

PB4DDR	—	0	1	
Pin function	TIOCA4 output	PB4 input	PB4 output	A
		TIOCA4 input*1		

Operating mode	Mode 7			
TPU channel 4 settings	(1) in table below	(2) in table below		
PB4DDR	—	0		
Pin function	TIOCA4 output	PB4 input	PB4	
		TIOCA4 input*1		

TPU channel 4 settings	(2)	(1)	(2)	(1)	(1)
MD3 to MD0	B'0000, B'01xx		B'001x	B'0010	B'
IOA3 to IOA0	B'0000, B'0100, B'1xxx	B'0001 to B'0011, B'0101 to B'0111	B'xx00	Not B'xx00	Not
CCLR1, CCLR0	—	—	—	—	Not B'01
Output function	—	Output compare output	—	PWM mode 1 output*2	PWM mode 2 output

Notes: 1. TIOCA4 input when MD3 to MD0 = B'0000 or B'01xx, and IOA3 to IOA0 = B'10xx.

2. TIOCB4 is disabled for output.



PB3DDR	—	0	1	
Pin function	TIOCD3 output	PB3 input	PB3 output	A1
		TIOCD3 input*		

Operating mode	Mode 7			
TPU channel 3 settings	(1) in table below	(2) in table below		
PB3DDR	—	0		
Pin function	TIOCD3 output	PB3 input	PB3 output	
		TIOCD3 input*		

TPU channel 3 settings	(2)	(1)	(2)	(2)	(1)
MD3 to MD0	B'0000		B'0010	B'0011	
IOD3 to IOD0	B'0000, B'0100, B'1xxx	B'0001 to B'0011, B'0101 to B'0111	—	B'xx00	Not B'1100
CCLR2 to CCLR0	—	—	—	—	Not B'1100
Output function	—	Output compare output	—	—	PWM mode 2 output

Note: \* TIOCD3 input when MD3 to MD0 = B'0000 or B'01xx, and IOD3 to IOD0 = B'10xx.



PB2DDR	—	0	1	
Pin function	TIOCC3 output	PB2 input	PB2 output	A
		TIOCC3 input*1		

Operating mode	Mode 7			
TPU channel 3 settings	(1) in table below	(2) in table below		
PB2DDR	—	0		
Pin function	TIOCC3 output	PB2 input	PB2	
		TIOCC3 input*1		

TPU channel 3 settings	(2)	(1)	(2)	(1)	(1)
MD3 to MD0	B'0000		B'001x	B'0010	B'
IOC3 to IOC0	B'0000, B'0100, B'1xxx	B'0001 to B'0011, B'0101 to B'0111	B'xx00	Not B'xx00	Not
CCLR2 to CCLR0	—	—	—	—	Not B'101
Output function	—	Output compare output	—	PWM mode 1 output*2	PWM mode 2 output

Notes: 1. TIOCC3 input when MD3 to MD0 = B'0000, and IOC3 to IOC0 = B'0000.  
2. TIOCD3 is disabled for output.

PB1DDR	—	0	1	
Pin function	TIOCB3 output	PB1 input	PB1 output	AS
		TIOCB3 input*		

Operating mode	Mode 7			
TPU channel 3 settings	(1) in table below	(2) in table below		
PB1DDR	—	0		
Pin function	TIOCB3 output	PB1 input	PB1 output	
		TIOCB3 input*		

TPU channel 3 settings	(2)	(1)	(2)	(2)	(1)
MD3 to MD0	B'0000		B'0010	B'0011	
IOB3 to IOB0	B'0000, B'0100, B'1xxx	B'0001 to B'0011, B'0101 to B'0111	—	B'xx00	Not B'0000
CCLR2 to CCLR0	—	—	—	—	Not B'010
Output function	—	Output compare output	—	—	PWM mode 2 output

Note: \* TIOCB3 input when MD3 to MD0 = B'0000, and IOB3 to IOB0 =

PB0DDR	—	0	1	
Pin function	TIOCA3 output	PB0 input	PB0 output	A
		TIOCA3 input*1		

Operating mode	Mode 7			
TPU channel 3 settings	(1) in table below	(2) in table below		
PB0DDR	—	0		
Pin function	TIOCA3 output	PB0 input	PB0	
		TIOCA3 input*1		

TPU channel 3 settings	(2)	(1)	(2)	(1)	(1)
MD3 to MD0	B'0000		B'001x	B'0010	B'
IOA3 to IOA0	B'0000, B'0100, B'1xxx	B'0001 to B'0011, B'0101 to B'0111	B'xx00	Not B'xx00	Not
CCLR2 to CCLR0	—	—	—	—	Not B'001
Output function	—	Output compare output	—	PWM mode 1 output*2	PWM mode 2 output

Notes: 1. TIOCA3 input when MD3 to MD0 = B'0000, and IOA3 to IOA0 = B'0000.  
2. TIOCB3 is disabled for output.



In mode 7, if a pin is in the input state in accordance with the settings in the TPU's TIC register, setting the corresponding PBPCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a reset, and in hardware standby mode. The prior state is retained in software standby mode.

Table 9.11 summarizes the MOS input pull-up states.

**Table 9.11 MOS Input Pull-Up States (Port B)**


<b>Pin States</b>	<b>Power-On Reset</b>	<b>Hardware Standby Mode</b>	<b>Software Standby Mode</b>	<b>In Other Operating Modes</b>
Address output or TPU output	OFF	OFF	OFF	OFF
Other than above			ON/OFF	ON/OFF

Legend:

OFF : MOS input pull-up is always off.

ON/OFF : On when PBDDR = 0 and PBPCR = 1; otherwise off.

Figure 9.6 shows the port C pin configuration.



**Figure 9.6 Port C Pin Functions**

Port C register	PORTC	R	Undefined	H'
Port C MOS pull-up control register	PCPCR	R/W	H'00	H'
Port C open-drain control register	PCODR	R/W	H'00	H'

Note: \* Lower 16 bits of the address.

### Port C Data Direction Register (PCDDR)

Bit	:	7	6	5	4	3	2	1
		PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR
Initial value	:	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W

PCDDR is an 8-bit write-only register, the individual bits of which specify input or output pins of port C. PCDDR cannot be read; if it is, an undefined value will be read.

PCDDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its previous value in software standby mode. As the SCI is initialized, pin states are determined by the PCDDR and PCDR specifications. The OPE bit in SBYCR is used to select whether the address outputs retain their output state or become high-impedance when a transition is made to software standby mode.

- Modes 4 and 5

The corresponding port C pins are address outputs irrespective of the value of the PCDDR bit.

- Mode 6

Setting a PCDDR bit to 1 makes the corresponding port C pin an address output, while clearing the bit to 0 makes the pin an input port.

- Mode 7

Setting a PCDDR bit to 1 makes the corresponding port C pin an output port, while clearing the bit to 0 makes the pin an input port.

PC0).

PCDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

### Port C Register (PORTC)

Bit	:	7	6	5	4	3	2	1
		PC7	PC6	PC5	PC4	PC3	PC2	PC1
Initial value :		—*	—*	—*	—*	—*	—*	—*
R/W	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins PC7 to PC0.

PORTC is an 8-bit read-only register that shows the pin states. It cannot be written to. Reading output data for the port C pins (PC7 to PC0) must always be performed on PCDR.

If a port C read is performed while PCDDR bits are set to 1, the PCDR values are read. If a port C read is performed while PCDDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORTC contents are determined by the pin states. PCDR and PCDDR are initialized. PORTC retains its prior state in software standby mode.

incorporated into port C on an individual bit basis.

In modes 6 and 7, if a pin is in the input state in accordance with the settings in the SCIPR and SCR, and in PCDDR, setting the corresponding PCPCR bit to 1 turns on the MOSFET pull-up for that pin.

PCPCR is initialized to H'00 by a reset, and in hardware standby mode. It retains its previous value in software standby mode.

### Port C Open Drain Control Register (PCODR)

Bit	:	7	6	5	4	3	2	1
		PC7ODR	PC6ODR	PC5ODR	PC4ODR	PC3ODR	PC2ODR	PC1ODR
Initial value :		0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PCODR is an 8-bit readable/writable register that controls the PMOS on/off status for each port C pin (PC7 to PC0).

If the setting of bits AE3 to AE0 in PFCR is other than address output, setting a PCODR bit to 1 makes the corresponding port C pin an NMOS open-drain output, while clearing the bit makes the pin a CMOS output.

PCODR is initialized to H'00 by a reset, and in hardware standby mode. It retains its previous value after a manual reset, and in software standby mode.



## PC7/A7

The pin function is switched as shown below according to the operating mode and bit PC7DDR.

Operating Mode	Modes 4 and 5	Mode 6		Mode 7
		0	1	
PC7DDR	—	0	1	0
Pin function	A7 output	PC7 input	A7 output	PC7 input

## PC6/A6

The pin function is switched as shown below according to the operating mode and bit PC6DDR.

Operating Mode	Modes 4 and 5	Mode 6		Mode 7
		0	1	
PC6DDR	—	0	1	0
Pin function	A6 output	PC6 input	A6 output	PC6 input

CKE0	—	0	1	—	—
Pin function	A5 output	PC5 input	SCK1 output	SCK1 output	SCK1 input
	$\overline{\text{IRQ5}}$ input				

Operating Mode	Mode 7				
CKE1	0				
C/ $\overline{\text{A}}$	0			1	
CKE0	0		1	—	
PC5DDR	0	1	—	—	
Pin function	PC5 input	PC5 output	SCK1 output	SCK1 output	
	$\overline{\text{IRQ5}}$ input				

Operating Mode	Mode 7		
RE	0		
PC4DDR	0	1	
Pin function	PC4 input	PC4 output	Rx

---

PC3/A3/TxD1

The pin function is switched as shown below according to the operating mode. The pin function is switched according to the operating mode bit TE in the SCI1's SCR, and bit PC3DDR.

Operating Mode	Modes 4 and 5	Mode 6	
PC3DDR	—	0	
TE	—	0	1
Pin function	A3 output	PC3 input	TxD1 output

Operating Mode	Mode 7		
TE	0		
PC3DDR	0	1	
Pin function	PC3 input	PC3 output	TxD

CKE0	—	0	1	—	—
Pin function	A2 output	PC2 input	SCK0 output	SCK0 output	SCK0 input
	$\overline{\text{IRQ4}}$ input				

Operating Mode	Mode 7				
CKE1	0				
C/ $\overline{\text{A}}$	0			1	
CKE0	0		1	—	
PC2DDR	0	1	—	—	
Pin function	PC2 input	PC2 output	SCK0 output	SCK0 output	
	$\overline{\text{IRQ4}}$ input				

Operating Mode	Mode 7		
RE	0		
PC1DDR	0	1	
Pin function	PC1 input	PC1 output	Rx

PC0/A0/TxD0

The pin function is switched as shown below according to the operating mode bit TE in the SCIO's SCR, and bit PC0DDR.

Operating Mode	Modes 4 and 5	Mode 6	
PC0DDR	—	0	
TE	—	0	1
Pin function	A0 output	PC0 input	TxD0 output

Operating Mode	Mode 7		
TE	0		
PC0DDR	0	1	
Pin function	PC0 input	PC0 output	TxD

The MOS input pull-up function is in the off state after a reset, and in hardware standby mode. The prior state is retained in software standby mode.

Table 9.14 summarizes the MOS input pull-up states.

**Table 9.14 MOS Input Pull-Up States (Port C)**


<b>Pin States</b>	<b>Power-On Reset</b>	<b>Hardware Standby Mode</b>	<b>Software Standby Mode</b>	<b>In Other Operat</b>
Address output	OFF	OFF	OFF	OFF
Other than above			ON/OFF	ON/OFF

Legend:

OFF : MOS input pull-up is always off.

ON/OFF : On when PCDDR = 0 and PCPCR = 1; otherwise off.

Figure 9.7 shows the port D pin configuration.



**Figure 9.7 Port D Pin Functions**

Port D register	PORTD	R	Undefined	H'
Port D MOS pull-up control register	PDPCR	R/W	H'00	H'

Note: \* Lower 16 bits of the address.

### Port D Data Direction Register (PDDDR)

Bit	:	7	6	5	4	3	2	1
		PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR
Initial value :		0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W

PDDDR is an 8-bit write-only register, the individual bits of which specify input or output pins of port D. PDDDR cannot be read; if it is, an undefined value will be read.

PDDDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its previous value in software standby mode.

- Modes 4 to 6

The input/output direction specification by PDDDR is ignored, and port D is automatically designated for data I/O.

- Mode 7

Setting a PDDDR bit to 1 makes the corresponding port D pin an output port, while setting the bit to 0 makes the pin an input port.



PD0).

PDDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

### Port D Register (PORTD)

Bit	:	7	6	5	4	3	2	1
		PD7	PD6	PD5	PD4	PD3	PD2	PD1
Initial value :		—*	—*	—*	—*	—*	—*	—*
R/W	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins PD7 to PD0.

PORTD is an 8-bit read-only register that shows the pin states. It cannot be written to. Reading output data for the port D pins (PD7 to PD0) must always be performed on PDDR.

If a port D read is performed while PDDDR bits are set to 1, the PDDR values are read. If a port D read is performed while PDDDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORTD contents are determined by the pin states. PDDDR and PDDR are initialized. PORTD retains its prior state in software standby mode.

incorporated into port D on an individual bit basis.

When a PDDDR bit is cleared to 0 (input port setting) in mode 7, setting the corresponding PDPCR bit to 1 turns on the MOS input pull-up for the corresponding pin.

PDPCR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior value in software standby mode.

### 9.8.3 Pin Functions

In modes 4 to 6, port D pins automatically function as data bus input/output pins (D15 to D8). In mode 7, each pin in port D functions as an input/output port, and input or output can be selected individually for each pin. Port D pin functions are shown in table 9.16.

**Table 9.16 Port D Pin Functions**

Pin	Selection Method and Pin Functions			
PD7/D15, PD6/D14, PD5/D13, PD4/D12, PD3/D11, PD2/D10, PD1/D9, PD0/D8	The pin function is switched as shown below according to the operating mode and PDDDR.			
	Operating mode	Modes 4 to 6		Mode 7
	PDnDDR	—	0	1
	Pin function	Data bus input/ output (D15 to D8)	PDn input	PDn output

The MOS input pull-up function is in the off state after a reset, and in hardware standby mode. The prior state is retained in software standby mode.

Table 9.17 summarizes the MOS input pull-up states.

**Table 9.17 MOS Input Pull-Up States (Port D)**


<b>Modes</b>	<b>Power-On Reset</b>	<b>Hardware Standby Mode</b>	<b>Software Standby Mode</b>	<b>In Other Operations</b>
4 to 6	OFF	OFF	OFF	OFF
7			ON/OFF	ON/OFF

Legend:

OFF : MOS input pull-up is always off.

ON/OFF : On when PDDDR = 0 and PDPCR = 1; otherwise off.

Figure 9.8 shows the port E pin configuration.



**Figure 9.8 Port E Pin Functions**

Port E register	PORTE	R	Undefined	H
Port E MOS pull-up control register	PEPCR	R/W	H'00	H

Note: \* Lower 16 bits of the address.

### Port E Data Direction Register (PEDDR)

Bit	:	7	6	5	4	3	2	1
		PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR
Initial value	:	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W

PEDDR is an 8-bit write-only register, the individual bits of which specify input or output direction for the pins of port E. PEDDR cannot be read; if it is, an undefined value will be read.

PEDDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its value in software standby mode.

- Modes 4 to 6

When 8-bit bus mode has been selected, port E pins function as I/O ports. Setting a PEDDR bit to 1 makes the corresponding port E pin an output port, while clearing the bit to 0 makes the pin an input port.

When 16-bit bus mode has been selected, the input/output direction specification bits are ignored, and port E is designated for data I/O.

For details of 8-bit and 16-bit bus modes, see section 7, Bus Controller.

- Mode 7

Setting a PEDDR bit to 1 makes the corresponding port E pin an output port, while clearing the bit to 0 makes the pin an input port.

PE0).

PEDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

### Port E Register (PORTE)

Bit	:	7	6	5	4	3	2	1
		PE7	PE6	PE5	PE4	PE3	PE2	PE1
Initial value	:	—*	—*	—*	—*	—*	—*	—*
R/W	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins PE7 to PE0.

PORTE is an 8-bit read-only register that shows the pin states. It cannot be written to. Valid output data for the port E pins (PE7 to PE0) must always be performed on PEDR.

If a port E read is performed while PEDDR bits are set to 1, the PEDR values are read. If a port E read is performed while PEDDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORTE contents are determined by the pin states. PEDDR and PEDR are initialized. PORTE retains its prior state in software standby mode.

incorporated into port E on an individual bit basis.

When a PEDDDR bit is cleared to 0 (input port setting) with 8-bit bus mode selected in modes 4 to 6, or in mode 7, setting the corresponding PEPCR bit to 1 turns on the MOS input pull-up resistor on the corresponding pin.

PEPCR is initialized to H'00 by a reset, and in hardware standby mode. It retains its previous value in software standby mode.

### 9.9.3 Pin Functions

Port E pins also function as data bus input/output pins (D7 to D0). If at least one of the areas in port E is designated as 16-bit bus space in modes 4 to 6, port E pins automatically function as data bus input/output pins. If all areas are designated as 8-bit bus space in modes 4 to 6, or in mode 7, each pin in port E functions as an input/output port, and input or output can be specified individually for each pin. Port E pin functions are shown in table 9.19.

**Table 9.19 Port E Pin Functions**

Pin	Selection Method and Pin Functions			
PE7/D7, PE6/D6, PE5/D5, PE4/D4, PE3/D3, PE2/D2, PE1/D1, PE0/D0	The pin function is switched as shown below according to the operating mode selected in the bus controller, ABWCR, and PEDDDR.			
	Operating mode	Modes 4 to 6		Mode 7
	ABWCR	H'FF		—
	PEnDDR	0	1	0
	Pin function	PEn input	PEn output	Data bus input/output (D7 to D0) PEn input

The MOS input pull-up function is in the off state after a reset, and in hardware standby mode. The prior state is retained in software standby mode.

Table 9.20 summarizes the MOS input pull-up states.

**Table 9.20 MOS Input Pull-Up States (Port E)**

<b>Modes</b>	<b>Power-On Reset</b>	<b>Hardware Standby Mode</b>	<b>Software Standby Mode</b>	<b>In Other Operat</b>
7	OFF	OFF	ON/OFF	ON/OFF
4 to 6	8-bit bus		OFF	OFF
	16-bit bus			

Legend:


OFF : MOS input pull-up is always off.

ON/OFF : On when PEDDR = 0 and PEPCR = 1; otherwise off.



Note: \* BUZZ output pin in the H8S/2626 Group only.

Figure 9.9 shows the port F pin configuration.



**Figure 9.9 Port F Pin Functions**

Port F register	PORTF	R	Undefined	H'
-----------------	-------	---	-----------	----

- Notes: 1. Lower 16 bits of the address.  
 2. Initial value depends on the mode.

### Port F Data Direction Register (PFDDR)

Bit	:	7	6	5	4	3	2	1
		PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR

Modes 4 to 6

Initial value :	1	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

Mode 7

Initial value :	0	0	0	0	0	0	0	0
R/W :	W	W	W	W	W	W	W	W

PFDDR is an 8-bit write-only register, the individual bits of which specify input or output pins of port F. PFDDR cannot be read; if it is, an undefined value will be read.

PFDDR is initialized by a reset, and in hardware standby mode, to H'80 in modes 4 to 6 and H'00 in mode 7. It retains its prior state in software standby mode. The OPE bit in SBYR to select whether the bus control output pins retain their output state or become high-impedance when a transition is made to software standby mode.

- Modes 4 to 6

Pin PF7 functions as the  $\phi$  output pin when the corresponding PFDDR bit is set to 1 and as an input port when the bit is cleared to 0.

The input/output direction specified by PFDDR is ignored for pins PF6 to PF3, which are automatically designated as bus control outputs ( $\overline{AS}$ ,  $\overline{RD}$ ,  $\overline{HWR}$ , and  $\overline{LWR}$ ).

Pins PF2 to PF0 are designated as bus control input/output pins ( $\overline{WAIT}$ ,  $\overline{BREQO}$ ,  $\overline{BREQI}$ ).

Bit	:	7	6	5	4	3	2	1
		—	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR
Initial value :		0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PFDR is an 8-bit readable/writable register that stores output data for the port F pins (PF7 to PF0).

PFDR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in software standby mode.

Bit 7 in PFDR is reserved, and only 0 may be written to it.

### Port F Register (PORTF)

Bit	:	7	6	5	4	3	2	1
		PF7	PF6	PF5	PF4	PF3	PF2	PF1
Initial value :		—*	—*	—*	—*	—*	—*	—*
R/W	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins PF7 to PF0.

PORTF is an 8-bit read-only register that shows the pin states. It cannot be written to. Reading output data for the port F pins (PF7 to PF0) must always be performed on PFDR.

If a port F read is performed while PFDDR bits are set to 1, the PFDR values are read. If a port F read is performed while PFDDR bits are cleared to 0, the pin states are read.

After a reset and in hardware standby mode, PORTF contents are determined by the pin states. PFDDR and PFDR are initialized. PORTF retains its prior state in software standby mode.

**Table 9.22 Port F Pin Functions**

Pin	Selection Method and Pin Functions		
PF7/ $\phi$	The pin function is switched as shown below according to bit PF7D		
	PF7DDR	0	1
	Pin function	PF7 input	$\phi$ output

PF6/ $\overline{AS}$	The pin function is switched as shown below according to the opera and bit PF6DDR.			
	Operating Mode	Modes 4 to 6	Mode 7	
	PF6DDR	—	0	
	Pin function	$\overline{AS}$ output	PF6 input	PF6

PF5/ $\overline{RD}$	The pin function is switched as shown below according to the opera and bit PF5DDR.			
	Operating Mode	Modes 4 to 6	Mode 7	
	PF5DDR	—	0	
	Pin function	$\overline{RD}$ output	PF5 input	PF5

PF4/ $\overline{HWR}$	The pin function is switched as shown below according to the opera and bit PF4DDR.			
	Operating Mode	Modes 4 to 6	Mode 7	
	PF4DDR	—	0	
	Pin function	$\overline{HWR}$ output	PF4 input	PF4

Pin function	LWR output	PF3 input	PF3 output	PF3 input
		ADTRG input* <sup>1</sup>		
		IRQ3 input* <sup>2</sup>		

- Notes: 1. ADTRG input when TRGS0 = TRGS1 = 1.  
2. When used as an external interrupt input pin, do not use this pin for another function.

PF2/WAIT/  
BREQO

The pin function is switched as shown below according to the component mode, the operating mode, and bits BREQOE, WAITE, ABW5 to ABW2, and PF2DDR.

Operating Mode	Modes 4 to 6				M
	BREQOE	0		1	
WAITE	0		1	—	
PF2DDR	0	1	—	—	0
Pin function	PF2 input	PF2 output	$\overline{\text{WAIT}}$ input	$\overline{\text{BREQO}}$ output	PF2 input

PF1/BACK/  
BUZZ\*

The pin function is switched as shown below according to the component mode, the operating mode, and bits BRLE, BUZZE, and PF1DDR.

Operating Mode	Modes 4 to 6				Mod
	BRLE	0		1	
BUZZE	0		1	—	0
PF1DDR	0	1	—	—	0
Pin function	PF1 input	PF1 output	BUZZ* output	$\overline{\text{BACK}}$ output	PF1 input

Note: \* BUZZ output pin in the H8S/2626 Group only.

	input	output	input	input
	IRQ2 input			

---

### 10.1.1 Features

- Maximum 16-pulse input/output
  - A total of 16 timer general registers (TGRs) are provided (four each for channels 1, 2, 4, and 5), each of which can be set independently as input capture register or output compare/register
  - TGRC and TGRD for channels 0 and 3 can also be used as buffer registers
- Selection of 8 counter input clocks for each channel
- The following operations can be set for each channel:
  - Waveform output at compare match: Selection of 0, 1, or toggle output
  - Input capture function: Selection of rising edge, falling edge, or both edge detection
  - Counter clear operation: Counter clearing possible by compare match or input capture
  - Synchronous operation:
    - Multiple timer counters (TCNT) can be written to simultaneously
    - Simultaneous clearing by compare match and input capture possible
    - Register simultaneous input/output possible by counter synchronous operation
  - PWM mode: Any PWM output duty can be set
  - Maximum of 15-phase PWM output possible by combination with synchronous operation
- Buffer operation settable for channels 0 and 3
  - Input capture register double-buffering possible
  - Automatic rewriting of output compare register possible
- Phase counting mode settable independently for each of channels 1, 2, 4, and 5
  - Two-phase encoder pulse up/down-count possible
- Cascaded operation
  - Channel 2 (channel 5) input clock operates as 32-bit counter by setting channel 4) overflow/underflow
- Fast access via internal 16-bit bus
  - Fast access is possible via a 16-bit bus interface

- Programmable pulse generator (PPG) output trigger can be generated
  - Channel 0 to 3 compare match/input capture signals can be used as PPG output
- A/D converter conversion start trigger can be generated
  - Channel 0 to 5 compare match A/input capture A signals can be used as A/D conversion start trigger
- Module stop mode can be set
  - As the initial setting, TPU operation is halted. Register access is enabled by exit stop mode.

Table 10.1 lists the functions of the TPU.




	TCLKD	TCLKB	TCLKC	TCLKA	TCLKE
General registers	TGR0A TGR0B	TGR1A TGR1B	TGR2A TGR2B	TGR3A TGR3B	TGR4A TGR4B
General registers/ buffer registers	TGR0C TGR0D	—	—	TGR3C TGR3D	—
I/O pins	TIOCA0 TIOCB0 TIOCC0 TIOCD0	TIOCA1 TIOCB1	TIOCA2 TIOCB2	TIOCA3 TIOCB3 TIOCC3 TIOCD3	TIOCA4 TIOCB4
Counter clear function	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
Compare match output	0 output	○	○	○	○
	1 output	○	○	○	○
	Toggle output	○	○	○	○
Input capture function	○	○	○	○	○
Synchronous operation	○	○	○	○	○
PWM mode	○	○	○	○	○
Phase counting mode	—	○	○	—	○
Buffer operation	○	—	—	○	—

PPG trigger	TGR0A/ TGR0B compare match or input capture	TGR1A/ TGR1B compare match or input capture	TGR2A/ TGR2B compare match or input capture	TGR3A/ TGR3B compare match or input capture	—	—
Interrupt sources	5 sources <ul style="list-style-type: none"> <li>• Compare match or input capture 0A</li> <li>• Compare match or input capture 0B</li> <li>• Compare match or input capture 0C</li> <li>• Compare match or input capture 0D</li> <li>• Overflow</li> </ul>	4 sources <ul style="list-style-type: none"> <li>• Compare match or input capture 1A</li> <li>• Compare match or input capture 1B</li> <li>• Overflow</li> <li>• Underflow</li> </ul>	4 sources <ul style="list-style-type: none"> <li>• Compare match or input capture 2A</li> <li>• Compare match or input capture 2B</li> <li>• Overflow</li> <li>• Underflow</li> </ul>	5 sources <ul style="list-style-type: none"> <li>• Compare match or input capture 3A</li> <li>• Compare match or input capture 3B</li> <li>• Compare match or input capture 3C</li> <li>• Compare match or input capture 3D</li> <li>• Overflow</li> </ul>	4 sources <ul style="list-style-type: none"> <li>• Compare match or input capture 4A</li> <li>• Compare match or input capture 4B</li> <li>• Overflow</li> <li>• Underflow</li> </ul>	4 s <ul style="list-style-type: none"> <li>• C</li> <li>m</li> <li>ir</li> <li>c</li> <li>C</li> <li>m</li> <li>ir</li> <li>c</li> <li>C</li> <li>L</li> </ul>

Legend:

○ : Possible

— : Not possible



**Figure 10.1 Block Diagram of TPU**

	Clock input B	TCLKB	Input	External clock B input pin (Channels 1 and 5 phase counting phase input)
	Clock input C	TCLKC	Input	External clock C input pin (Channels 2 and 4 phase counting phase input)
	Clock input D	TCLKD	Input	External clock D input pin (Channels 2 and 4 phase counting phase input)
0	Input capture/out compare match A0	TIOCA0	I/O	TGR0A input capture input/output output/PWM output pin
	Input capture/out compare match B0	TIOCB0	I/O	TGR0B input capture input/output output/PWM output pin
	Input capture/out compare match C0	TIOCC0	I/O	TGR0C input capture input/output output/PWM output pin
	Input capture/out compare match D0	TIOCD0	I/O	TGR0D input capture input/output output/PWM output pin
1	Input capture/out compare match A1	TIOCA1	I/O	TGR1A input capture input/output output/PWM output pin
	Input capture/out compare match B1	TIOCB1	I/O	TGR1B input capture input/output output/PWM output pin
2	Input capture/out compare match A2	TIOCA2	I/O	TGR2A input capture input/output output/PWM output pin
	Input capture/out compare match B2	TIOCB2	I/O	TGR2B input capture input/output output/PWM output pin

	compare match D3			output/PWM output pin
4	Input capture/out compare match A4	TIOCA4	I/O	TGR4A input capture input/output output/PWM output pin
	Input capture/out compare match B4	TIOCB4	I/O	TGR4B input capture input/output output/PWM output pin
5	Input capture/out compare match A5	TIOCA5	I/O	TGR5A input capture input/output output/PWM output pin
	Input capture/out compare match B5	TIOCB5	I/O	TGR5B input capture input/output output/PWM output pin

	Timer mode register 0	TMDR0	R/W	H'C0	H
	Timer I/O control register 0H	TIOR0H	R/W	H'00	H
	Timer I/O control register 0L	TIOR0L	R/W	H'00	H
	Timer interrupt enable register 0	TIER0	R/W	H'40	H
	Timer status register 0	TSR0	R/(W) <sup>*2</sup>	H'C0	H
	Timer counter 0	TCNT0	R/W	H'0000	H
	Timer general register 0A	TGR0A	R/W	H'FFFF	H
	Timer general register 0B	TGR0B	R/W	H'FFFF	H
	Timer general register 0C	TGR0C	R/W	H'FFFF	H
	Timer general register 0D	TGR0D	R/W	H'FFFF	H
1	Timer control register 1	TCR1	R/W	H'00	H
	Timer mode register 1	TMDR1	R/W	H'C0	H
	Timer I/O control register 1	TIOR1	R/W	H'00	H
	Timer interrupt enable register 1	TIER1	R/W	H'40	H
	Timer status register 1	TSR1	R/(W) <sup>*2</sup>	H'C0	H
	Timer counter 1	TCNT1	R/W	H'0000	H
	Timer general register 1A	TGR1A	R/W	H'FFFF	H
	Timer general register 1B	TGR1B	R/W	H'FFFF	H
2	Timer control register 2	TCR2	R/W	H'00	H
	Timer mode register 2	TMDR2	R/W	H'C0	H
	Timer I/O control register 2	TIOR2	R/W	H'00	H
	Timer interrupt enable register 2	TIER2	R/W	H'40	H
	Timer status register 2	TSR2	R/(W) <sup>*2</sup>	H'C0	H
	Timer counter 2	TCNT2	R/W	H'0000	H
	Timer general register 2A	TGR2A	R/W	H'FFFF	H
	Timer general register 2B	TGR2B	R/W	H'FFFF	H

	Timer counter 3	TCNT3	R/W	H'0000
	Timer general register 3A	TGR3A	R/W	H'FFFF
	Timer general register 3B	TGR3B	R/W	H'FFFF
	Timer general register 3C	TGR3C	R/W	H'FFFF
	Timer general register 3D	TGR3D	R/W	H'FFFF
4	Timer control register 4	TCR4	R/W	H'00
	Timer mode register 4	TMDR4	R/W	H'C0
	Timer I/O control register 4	TIOR4	R/W	H'00
	Timer interrupt enable register 4	TIER4	R/W	H'40
	Timer status register 4	TSR4	R/(W) <sup>*2</sup>	H'C0
	Timer counter 4	TCNT4	R/W	H'0000
	Timer general register 4A	TGR4A	R/W	H'FFFF
	Timer general register 4B	TGR4B	R/W	H'FFFF
5	Timer control register 5	TCR5	R/W	H'00
	Timer mode register 5	TMDR5	R/W	H'C0
	Timer I/O control register 5	TIOR5	R/W	H'00
	Timer interrupt enable register 5	TIER5	R/W	H'40
	Timer status register 5	TSR5	R/(W) <sup>*2</sup>	H'C0
	Timer counter 5	TCNT5	R/W	H'0000
	Timer general register 5A	TGR5A	R/W	H'FFFF
	Timer general register 5B	TGR5B	R/W	H'FFFF
All	Timer start register	TSTR	R/W	H'00
	Timer synchro register	TSYR	R/W	H'00
	Module stop control register A	MSTPCRA	R/W	H'3F

- Notes: 1. Lower 16 bits of the address.  
2. Only 0 can be written, for flag clearing.

	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1
Initial value :	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Channel 1: TCR1**

**Channel 2: TCR2**

**Channel 4: TCR4**

**Channel 5: TCR5**

Bit :	7	6	5	4	3	2	1
	—	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1
Initial value :	0	0	0	0	0	0	0
R/W :	—	R/W	R/W	R/W	R/W	R/W	R/W

The TCR registers are 8-bit registers that control the TCNT channels. The TPU has six registers, one for each of channels 0 to 5. The TCR registers are initialized to H'00 by a in hardware standby mode.

TCR register settings should be made only when TCNT operation is stopped.



			0	TCNT cleared by TGRB compare m capture
			1	TCNT cleared by counter clearing fo channel performing synchronous cle synchronous operation <sup>*1</sup>
1		0	0	TCNT clearing disabled
			1	TCNT cleared by TGRC compare m capture <sup>*2</sup>
		1	0	TCNT cleared by TGRD compare m capture <sup>*2</sup>
			1	TCNT cleared by counter clearing fo channel performing synchronous cle synchronous operation <sup>*1</sup>

Channel	Bit 7 Reserved <sup>*3</sup>	Bit 6 CCLR1	Bit 5 CCLR0	Description
1, 2, 4, 5	0	0	0	TCNT clearing disabled
			1	TCNT cleared by TGRA compare m capture
		1	0	TCNT cleared by TGRB compare m capture
			1	TCNT cleared by counter clearing fo channel performing synchronous cle synchronous operation <sup>*1</sup>

- Notes:
1. Synchronous operation setting is performed by setting the SYNC bit in TSY.
  2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.
  3. Bit 7 is reserved in channels 1, 2, 4, and 5. It is always read as 0 and cannot be modified.

1 — Count at falling edge

Note: Internal clock edge selection is valid when the input clock is  $\phi/4$  or slower. This is ignored if the input clock is  $\phi/1$ , or when overflow/underflow of another channel is

**Bits 2 to 0—Time Prescaler 2 to 0 (TPSC2 to TPSC0):** These bits select the TCNT clock. The clock source can be selected independently for each channel. Table 10.4 shows clock sources that can be set for each channel.

**Table 10.4 TPU Clock Sources**

Channel	Internal Clock							External Clock			
	$\phi/1$	$\phi/4$	$\phi/16$	$\phi/64$	$\phi/256$	$\phi/1024$	$\phi/4096$	TCLKA	TCLKB	TCLKC	TCLKD
0	○	○	○	○				○	○	○	○
1	○	○	○	○	○			○	○		
2	○	○	○	○		○		○	○	○	
3	○	○	○	○	○	○	○	○			
4	○	○	○	○		○		○		○	
5	○	○	○	○	○			○		○	○

Legend:

○ : Setting

Blank : No setting

		1	0	External clock: counts on TCLKB pin
			1	External clock: counts on TCLKD pin

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
1	0	0	0	Internal clock: counts on $\phi/1$
			1	Internal clock: counts on $\phi/4$
			1	Internal clock: counts on $\phi/16$
			1	Internal clock: counts on $\phi/64$
	1	0	0	External clock: counts on TCLKA pin
			1	External clock: counts on TCLKB pin
			1	Internal clock: counts on $\phi/256$
			1	Counts on TCNT2 overflow/underflow

Note: This setting is ignored when channel 1 is in phase counting mode.

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
2	0	0	0	Internal clock: counts on $\phi/1$
			1	Internal clock: counts on $\phi/4$
			1	Internal clock: counts on $\phi/16$
			1	Internal clock: counts on $\phi/64$
	1	0	0	External clock: counts on TCLKA pin
			1	External clock: counts on TCLKB pin
			1	External clock: counts on TCLKC pin
			1	Internal clock: counts on $\phi/1024$

Note: This setting is ignored when channel 2 is in phase counting mode.

			1	Internal clock: counts on $\phi/1024$
			0	Internal clock: counts on $\phi/256$
			1	Internal clock: counts on $\phi/4096$

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
4	0	0	0	Internal clock: counts on $\phi/1$
			1	Internal clock: counts on $\phi/4$
		1	0	Internal clock: counts on $\phi/16$
			1	Internal clock: counts on $\phi/64$
	1	0	0	External clock: counts on TCLKA pin
			1	External clock: counts on TCLKC pin
		1	0	Internal clock: counts on $\phi/1024$
			1	Counts on TCNT5 overflow/underflow

Note: This setting is ignored when channel 4 is in phase counting mode.

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
5	0	0	0	Internal clock: counts on $\phi/1$
			1	Internal clock: counts on $\phi/4$
		1	0	Internal clock: counts on $\phi/16$
			1	Internal clock: counts on $\phi/64$
	1	0	0	External clock: counts on TCLKA pin
			1	External clock: counts on TCLKC pin
		1	0	Internal clock: counts on $\phi/256$
			1	External clock: counts on TCLKD pin

Note: This setting is ignored when channel 5 is in phase counting mode.

**Channel 1: TMDR1**

**Channel 2: TMDR2**

**Channel 4: TMDR4**

**Channel 5: TMDR5**

Bit	:	7	6	5	4	3	2	1
		—	—	—	—	MD3	MD2	MD1
Initial value :		1	1	0	0	0	0	0
R/W	:	—	—	—	—	R/W	R/W	R/W

The TMDR registers are 8-bit readable/writable registers that are used to set the operation mode for each channel. The TPU has six TMDR registers, one for each channel. The TMDR registers are initialized to H'CO by a reset, and in hardware standby mode.

TMDR register settings should be made only when TCNT operation is stopped.

**Bits 7 and 6—Reserved:** These bits are always read as 1 and cannot be modified.

**Bit 5—Buffer Operation B (BFB):** Specifies whether TGRB is to operate in the normal mode. When TGRB and TGRD are to be used together for buffer operation. When TGRD is used as a timer register, TGRD input capture/output compare is not generated.

In channels 1, 2, 4, and 5, which have no TGRD, bit 5 is reserved. It is always read as 1 and cannot be modified.

Bit 5 BFB	Description
0	TGRB operates normally
1	TGRB and TGRD used together for buffer operation

0	TGRA operates normally
1	TGRA and TGRC used together for buffer operation

**Bits 3 to 0—Modes 3 to 0 (MD3 to MD0):** These bits are used to set the timer operation.

Bit 3 MD3*1	Bit 2 MD2*2	Bit 1 MD1	Bit 0 MD0	Description	
0	0	0	0	Normal operation	
			1	Reserved	
		1	0	PWM mode 1	
			1	PWM mode 2	
	1	0	0	0	Phase counting mode 1
				1	Phase counting mode 2
		1	0	0	Phase counting mode 3
				1	Phase counting mode 4
1	*	*	*	—	

- Notes:
1. MD3 is a reserved bit. In a write, it should always be written with 0.
  2. Phase counting mode cannot be set for channels 0 and 3. In this case, 0 should be written to MD2.

**Channel 5: TIOR5**

Bit	:	7	6	5	4	3	2	1
		IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1
Initial value	:	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Channel 0: TIOR0L****Channel 3: TIOR3L**

Bit	:	7	6	5	4	3	2	1
		IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1
Initial value	:	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

The TIOR registers are 8-bit registers that control the TGR registers. The TPU has eight registers, two each for channels 0 and 3, and one each for channels 1, 2, 4, and 5. The registers are initialized to H'00 by a reset, and in hardware standby mode.

Care is required since TIOR is affected by the TMDR setting. The initial output specification of TIOR is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Note that in PWM mode 2, the output at the point at which the counter is cleared to 0 is specified.

			1	compare register	Initial output is 0 output	0 output at compa
			1	0		1 output at compa
				1		Toggle output at c match
	1	0	0		Output disabled	
				1	Initial output is 1 output	0 output at compa
		1	0			1 output at compa
				1		Toggle output at c match
1	0	0	0	TGR0B is input capture register	Capture input source is TIOCB0 pin	Input capture at ri Input capture at fa Input capture at b
			1			
		1	*		Capture input source is channel 1/count clock	Input capture at T count-up/count-d
1	*	*	*			



			<u>1</u>		Initial output is 1	0 output at comp
		1	<u>0</u>		output	1 output at comp
			1			Toggle output at match
1	0	0	<u>0</u>	TGR0D	Capture input source is TIOCD0 pin	Input capture at
			1	is input capture register*2		Input capture at
		1	*			Input capture at
	1	*	*		Capture input source is channel 1/count clock	Input capture at count-up/count-down/count clock

- Notes:
1. When bits TPSC2 to TPSC0 in TCR1 are set to B'000 and  $\phi/1$  is used as the count clock, this setting is invalid and input capture is not generated.
  2. When the BFB bit in TMDR0 is set to 1 and TGR0D is used as a buffer register setting is invalid and input capture/output compare is not generated.

				1		Initial output is 1	0 output at compa
				1	0	output	1 output at compa
					1		Toggle output at c
							match
1	0	0	0	0	TGR1B	Capture input	Input capture at ri
				1	is input	source is	Input capture at fa
				1	capture	TIOCB1 pin	Input capture at b
					register		
				1	*	Capture input	Input capture at g
				1	*	source is TGR0C	of TGR0C compa
					*	compare match/	input capture
					*	input capture	

Channel	Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	Description		
2	0	0	0	0	TGR2B	Output disabled	(I
				1	is output	Initial output is 0	0 output at compa
				1	compare	output	1 output at compa
				1	register		Toggle output at c
							match
		1	0	0		Output disabled	
				1		Initial output is 1	0 output at compa
				1		output	1 output at compa
				1			Toggle output at c
							match
	1	*	0	0	TGR2B	Capture input	Input capture at ri
				1	is input	source is	Input capture at fa
				1	capture	TIOCB2 pin	Input capture at b
					register		

	1	0	0			Output disabled	
			1			Initial output is 1	0 output at comp
		1	0			output	1 output at comp
			1				Toggle output at match
1	0	0	0	TGR3B	Capture input		Input capture at
			1	is input	source is		Input capture at
		1	*	capture	TIOCB3 pin		Input capture at
		1	*	register	Capture input		Input capture at
	1	*	*		source is channel		count-up/count-c
					4/count clock		

						Initial output is 1	0 output at compa
						output	1 output at compa
							Toggle output at c
							match
1	0	0	0	TGR3D	Capture input	source is	Input capture at ri
				is input	source is	TIOCD3 pin	Input capture at fa
				capture			Input capture at b
				register*2			
					Capture input	source is channel	Input capture at T
					source is channel	4/count clock	count-up/count-d

- Notes:
1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and  $\phi/1$  is used as the count clock, this setting is invalid and input capture is not generated.
  2. When the BFB bit in TMDR3 is set to 1 and TGR3D is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

				1		Initial output is 1	0 output at comp
				1	0	output	1 output at comp
					1		Toggle output at match
1	0	0	0	0	1	TGR4B is input capture register	Input capture at
					1		Input capture at
				1	*		Input capture at
	1	*	*			Capture input source is TGR3C compare match/ input capture	Input capture at of TGR3C compare match/ input capture

Channel	Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	Description		
5	0	0	0	0	TGR5B is output compare register	Output disabled	
				1		Initial output is 0 output	0 output at comp
			1	0			1 output at comp
				1			Toggle output at match
		1	0	0		Output disabled	
				1		Initial output is 1 output	0 output at comp
			1	0			1 output at comp
				1			Toggle output at match
1	*	0	0	0	TGR5B is input capture register	Capture input source is TIOCB5 pin	Input capture at
				1			Input capture at
			1	*			Input capture at

			1	compare register	Initial output is 0 output	0 output at compa
			1			1 output at compa
			1			Toggle output at c match
	1	0	0		Output disabled	
			1		Initial output is 1 output	0 output at compa
		1	0			1 output at compa
			1			Toggle output at c match
1	0	0	0	TGR0A is input capture register	Capture input source is TIOCA0 pin	Input capture at ri Input capture at fa Input capture at b
			1			
		1	*			
	1	*	*		Capture input source is channel 1/count clock	Input capture at T count-up/count-d

					Output disabled	
			0	0		
			1	0	Initial output is 1	0 output at comp
			1	0	output	1 output at comp
				1		Toggle output at match
1	0	0	0	0	TGR0C is input capture register*1	Input capture at
				1		Input capture at
			1	*		Input capture at
	1	*	*	*	Capture input source is channel 1/count clock	Input capture at count-up/count-down

Note: 1. When the BFA bit in TMDR0 is set to 1 and TGR0C is used as a buffer register, setting is invalid and input capture/output compare is not generated.

	1	0	0	1		Output disabled	0 output at compare match
				1		Initial output is 1 output	1 output at compare match
				1			Toggle output at compare match
1	0	0	0	1	TGR1A is input capture register	Capture input source is TIOCA1 pin	Input capture at compare match
				1	*		Input capture at compare match
	1	*	*			Capture input source is TGR0A compare match/input capture	Input capture at compare match of channel 0/TGR0A compare match/input capture

Channel	Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	Description		
2	0	0	0	0	TGR2A is output compare register	Output disabled	(Initial output is 0 output)
				1		Initial output is 0 output	0 output at compare match
			1	0			1 output at compare match
				1			Toggle output at compare match
		1	0	0		Output disabled	
				1		Initial output is 1 output	0 output at compare match
			1	0			1 output at compare match
				1			Toggle output at compare match
1	*		0	0	TGR2A is input capture register	Capture input source is TIOCA2 pin	Input capture at compare match
				1	*		Input capture at compare match
			1	*			Input capture at compare match



			1	0	0		Output disabled	
					1		Initial output is 1	0 output at comp
			1	0	0		output	1 output at comp
					1			Toggle output at match
1	0	0	0	0	1	TGR3A is input capture register	Capture input source is TIOCA3 pin	Input capture at
			1	*	*			Input capture at
			1	*	*		Capture input source is channel 4/count clock	Input capture at count-up/count-down

	1	0	0		Output disabled	
			1		Initial output is 1	0 output at compa
		1	0		output	1 output at compa
			1			Toggle output at c
						match
1	0	0	0	TGR3C	Capture input	Input capture at ri
			1	is input	source is	Input capture at fa
				capture	TIOCC3 pin	Input capture at b
		1	*	register* <sup>1</sup>		
	1	*	*		Capture input	Input capture at T
					source is channel	count-up/count-d
					4/count clock	

Note: 1. When the BFA bit in TMDR3 is set to 1 and TGR3C is used as a buffer register, the output compare setting is invalid and input capture/output compare is not generated.

		1	0	0			Output disabled	
				1			Initial output is 1	0 output at comp
		1	0	0			output	1 output at comp
				1				Toggle output at match
1	0	0	0	0	TGR4A	Capture input	source is	Input capture at
				1	is input	TIOCA4 pin		Input capture at
		1	*	*	capture			Input capture at
		1	*	*	register	Capture input	source is TGR3A	Input capture at
						compare match/	of TGR3A comp	input capture
						input capture		

Channel	Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	Description		
5	0	0	0	0	TGR5A	Output disabled	
				1	is output	Initial output is 0	0 output at comp
			1	0	compare	output	1 output at comp
				1	register		Toggle output at match
		1	0	0		Output disabled	
				1		Initial output is 1	0 output at comp
		1	0	0		output	1 output at comp
				1			Toggle output at match
	1	*	0	0	TGR5A	Capture input	Input capture at
				1	is input	source is	Input capture at
		1	*	*	capture	TIOCA5 pin	Input capture at
					register		

**Channel 1: TIER1**

**Channel 2: TIER2**

**Channel 4: TIER4**

**Channel 5: TIER5**

Bit	:	7	6	5	4	3	2	1
		TTGE	—	TCIEU	TCIEV	—	—	TGIEB
Initial value :		0	1	0	0	0	0	0
R/W	:	R/W	—	R/W	R/W	—	—	R/W

The TIER registers are 8-bit registers that control enabling or disabling of interrupt requests for each channel. The TPU has six TIER registers, one for each channel. The TIER registers are initialized to H'40 by a reset, and in hardware standby mode.

**Bit 7—A/D Conversion Start Request Enable (TTGE):** Enables or disables generation of A/D conversion start requests by TGRA input capture/compare match.

**Bit 7**

<b>TTGE</b>	<b>Description</b>
0	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

**Bit 6—Reserved:** This bit is always read as 1 and cannot be modified.

**Bit 4—Overflow Interrupt Enable (TCIEV):** Enables or disables interrupt requests the TCFV flag when the TCFV flag in TSR is set to 1.

**Bit 4**

TCIEV	Description
0	Interrupt requests (TCIV) by TCFV disabled
1	Interrupt requests (TCIV) by TCFV enabled

**Bit 3—TGR Interrupt Enable D (TGIED):** Enables or disables interrupt requests (TGID) bit when the TGFD bit in TSR is set to 1 in channels 0 and 3.

In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified.

**Bit 3**

TGIED	Description
0	Interrupt requests (TGID) by TGFD bit disabled
1	Interrupt requests (TGID) by TGFD bit enabled

**Bit 2—TGR Interrupt Enable C (TGIEC):** Enables or disables interrupt requests (TGIC) bit when the TGFC bit in TSR is set to 1 in channels 0 and 3.

In channels 1, 2, 4, and 5, bit 2 is reserved. It is always read as 0 and cannot be modified.

**Bit 2**

TGIEC	Description
0	Interrupt requests (TGIC) by TGFC bit disabled
1	Interrupt requests (TGIC) by TGFC bit enabled

**Bit 0—TGR Interrupt Enable A (TGIEA):** Enables or disables interrupt requests (TGIA) by TGFA bit when the TGFA bit in TSR is set to 1.

**Bit 0**

TGIEA	Description
0	Interrupt requests (TGIA) by TGFA bit disabled
1	Interrupt requests (TGIA) by TGFA bit enabled

**10.2.5 Timer Status Register (TSR)**

**Channel 0: TSR0**

**Channel 3: TSR3**

Bit	:	7	6	5	4	3	2	1
		—	—	—	TCFV	TGFD	TGFC	TGFB
Initial value :		1	1	0	0	0	0	0
R/W	:	—	—	—	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: \* Only 0 can be written, for flag clearing.

**Channel 1: TSR1**

**Channel 2: TSR2**

**Channel 4: TSR4**

**Channel 5: TSR5**

Bit	:	7	6	5	4	3	2	1
		TCFD	—	TCFU	TCFV	—	—	TGFB
Initial value :		1	1	0	0	0	0	0
R/W	:	R	—	R/(W)*	R/(W)*	—	—	R/(W)*

Note: \* Only 0 can be written, for flag clearing.

<b>Bit 7</b>	
<b>TCFD</b>	<b>Description</b>
0	TCNT counts down
1	TCNT counts up

**Bit 6—Reserved:** This bit is always read as 1 and cannot be modified.

**Bit 5—Underflow Flag (TCFU):** Status flag that indicates that TCNT underflow has occurred when channels 1, 2, 4, and 5 are set to phase counting mode.

In channels 0 and 3, bit 5 is reserved. It is always read as 0 and cannot be modified.

<b>Bit 5</b>	
<b>TCFU</b>	<b>Description</b>
0	[Clearing condition] When 0 is written to TCFU after reading TCFU = 1
1	[Setting condition] When the TCNT value underflows (changes from H'0000 to H'FFFF)

**Bit 4—Overflow Flag (TCFV):** Status flag that indicates that TCNT overflow has occurred.

<b>Bit 4</b>	
<b>TCFV</b>	<b>Description</b>
0	[Clearing condition] When 0 is written to TCFV after reading TCFV = 1
1	[Setting condition] When the TCNT value overflows (changes from H'FFFF to H'0000 )

	<ul style="list-style-type: none"> <li>When 0 is written to TGFD after reading TGFD = 1</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When TCNT = TGRD while TGRD is functioning as output compare register</li> <li>When TCNT value is transferred to TGRD by input capture signal while functioning as input capture register</li> </ul>

**Bit 2—Input Capture/Output Compare Flag C (TGFC):** Status flag that indicates the occurrence of TGRC input capture or compare match in channels 0 and 3.

In channels 1, 2, 4, and 5, bit 2 is reserved. It is always read as 0 and cannot be modified.

Bit 2 TGFC	Description
0	[Clearing conditions] <ul style="list-style-type: none"> <li>When DTC is activated by TGIC interrupt while DISEL bit of MRB in DTCCR is set</li> <li>When 0 is written to TGFC after reading TGFC = 1</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When TCNT = TGRC while TGRC is functioning as output compare register</li> <li>When TCNT value is transferred to TGRC by input capture signal while functioning as input capture register</li> </ul>



- 1 [Setting conditions]
- When TCNT = TGRB while TGRB is functioning as output compare register
  - When TCNT value is transferred to TGRB by input capture signal while functioning as input capture register
- 

**Bit 0—Input Capture/Output Compare Flag A (TGFA):** Status flag that indicates occurrence of TGRA input capture or compare match.

Bit 0 TGFA	Description
0	[Clearing conditions] <ul style="list-style-type: none"> <li>• When DTC is activated by TGIA interrupt while DISEL bit of MRB in DTC is 1</li> <li>• When 0 is written to TGFA after reading TGFA = 1</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>• When TCNT = TGRA while TGRA is functioning as output compare register</li> <li>• When TCNT value is transferred to TGRA by input capture signal while functioning as input capture register</li> </ul>

---



TCSTR is initialized to H'00 by a reset, and in hardware standby mode. When setting the mode in TMDR or setting the count clock in TCR, first stop the TCNT counter.

**Bits 7 and 6—Reserved:** Should always be written with 0.

**Bits 5 to 0—Counter Start 5 to 0 (CST5 to CST0):** These bits select operation or stop of TCNT.

Bit n CSTn	Description
0	TCNTn count operation is stopped
1	TCNTn performs count operation

Note: If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is set to 1 when the CST bit is cleared to 0, the pin output level will be changed to the set value.

### 10.2.9 Timer Synchro Register (TSYR)

Bit	:	7	6	5	4	3	2	1
		—	—	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1
Initial value	:	0	0	0	0	0	0	0
R/W	:	—	—	R/W	R/W	R/W	R/W	R/W

TSYR is an 8-bit readable/writable register that selects independent operation or synchronous operation for the channel 0 to 4 TCNT counters. A channel performs synchronous operation when the corresponding bit in TSYR is set to 1.

TSYR is initialized to H'00 by a reset, and in hardware standby mode.

**Bits 7 and 6—Reserved:** Should always be written with 0.

Bit n SYNCn	Description
0	TCNTn operates independently (TCNT presetting/clearing is unrelated to other channels)
1	TCNTn performs synchronous operation TCNT synchronous presetting/synchronous clearing is possible

### 10.2.10 Module Stop Control Register A (MSTPCRA)

Bit	:	7	6	5	4	3	2	1
		MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1
Initial value :		0	0	1	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MSTPCRA is an 8-bit readable/writable register that performs module stop mode control.


When the MSTPA5 bit in MSTPCRA is set to 1, TPU operation stops at the end of the current operation and a transition is made to module stop mode. Registers cannot be read or written to in module stop mode. For details, see sections 21A.5, 21B.5, Module Stop Mode.

MSTPCRA is initialized to H'3F by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bit 5—Module Stop (MSTPA5):** Specifies the TPU module stop mode.

Bit 5 MSTPA5	Description
0	TPU module stop mode cleared
1	TPU module stop mode set

An example of 16-bit register access operation is shown in figure 10.2.




**Figure 10.2 16-Bit Register Access Operation [Bus Master ↔ TCNT (16**

### 10.3.2 8-Bit Registers


Registers other than TCNT and TGR are 8-bit. As the data bus to the CPU is 16 bits wide, registers can be read and written to in 16-bit units. They can also be read and written to in 8-bit units.

Examples of 8-bit register access operation are shown in figures 10.3 to 10.5.

**Figure 10.3 8-Bit Register Access Operation [Bus Master ↔ TCR (Upper 8**



**Figure 10.4 8-Bit Register Access Operation [Bus Master ↔ TMDR (Lower**



**Figure 10.5 8-Bit Register Access Operation [Bus Master ↔ TCR and TMDR**

Each TGR can be used as an input capture register or output compare register.

**Synchronous Operation:** When synchronous operation is designated for a channel, that channel performs synchronous presetting. That is, when TCNT for a channel designated for synchronous operation is rewritten, the TCNT counters for the other channels are also rewritten at the same time. Synchronous clearing of the TCNT counters is also possible by setting the synchronization bits in TSYR for channels designated for synchronous operation.

### Buffer Operation


- When TGR is an output compare register  
When a compare match occurs, the value in the buffer register for the relevant channel is transferred to TGR.
- When TGR is an input capture register  
When input capture occurs, the value in TCNT is transferred to TGR and the value previously held in TGR is transferred to the buffer register.

**Cascaded Operation:** The channel 1 counter (TCNT1), channel 2 counter (TCNT2), channel 3 counter (TCNT3), channel 4 counter (TCNT4), and channel 5 counter (TCNT5) can be connected together to operate as a 32-bit counter.

**PWM Mode:** In this mode, a PWM waveform is output. The output level can be set by the TIOR. A PWM waveform with a duty of between 0% and 100% can be output, according to the setting of each TGR register.


**Phase Counting Mode:** In this mode, TCNT is incremented or decremented by detecting the phases of two clocks input from the external clock input pins in channels 1, 2, 4, and 5. When phase counting mode is set, the corresponding TCLK pin functions as the clock pin, and TCNT performs up- or down-counting.

This can be used for two-phase encoder pulse input.



**Figure 10.6 Example of Counter Operation Setting Procedure**






**Figure 10.7 Free-Running Counter Operation**

When compare match is selected as the TCNT clearing source, the TCNT counter relevant channel performs periodic count operation. The TGR register for setting the designated as an output compare register, and counter clearing by compare match by means of bits CCLR2 to CCLR0 in TCR. After the settings have been made, TCNT performs up-count operation as periodic counter when the corresponding bit in TSTR is set to 1. When the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests an interrupt. After a compare match, TCNT starts counting up again from H'0000.




**Figure 10.8 Periodic Counter Operation**


**Waveform Output by Compare Match:** The TPU can perform 0, 1, or toggle output corresponding output pin using compare match.

- Example of setting procedure for waveform output by compare match

Figure 10.9 shows an example of the setting procedure for waveform output by compare match.




**Figure 10.9 Example of Setting Procedure for Waveform Output by Compare Match**



**Figure 10.10 Example of 0 Output/1 Output Operation**

Figure 10.11 shows an example of toggle output.

In this example TCNT has been designated as a periodic counter (with counter cleared by compare match B), and settings have been made so that output is toggled at compare match A and compare match B.




**Figure 10.11 Example of Toggle Output Operation**


Input capture will not be generated if  $\phi/1$  is selected.

- Example of input capture operation setting procedure

Figure 10.12 shows an example of the input capture operation setting procedure.



**Figure 10.12 Example of Input Capture Operation Setting Procedure**




**Figure 10.13 Example of Input Capture Operation**

### 10.4.3 Synchronous Operation


In synchronous operation, the values in a number of TCNT counters can be rewritten simultaneously (synchronous presetting). Also, a number of TCNT counters can be cleared simultaneously by making the appropriate setting in TCR (synchronous clearing).

Synchronous operation enables TGR to be incremented with respect to a single time base.

Channels 0 to 5 can all be designated for synchronous operation.



**Figure 10.14 Example of Synchronous Operation Setting Procedure**




**Figure 10.15 Example of Synchronous Operation**

**Table 10.5 Register Combinations in Buffer Operation**


Channel	Timer General Register	Buffer Register
0	TGR0A	TGR0C
	TGR0B	TGR0D
3	TGR3A	TGR3C
	TGR3B	TGR3D

- When TGR is an output compare register  
When a compare match occurs, the value in the buffer register for the corresponding timer general register is transferred to the timer general register.  
This operation is illustrated in figure 10.16.




**Figure 10.16 Compare Match Buffer Operation**






**Figure 10.17 Input Capture Buffer Operation**

**Example of Buffer Operation Setting Procedure:** Figure 10.18 shows an example of operation setting procedure.




**Figure 10.18 Example of Buffer Operation Setting Procedure**

value in buffer register TGR0C is simultaneously transferred to timer general register TGR0A.  
 This operation is repeated each time compare match A occurs.  
 For details of PWM modes, see section 10.4.6, PWM Modes.



**Figure 10.19 Example of Buffer Operation (1)**



**Figure 10.20 Example of Buffer Operation (2)**

Underflow occurs only when the lower 16-bit TCNT is in phase-counting mode.


Table 10.6 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for channel 1 or 4, the counter clock setting is independent of the counter and the counter operates independently in phase counting mode.


**Table 10.6 Cascaded Combinations**

Combination	Upper 16 Bits	Lower 16 Bits
Channels 1 and 2	TCNT1	TCNT2
Channels 4 and 5	TCNT4	TCNT5

**Example of Cascaded Operation Setting Procedure:** Figure 10.21 shows an example of the setting procedure for cascaded operation.




**Figure 10.21 Cascaded Operation Setting Procedure**



**Figure 10.22 Example of Cascaded Operation (1)**

Figure 10.23 illustrates the operation when counting upon TCNT2 overflow/underflow is set for TCNT1, and phase counting mode has been designated for channel 2.

TCNT1 is incremented by TCNT2 overflow and decremented by TCNT2 underflow.



**Figure 10.23 Example of Cascaded Operation (2)**

There are two PWM modes, as described below.

- PWM mode 1

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with TGRC with TGRD. The output specified by bits IOA3 to IOA0 and IOC3 to IOC0 output from the TIOCA and TIOCC pins at compare matches A and C, and the output specified by bits IOB3 to IOB0 and IOD3 to IOD0 in TIOR is output at compare matches B and D. The initial output value is the value set in TGRA or TGRC. If the set values of the TGRs are identical, the output value does not change when a compare match occurs. In PWM mode 1, a maximum 8-phase PWM output is possible.

- PWM mode 2


PWM output is generated using one TGR as the cycle register and the others as duty cycle registers. The output specified in TIOR is performed by means of compare matches. Upon clearing by a synchronization register compare match, the output value of each pin is set to the value set in TIOR. If the set values of the cycle and duty registers are identical, the output value does not change when a compare match occurs.

In PWM mode 2, a maximum 15-phase PWM output is possible by combined use with asynchronous operation.

The correspondence between PWM output pins and registers is shown in table 10.7.

1	TGR1A	TIOCA1	TIOCA1
	TGR1B		TIOCB1
2	TGR2A	TIOCA2	TIOCA2
	TGR2B		TIOCB2
3	TGR3A	TIOCA3	TIOCA3
	TGR3B		TIOCB3
	TGR3C	TIOCC3	TIOCC3
	TGR3D		TIOCD3
4	TGR4A	TIOCA4	TIOCA4
	TGR4B		TIOCB4
5	TGR5A	TIOCA5	TIOCA5
	TGR5B		TIOCB5

Note: In PWM mode 2, PWM output is not possible for the TGR register in which the



**Figure 10.24 Example of PWM Mode Setting Procedure**

**Examples of PWM Mode Operation:** Figure 10.25 shows an example of PWM mode operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the period, and the values set in TGRB are the duty.



### Figure 10.25 Example of PWM Mode Operation (1)

Figure 10.26 shows an example of PWM mode 2 operation.

In this example, synchronous operation is designated for channels 0 and 1, TGR1B compare is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the value of the other TGR registers (TGR0A to TGR0D, TGR1A), to output a 5-phase PWM waveform.

In this case, the value set in TGR1B is used as the cycle, and the values set in the other registers are used to set the duty.





Figure 10.26 Example of PWM Mode Operation (2)



**Figure 10.27 Example of PWM Mode Operation (3)**

TIOR, TIER, and TGR are valid, and input capture/compare match and interrupt functions are used.

When overflow occurs while TCNT is counting up, the TCFV flag in TSR is set; when underflow occurs while TCNT is counting down, the TCFU flag is set.


The TCFD bit in TSR is the count direction flag. Reading the TCFD flag provides an indication of whether TCNT is counting up or down.

Table 10.8 shows the correspondence between external clock pins and channels.


**Table 10.8 Phase Counting Mode Clock Input Pins**

Channels	External Clock Pin	
	A-Phase	B-Phase
When channel 1 or 5 is set to phase counting mode	TCLKA	TCLKB
When channel 2 or 4 is set to phase counting mode	TCLKC	TCLKD

**Example of Phase Counting Mode Setting Procedure:** Figure 10.28 shows an example of the phase counting mode setting procedure.



**Figure 10.28 Example of Phase Counting Mode Setting Procedure**



**Figure 10.29 Example of Phase Counting Mode 1 Operation**


**Table 10.9 Up/Down-Count Conditions in Phase Counting Mode 1**

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	$\uparrow$	Up-count
Low level	$\downarrow$	Up-count
$\uparrow$	Low level	Up-count
$\downarrow$	High level	Up-count
High level	$\downarrow$	Down-count
Low level	$\uparrow$	Down-count
$\uparrow$	High level	Down-count
$\downarrow$	Low level	Down-count

Legend:

$\uparrow$ : Rising edge

$\downarrow$ : Falling edge



**Figure 10.30 Example of Phase Counting Mode 2 Operation**


**Table 10.10 Up/Down-Count Conditions in Phase Counting Mode 2**

<b>TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)</b>	<b>TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)</b>	<b>Operation</b>
High level	$\uparrow$	Don't care
Low level	$\downarrow$	Don't care
$\uparrow$	Low level	Don't care
$\downarrow$	High level	Up-count
High level	$\downarrow$	Don't care
Low level	$\uparrow$	Don't care
$\uparrow$	High level	Don't care
$\downarrow$	Low level	Down-count

Legend:

$\uparrow$ : Rising edge

$\downarrow$ : Falling edge



**Figure 10.31 Example of Phase Counting Mode 3 Operation**


**Table 10.11 Up/Down-Count Conditions in Phase Counting Mode 3**

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	$\uparrow$	Don't care
Low level	$\downarrow$	Don't care
$\uparrow$	Low level	Don't care
$\downarrow$	High level	Up-count
High level	$\downarrow$	Down-count
Low level	$\uparrow$	Don't care
$\uparrow$	High level	Don't care
$\downarrow$	Low level	Don't care

Legend:

$\uparrow$ : Rising edge

$\downarrow$ : Falling edge



**Figure 10.32 Example of Phase Counting Mode 4 Operation**

**Table 10.12 Up/Down-Count Conditions in Phase Counting Mode 4**

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	$\uparrow$	Up-count
Low level	$\downarrow$	Up-count
$\uparrow$	Low level	Don't care
$\downarrow$	High level	Don't care
High level	$\downarrow$	Down-count
Low level	$\uparrow$	Down-count
$\uparrow$	High level	Don't care
$\downarrow$	Low level	Don't care

Legend:

$\uparrow$ : Rising edge


$\downarrow$ : Falling edge

control period. TGR0B is used for input capture, with TGR0B and TGR0D operating in input capture mode. The channel 1 counter input clock is designated as the TGR0B input capture source. The detection of the pulse width of 2-phase encoder 4-multiplication pulses is performed.

TGR1A and TGR1B for channel 1 are designated for input capture, channel 0 TGR0A and TGR0C compare matches are selected as the input capture source, and store the up/down counter values for the control periods.

This procedure enables accurate position/speed detection to be achieved.





**Figure 10.33 Phase Counting Mode Application Example**

## 10.5 Interrupts

### 10.5.1 Interrupt Sources and Priorities

There are three kinds of TPU interrupt source: TGR input capture/compare match, TC overflow, and TCNT underflow. Each interrupt source has its own status flag and enable bit, allowing generation of interrupt request signals to be enabled or disabled individually.

When an interrupt request is generated, the corresponding status flag in TSR is set to 1. If the corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is requested. The interrupt request is cleared by clearing the status flag to 0.

Relative channel priorities can be changed by the interrupt controller, but the priority of a channel is fixed. For details, see section 5, Interrupt Controller.

	TGI0D	TGR0D input capture/compare match	Possible
	TCI0V	TCNT0 overflow	Not possible
1	TGI1A	TGR1A input capture/compare match	Possible
	TGI1B	TGR1B input capture/compare match	Possible
	TCI1V	TCNT1 overflow	Not possible
	TCI1U	TCNT1 underflow	Not possible
2	TGI2A	TGR2A input capture/compare match	Possible
	TGI2B	TGR2B input capture/compare match	Possible
	TCI2V	TCNT2 overflow	Not possible
	TCI2U	TCNT2 underflow	Not possible
3	TGI3A	TGR3A input capture/compare match	Possible
	TGI3B	TGR3B input capture/compare match	Possible
	TGI3C	TGR3C input capture/compare match	Possible
	TGI3D	TGR3D input capture/compare match	Possible
	TCI3V	TCNT3 overflow	Not possible
4	TGI4A	TGR4A input capture/compare match	Possible
	TGI4B	TGR4B input capture/compare match	Possible
	TCI4V	TCNT4 overflow	Not possible
	TCI4U	TCNT4 underflow	Not possible
5	TGI5A	TGR5A input capture/compare match	Possible
	TGI5B	TGR5B input capture/compare match	Possible
	TCI5V	TCNT5 overflow	Not possible
	TCI5U	TCNT5 underflow	Not possible

Note: This table shows the initial state immediately after a reset. The relative channel priority can be changed by the interrupt controller.

request is cleared by clearing the TCFU flag to 0. The TPU has six overflow interrupts each channel.

**Underflow Interrupt:** An interrupt is requested if the TCIEU bit in TIER is set to 1 and the TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on a channel. The request is cleared by clearing the TCFU flag to 0. The TPU has four underflow interrupts each for channels 1, 2, 4, and 5.

### 10.5.2 DTC Activation

The DTC can be activated by the TGR input capture/compare match interrupt for a channel. For details, see section 8, Data Transfer Controller (DTC).


A total of 16 TPU input capture/compare match interrupts can be used as DTC activation sources, four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5.

### 10.5.3 A/D Converter Activation


The A/D converter can be activated by the TGRA input capture/compare match for a channel.

If the TTGE bit in TIER is set to 1 when the TGFA flag in TSR is set to 1 by the occurrence of a TGRA input capture/compare match on a particular channel, a request to start A/D conversion is sent to the A/D converter. If the TPU conversion start trigger has been selected on the TPU side at this time, A/D conversion is started.


In the TPU, a total of six TGRA input capture/compare match interrupts can be used as A/D converter conversion start sources, one for each channel.



**Figure 10.34 Count Timing in Internal Clock Operation**




**Figure 10.35 Count Timing in External Clock Operation**




**Figure 10.36 Output Compare Output Timing**


**Input Capture Signal Timing:** Figure 10.37 shows input capture signal timing.




**Figure 10.37 Input Capture Input Signal Timing**




**Figure 10.38 Counter Clear Timing (Compare Match)**




**Figure 10.39 Counter Clear Timing (Input Capture)**



**Figure 10.40 Buffer Operation Timing (Compare Match)**




**Figure 10.41 Buffer Operation Timing (Input Capture)**




**Figure 10.42 TGI Interrupt Timing (Compare Match)**







**Figure 10.43 TGI Interrupt Timing (Input Capture)**




**Figure 10.44 TCIV Interrupt Setting Timing**



**Figure 10.45 TCIU Interrupt Setting Timing**




**Figure 10.46 Timing for Status Flag Clearing by CPU**



**Figure 10.47 Timing for Status Flag Clearing by DTC Activation**

In phase counting mode, the phase difference and overlap between the two input clocks must be at least 1.5 states, and the pulse width must be at least 2.5 states. Figure 10.48 shows the conditions in phase counting mode.




**Figure 10.48 Phase Difference, Overlap, and Pulse Width in Phase Counting**


**Caution on Period Setting:** When counter clearing by compare match is set, TCNT is the final state in which it matches the TGR value (the point at which the count value matches the TGR value). Consequently, the actual counter frequency is given by the following equation.

$$f = \frac{\phi}{(N + 1)}$$


Where f: Counter frequency  
 $\phi$ : Operating frequency  
 N: TGR set value




**Figure 10.49 Contention between TCNT Write and Clear Operation**



**Figure 10.50 Contention between TCNT Write and Increment Operation**




**Figure 10.51 Contention between TGR Write and Compare Match**




**Figure 10.52 Contention between Buffer Register Write and Compare Match**







**Figure 10.53 Contention between TGR Read and Input Capture**




**Figure 10.54 Contention between TGR Write and Input Capture**



**Figure 10.55 Contention between Buffer Register Write and Input Capture**



**Figure 10.56 Contention between Overflow and Counter Clearing**



**Figure 10.57 Contention between TCNT Write and Overflow**

**Multiplexing of I/O Pins:** In the H8S/2626 Group and H8S/2623 Group, the TCLKA input pin with the TIOCC0 I/O pin, the TCLKB input pin with the TIOCD0 I/O pin, the TCLKC input pin with the TIOCB1 I/O pin, and the TCLKD input pin with the TIOCD1 I/O pin. When an external clock is input, compare match output should not be performed from the multiplexed pin.

**Interrupts and Module Stop Mode:** If module stop mode is entered when an interrupt is requested, it will not be possible to clear the CPU interrupt source or the DTC activation. Interrupts should therefore be disabled before entering module stop mode.




simultaneously and independently.

### 11.1.1 Features

PPG features are listed below.

- 8-bit output data
  - Maximum 8-bit data can be output, and output can be enabled on a bit-by-bit basis
- Two output groups
  - Output trigger signals can be selected in 4-bit groups to provide up to two different outputs
- Selectable output trigger signals
  - Output trigger signals can be selected for each group from the compare match signals of the four TPU channels
- Non-overlap mode
  - A non-overlap margin can be provided between pulse outputs
- Can operate together with the data transfer controller (DTC)
  - The compare match signals selected as output trigger signals can activate the DTC for sequential output of data without CPU intervention
- Settable inverted output
  - Inverted data can be output for each group
- Module stop mode can be set
  - As the initial setting, PPG operation is halted. Register access is enabled by exiting stop mode



**Figure 11.1 Block Diagram of PPG**



Pulse output 9	PO9	Output	
Pulse output 10	PO10	Output	
Pulse output 11	PO11	Output	
Pulse output 12	PO12	Output	Group 3 pulse output
Pulse output 13	PO13	Output	
Pulse output 14	PO14	Output	
Pulse output 15	PO15	Output	

PPG output mode register	PMR	R/W	H'F0	H'F
Next data enable register H	NDERH	R/W	H'00	H'F
Next data enable register L <sup>*4</sup>	NDERL	R/W	H'00	H'F
Output data register H	PODRH	R/(W) <sup>*2</sup>	H'00	H'F
Output data register L <sup>*4</sup>	PODRL	R/(W) <sup>*2</sup>	H'00	H'F
Next data register H	NDRH	R/W	H'00	H'F H'F
Next data register L <sup>*4</sup>	NDRL	R/W	H'00	H'F H'F
Port 1 data direction register	P1DDR	W	H'00	H'F
Module stop control register A	MSTPCRA	R/W	H'3F	H'F

- Notes:
1. Lower 16 bits of the address.
  2. Bits used for pulse output cannot be written to.
  3. When the same output trigger is selected for pulse output groups 2 and 3 by setting, the NDRH address is H'FE2C. When the output triggers are different, the NDRH address is H'FE2E for group 2 and H'FE2C for group 3. Similarly, when the same output trigger is selected for pulse output groups 0 and 1 by the PCR setting, the NDRL address is H'FE2D. When the output triggers are different, the NDRL address is H'FE2F for group 0 and H'FE2D for group 1.
  4. The H8S/2626 Group and H8S/2623 Group have no pins corresponding to P1 (pulse output groups 0 and 1).

Initial value :	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W

### NDERL

Bit :	7	6	5	4	3	2	1
	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1
Initial value :	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W

NDERH and NDERL are 8-bit readable/writable registers that enable or disable pulse output on a bit-by-bit basis.

If a bit is enabled for pulse output by NDERH or NDERL, the NDR value is automatically transferred to the corresponding PODR bit when the TPU compare match event specified occurs, updating the output value. If pulse output is disabled, the bit value is not transferred from NDR to PODR and the output value does not change.

NDERH and NDERL are each initialized to H'00 by a reset and in hardware standby mode. They are not initialized in software standby mode.

**NDERH Bits 7 to 0—Next Data Enable 15 to 8 (NDER15 to NDER8):** These bits enable or disable pulse output on a bit-by-bit basis.

#### Bits 7 to 0

NDER15 to NDER8	Description
0	Pulse outputs PO15 to PO8 are disabled (NDR15 to NDR8 are not transferred to POD15 to POD8)
1	Pulse outputs PO15 to PO8 are enabled (NDR15 to NDR8 are transferred to POD15 to POD8)

## 11.2.2 Output Data Registers H and L (PODRH, PODRL)

### PODRH

Bit	:	7	6	5	4	3	2	1
		POD15	POD14	POD13	POD12	POD11	POD10	POD9
Initial value	:	0	0	0	0	0	0	0
R/W	:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

### PODRL

Bit	:	7	6	5	4	3	2	1
		POD7	POD6	POD5	POD4	POD3	POD2	POD1
Initial value	:	0	0	0	0	0	0	0
R/W	:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: \* A bit that has been set for pulse output by NDER is read-only.

PODRH and PODRL are 8-bit readable/writable registers that store output data for use output. However, the H8S/2626 Group and H8S/2623 Group have no pins corresponding to PODRL.

NDRH and NDRL are each initialized to H'00 by a reset and in hardware standby mode not initialized in software standby mode.

### 11.2.4 Notes on NDR Access

The NDRH and NDRL addresses differ depending on whether pulse output groups have output trigger or different output triggers.

**Same Trigger for Pulse Output Groups:** If pulse output groups 2 and 3 are triggered by the same compare match event, the NDRH address is H'FE2C. The upper 4 bits belong to group 3 and the lower 4 bits to group 2. Address H'FE2E consists entirely of reserved bits that cannot be modified and are always read as 1.

- Address H'FE2C

Bit	:	7	6	5	4	3	2	1
		NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9
Initial value	:	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

- Address H'FE2E

Bit	:	7	6	5	4	3	2	1
		—	—	—	—	—	—	—
Initial value	:	1	1	1	1	1	1	1
R/W	:	—	—	—	—	—	—	—

If pulse output groups 0 and 1 are triggered by the same compare match event, the NDRL address is H'FE2D. The upper 4 bits belong to group 1 and the lower 4 bits to group 0. Address H'FE2E consists entirely of reserved bits that cannot be modified and are always read as 1. However, H8S/2626 Group and H8S/2623 Group have no output pins corresponding to pulse output groups 0 and 1.

Bit	:	7	6	5	4	3	2	1
		—	—	—	—	—	—	—
Initial value	:	1	1	1	1	1	1	1
R/W	:	—	—	—	—	—	—	—

**Different Triggers for Pulse Output Groups:** If pulse output groups 2 and 3 are triggered by different compare match events, the address of the upper 4 bits in NDRH (group 3) is H'FE2C and the address of the lower 4 bits (group 2) is H'FE2E. Bits 3 to 0 of address H'FE2C and bits 7 to 4 of address H'FE2E are reserved bits that cannot be modified and are always read as 1.

- Address H'FE2C

Bit	:	7	6	5	4	3	2	1
		NDR15	NDR14	NDR13	NDR12	—	—	—
Initial value	:	0	0	0	0	1	1	1
R/W	:	R/W	R/W	R/W	R/W	—	—	—

- Address H'FE2E

Bit	:	7	6	5	4	3	2	1
		—	—	—	—	NDR11	NDR10	NDR9
Initial value	:	1	1	1	1	0	0	0
R/W	:	—	—	—	—	R/W	R/W	R/W

If pulse output groups 0 and 1 are triggered by different compare match event, the address of the upper 4 bits in NDRL (group 1) is H'FE2D and the address of the lower 4 bits (group 0) is H'FE2F. Bits 3 to 0 of address H'FE2D and bits 7 to 4 of address H'FE2F are reserved bits that cannot be modified and are always read as 1. However, the H8S/2626 Group and H8S/2627 Group have no output pins corresponding to pulse output groups 0 and 1.

Bit	:	7	6	5	4	3	2	1
		—	—	—	—	NDR3	NDR2	NDR1
Initial value	:	1	1	1	1	0	0	0
R/W	:	—	—	—	—	R/W	R/W	R/W

### 11.2.5 PPG Output Control Register (PCR)

Bit	:	7	6	5	4	3	2	1
		G3CMS1	G3CMS0	G2CMS1	G2CMS0	G1CMS1	G1CMS0	G0CMS1
Initial value	:	1	1	1	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PCR is an 8-bit readable/writable register that selects output trigger signals for PPG on a group-by-group basis.

PCR is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bits 7 and 6—Group 3 Compare Match Select 1 and 0 (G3CMS1, G3CMS0):** These bits select the compare match that triggers pulse output group 3 (pins PO15 to PO12).

Bit 7 G3CMS1	Bit 6 G3CMS0	Description
0	0	Compare match in TPU channel 0
	1	Compare match in TPU channel 1
1	0	Compare match in TPU channel 2
	1	Compare match in TPU channel 3

**Bits 3 and 2—Group 1 Compare Match Select 1 and 0 (G1CMS1, G1CMS0):** These bits select the compare match that triggers pulse output group 1 (pins PO7 to PO4). However, the H8S/2626 Group and H8S/2623 Group have no output pins corresponding to pulse output group 1.

<b>Bit 3 G1CMS1</b>	<b>Bit 2 G1CMS0</b>	<b>Description Output Trigger for Pulse Output Group 1</b>
0	0	Compare match in TPU channel 0
	1	Compare match in TPU channel 1
1	0	Compare match in TPU channel 2
	1	Compare match in TPU channel 3

**Bits 1 and 0—Group 0 Compare Match Select 1 and 0 (G0CMS1, G0CMS0):** These bits select the compare match that triggers pulse output group 0 (pins PO3 to PO0). However, the H8S/2626 Group and H8S/2623 Group have no output pins corresponding to pulse output group 0.

<b>Bit 1 G0CMS1</b>	<b>Bit 0 G0CMS0</b>	<b>Description Output Trigger for Pulse Output Group 0</b>
0	0	Compare match in TPU channel 0
	1	Compare match in TPU channel 1
1	0	Compare match in TPU channel 2
	1	Compare match in TPU channel 3



PMR is an 8-bit readable/writable register that selects pulse output inversion and non-overlapping operation for each group.

The output trigger period of a non-overlapping operation PPG output waveform is set in TGRA and the non-overlap margin is set in TGRA. The output values change at compare match.

For details, see section 11.3.4, Non-Overlapping Pulse Output.

PMR is initialized to H'F0 by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bit 7—Group 3 Inversion (G3INV):** Selects direct output or inverted output for pulse output group 3 (pins PO15 to PO12).

**Bit 7**

<b>G3INV</b>	<b>Description</b>
0	Inverted output for pulse output group 3 (low-level output at pin for a 1 in F <sub>PPG</sub> )
1	Direct output for pulse output group 3 (high-level output at pin for a 1 in F <sub>PPG</sub> )

---

**Bit 6—Group 2 Inversion (G2INV):** Selects direct output or inverted output for pulse output group 2 (pins PO11 to PO8).

**Bit 6**

<b>G2INV</b>	<b>Description</b>
0	Inverted output for pulse output group 2 (low-level output at pin for a 1 in F <sub>PPG</sub> )
1	Direct output for pulse output group 2 (high-level output at pin for a 1 in F <sub>PPG</sub> )

---

**Bit 4—Group 0 Inversion (G0INV):** Selects direct output or inverted output for pulse output group 0 (pins PO3 to PO0). However, the H8S/2626 Group and H8S/2623 Group have corresponding to pulse output group 0.

Bit 4 G0INV	Description
0	Inverted output for pulse output group 0 (low-level output at pin for a 1 in PO)
1	Direct output for pulse output group 0 (high-level output at pin for a 1 in PO)

**Bit 3—Group 3 Non-Overlap (G3NOV):** Selects normal or non-overlapping operation output group 3 (pins PO15 to PO12).

Bit 3 G3NOV	Description
0	Normal operation in pulse output group 3 (output values updated at compare match A or B in the selected TPU channel)
1	Non-overlapping operation in pulse output group 3 (independent 1 and 0 output values updated at compare match A or B in the selected TPU channel)

**Bit 2—Group 2 Non-Overlap (G2NOV):** Selects normal or non-overlapping operation output group 2 (pins PO11 to PO8).

Bit 2 G2NOV	Description
0	Normal operation in pulse output group 2 (output values updated at compare match A or B in the selected TPU channel)
1	Non-overlapping operation in pulse output group 2 (independent 1 and 0 output values updated at compare match A or B in the selected TPU channel)

Non-overlapping operation in pulse output group 1 (independent 1 and 0 compare match A or B in the selected TPU channel)

**Bit 0—Group 0 Non-Overlap (G0NOV):** Selects normal or non-overlapping operation in pulse output group 0 (pins PO3 to PO0). However, the H8S/2626 Group and H8S/2623 Group pins corresponding to pulse output group 0.

Bit 0 G0NOV	Description
0	Normal operation in pulse output group 0 (output values updated at compare match in the selected TPU channel)
1	Non-overlapping operation in pulse output group 0 (independent 1 and 0 compare match A or B in the selected TPU channel)

### 11.2.7 Port 1 Data Direction Register (P1DDR)

Bit	:	7	6	5	4	3	2	1
		P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR
Initial value	:	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W

P1DDR is an 8-bit write-only register, the individual bits of which specify input or output direction for pins of port 1.

Port 1 is multiplexed with pins PO15 to PO8. Bits corresponding to pins used for PPG are set to 1. For further information about P1DDR, see section 9.2, Port 1.

When the MSTPA3 bit in MSTPCRA is set to 1, PPG operation stops at the end of the and a transition is made to module stop mode. Registers cannot be read or written to in stop mode. For details, see sections 21A.5, 21B.5, Module Stop Mode.

MSTPCRA is initialized to H'3F by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bit 3—Module Stop (MSTPA3):** Specifies the PPG module stop mode.


**Bit 3**

**MSTPA3 Description**

0	PPG module stop mode cleared
1	PPG module stop mode set

transferred to PODR to update the output values.

Figure 11.2 illustrates the PPG output operation and table 11.3 summarizes the PPG operating conditions.




**Figure 11.2 PPG Output Operation**


**Table 11.3 PPG Operating Conditions**

NDER	DDR	Pin Function
0	0	Generic input port
	1	Generic output port
1	0	Generic input port (but the PODR bit is a read-only bit, and when a compare match occurs, the NDR bit value is transferred to the PODR bit)
	1	PPG pulse output


Sequential output of data of up to 16 bits is possible by writing new output data to NDER at the next compare match. For details of non-overlapping operation, see section 11.3.4, Overlapping Pulse Output.



**Figure 11.3 Timing of Transfer and Output of NDR Contents (Example)**




**Figure 11.4 Setup Procedure for Normal Pulse Output (Example)**




**Figure 11.5 Normal Pulse Output Example (Five-Phase Pulse Output)**

- [1] Set up the TPU channel to be used as the output trigger channel so that TGRA is an output compare register and the counter will be cleared by compare match A. Set the trigger output register to TGRA and set the TGIEA bit in TIER to 1 to enable the compare match A (TGIA) interrupt.
- [2] Write H'F8 in P1DDR and NDERH, and set the G3CMS1, G3CMS0, G2CMS1, and G2CMS0 bits in PCR to select compare match in the TPU channel set up in the previous step as the output trigger. Write output data H'80 in NDRH.
- [3] The timer counter in the TPU channel starts. When compare match A occurs, the NDRH contents are transferred to PODRH and output. The TGIA interrupt handling routine writes the next output data (H'C0) in NDRH.
- [4] Five-phase overlapping pulse output (one or two phases active at a time) can be obtained subsequently by writing H'40, H'60, H'20, H'30, H'10, H'18, H'08, H'88, ... at successive interrupts. If the DTC is set for activation by this interrupt, pulse output can be obtained without imposing a load on the CPU.






**Figure 11.6 Setup Procedure for Non-Overlapping Pulse Output (Example)**




**Figure 11.7 Non-Overlapping Pulse Output Example (Four-Phase Complete)**

- Write output data H'95 in NDRH.
- [3] The timer counter in the TPU channel starts. When a compare match with TGRB occurs, outputs change from 1 to 0. When a compare match with TGRA occurs, outputs change from 0 to 1 (the change from 0 to 1 is delayed by the value set in TGRA). The TGIA interrupt handling routine writes the next output data (H'65) in NDRH.
- [4] Four-phase complementary non-overlapping pulse output can be obtained subsequently by writing H'59, H'56, H'95, ... at successive TGIA interrupts. If the DTC is set for auto-reload at this interrupt, pulse output can be obtained without imposing a load on the CPU.



**Figure 11.8 Inverted Pulse Output (Example)**




**Figure 11.9 Pulse Output Triggered by Input Capture (Example)**

occur.

**Note on Non-Overlapping Output:** During non-overlapping operation, the transfer of values to PODR bits takes place as follows.

- NDR bits are always transferred to PODR bits at compare match A.
- At compare match B, NDR bits are transferred only if their value is 0. Bits are not transferred if their value is 1.


Figure 11.10 illustrates the non-overlapping pulse output operation.



**Figure 11.10 Non-Overlapping Pulse Output**

Therefore, 0 data can be transferred ahead of 1 data by making compare match B occur before compare match A. The NDR contents should not be altered during the interval from compare match B to compare match A (the non-overlap margin).

This can be accomplished by having the TGIA interrupt handling routine write the next NDR, or by having the TGIA interrupt activate the DTC. Note, however, that the next NDR must be written before the next compare match B occurs.



**Figure 11.11 Non-Overlapping Operation and NDR Write Timing**






allowing it to overflow. At the same time, the WDT can also generate an internal reset for the H8S/2626 Group or H8S/2623 Group.

When this watchdog function is not needed, the WDT can be used as an interval timer. In timer operation, an interval timer interrupt is generated each time the counter overflows.

### 12.1.1 Features

WDT features are listed below.


- Switchable between watchdog timer mode and interval timer mode
- $\overline{\text{WDTOVF}}$  output when in watchdog timer mode  
If the counter overflows, the WDT outputs  $\overline{\text{WDTOVF}}$ . It is possible to select whether the counter is internally reset or an NMI interrupt is generated at the same time.
- Interrupt generation when in interval timer mode  
If the counter overflows, the WDT generates an interval timer interrupt.
- WDT0 and WDT1 respectively allow eight and sixteen types of counter input clock to be selected  
The maximum interval of the WDT is given as a system clock cycle  $\times 131072 \times 2$ .  
A subclock may be selected for the input counter of WDT1.  
Where a subclock is selected, the maximum interval is given as a subclock cycle  $\times 131072 \times 2$ .
- Selected clock can be output from the BUZZ output pin (WDT1)



Legend:  
 TCSR : Timer control/status register  
 TCNT : Timer counter  
 RSTCSR : Reset control/status register

Note: \* The type of internal reset signal depends on a register setting.

**Figure 12.1 (a) Block Diagram of WDT0**



Legend:

TCSR : Timer control/status register

TCNT : Timer counter

Note: \* An internal reset signal can be generated by setting the register.

**Figure 12.1 (b) Block Diagram of WDT1**

Note: \* Cannot be used in the H8S/2623 Group.

### 12.1.4 Register Configuration

Table 12.2 summarizes the WDT register configuration. These registers control clock switching, WDT mode switching, and the reset signal.

**Table 12.2 WDT Registers**

Channel Name	Abbreviation	R/W	Initial Value	Address	Write*
0	Timer control/status register 0	TCSR0	R/(W) <sup>*3</sup>	H'18	H'FF74
	Timer counter 0	TCNT0	R/W	H'00	H'FF74
	Reset control/status register	RSTCSR	R/(W) <sup>*3</sup>	H'1F	H'FF70
1 <sup>*4</sup>	Timer control/status register 1	TCSR1	R/(W) <sup>*3</sup>	H'00	H'FFA4
	Timer counter 1	TCNT1	R/W	H'00	H'FFA4
All	Pin function control register	PFCR	R/W	H'0D/H'00	H'FDE

- Notes:
1. Lower 16 bits of the address.
  2. For details of write operations, see section 12.2.5, Notes on Register Access.
  3. Only a write of 0 is permitted to bit 7, to clear the flag.
  4. Cannot be used in the H8S/2623 Group.

TCNT is an 8-bit readable/writable\* up-counter.

When the TME bit is set to 1 in TCSR, TCNT starts counting pulses generated from the clock source selected by bits CKS2 to CKS0 in TCSR. When the count overflows (changes from H'FF to H'00), either the watchdog timer overflow signal ( $\overline{\text{WDTOVF}}$ ) or an interval timer overflow signal ( $\overline{\text{WOVI}}$ ) is generated, depending on the mode selected by the WT/ $\overline{\text{IT}}$  bit in TCSR.

TCNT is initialized to H'00 by a reset, in hardware standby mode, or when the TME bit is set to 0. It is not initialized in software standby mode.

Note: \* TCNT is write-protected by a password to prevent accidental overwriting. For details, see section 12.2.5, Notes on Register Access.

Note: \* Only a 0 can be written, for flag clearing.

• TCSR1\*<sup>1</sup>

Bit	:	7	6	5	4	3	2	1
		OVF	WT/I $\bar{T}$	TME	PSS	RST/NMI	CKS2	CKS1
Initial value :		0	0	0	0	0	0	0
R/W	:	R/(W)* <sup>2</sup>	R/W	R/W	R/W	R/W	R/W	R/W

- Notes: 1. Cannot be used in the H8S/2623 Group.  
 2. Only a 0 can be written, for flag clearing.

TCSR is an 8-bit readable/writable\* register. Its functions include selecting the clock source input to TCNT, and the timer mode.

TCSR0 (TCSR1) is initialized to H'18 (H'00) by a reset and in hardware standby mode. TCSR1 is initialized in software standby mode.

Note: \* TCSR is write-protected by a password to prevent accidental overwriting. For details, see section 12.2.5, Notes on Register Access.

**Bit 7—Overflow Flag (OVF):** Indicates that TCNT has overflowed from H'FF to H'00.

**Bit 7**

OVF	Description
0	[Clearing conditions] (I) <ul style="list-style-type: none"> <li>• Cleared when 0 is written to the TME bit (Only applies to WDT1)</li> <li>• Cleared by reading TCSR when OVF = 1, then writing 0 to OVF</li> </ul>
1	[Setting condition] When TCNT overflows (changes from H'FF to H'00) When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.

interval timer. When TCNT overflows, WDT0 generates the  $\overline{\text{WDTOVF}}$  signal when in watchdog timer mode, or a WOVI interrupt request to the CPU when in interval timer mode. WDT0 generates a reset or NMI interrupt request when in watchdog timer mode, or a WOVI interrupt request to the CPU when in interval timer mode.

- WDT0 Mode Select

#### WDT0

WT/ $\overline{\text{IT}}$	Description
0	Interval timer mode: WDT0 requests an interval timer interrupt (WOVI) from the CPU when the TCNT overflows.
1	Watchdog timer mode: WDT0 outputs a $\overline{\text{WDTOVF}}$ signal when the TCNT overflows.

Note: \* For details on a TCNT overflow in watchdog timer mode, see section 12.2.3 Control/Status Register (RSTCSR).

- WDT1 Mode Select\*

#### WDT1

WT/ $\overline{\text{IT}}$	Description
0	Interval timer mode: WDT1 requests an interval timer interrupt (WOVI) from the CPU when the TCNT overflows.
1	Watchdog timer mode: WDT1 requests a reset or an NMI interrupt from the CPU when the TCNT overflows.

Note: \* Cannot be used in the H8S/2623 Group.

**Bit 5—Timer Enable (TME):** Selects whether TCNT runs or is halted.

#### Bit 5

TME	Description
0	TCNT is initialized to H'00 and halted
1	TCNT counts

**WDT1 TCSR****Bit 4**

<b>PSS</b>	<b>Description</b>
0	The TCNT counts frequency-division clock pulses of the $\phi$ based prescaler (PSM).
1	The TCNT counts frequency-division clock pulses of the $\phi$ SUB-based prescaler (PSS).

**WDT0 TCSR Bit 3—Reserved Bit:** This bit is always read as 1 and cannot be modified.

**WDT1 TCSR Bit 3—Reset or NMI ( $\overline{\text{RST}}/\overline{\text{NMI}}$ ):** This bit is used to choose between a reset request and an NMI request when the TCNT overflows during the watchdog timer period.

This bit cannot be used in the H8S/2623 Group.

**Bit 3**

<b><math>\overline{\text{RST}}/\overline{\text{NMI}}</math></b>	<b>Description</b>
0	NMI request.
1	Internal reset request.



	1	0	$\phi/128$	1.6 ms
		1	$\phi/512$	6.6 ms
1	0	0	$\phi/2048$	26.2 ms
		1	$\phi/8192$	104.9 ms
	1	0	$\phi/32768$	419.4 ms
		1	$\phi/131072$	1.68 s

Note: \* An overflow period is the time interval between the start of counting up from TCNT and the occurrence of a TCNT overflow.

			1	$\phi/512$	6.6 ms
1	0	0	0	$\phi/2048$	26.2 ms
			1	$\phi/8192$	104.9 ms
	1	0	0	$\phi/32768$	419.4 ms
			1	$\phi/131072$	1.68 s
1	0	0	0	$\phi\text{SUB}/2$	15.6 ms
			1	$\phi\text{SUB}/4$	31.3 ms
	1	0	0	$\phi\text{SUB}/8$	62.5 ms
			1	$\phi\text{SUB}/16$	125 ms
	1	0	0	$\phi\text{SUB}/32$	250 ms
			1	$\phi\text{SUB}/64$	500 ms
	1	0	0	$\phi\text{SUB}/128$	1 s
			1	$\phi\text{SUB}/256$	2 s

- Notes: 1. An overflow period is the time interval between the start of counting up from TCNT and the occurrence of a TCNT overflow.  
2. Cannot be used in the H8S/2623 Group.

### 12.2.3 Reset Control/Status Register (RSTCSR)

Bit	:	7	6	5	4	3	2	1
		WOVF	RSTE	RSTS	—	—	—	—
Initial value :		0	0	0	1	1	1	1
R/W	:	R/(W)*	R/W	R/W	—	—	—	—

Note: \* Only 0 can be written, for flag clearing.

RSTCSR is an 8-bit readable/writable\* register that controls the generation of the interrupt signal when TCNT overflows, and selects the type of internal reset signal.

**Bit 7****WOVF**      **Description**

0	[Clearing condition] Cleared by reading TCSR when WOVF = 1, then writing 0 to WOVF
1	[Setting condition] Set when TCNT overflows (changed from H'FF to H'00) during watchdog timer operation

**Bit 6—Reset Enable (RSTE):** Specifies whether or not a reset signal is generated in TCNT overflows during watchdog timer operation.

**Bit 6****RSTE**      **Description**

0	Reset signal is not generated if TCNT overflows*
1	Reset signal is generated if TCNT overflows

Note: \* The modules within the chip are not reset, but TCNT and TCSR within the chip are reset.

**Bit 5—Reset Select (RSTS):** Selects the type of internal reset generated if TCNT overflows during watchdog timer operation.

For details of the types of reset, see section 4, Exception Handling.

**Bit 5****RSTS**      **Description**

0	Power-on reset
1	Setting prohibited

**Bits 4 to 0—Reserved:** These bits are always read as 1 and cannot be modified.

expanded mode.

Only bit 5 is described here. For details of the other bits, see section 7.2.6, Pin Function Register (PFCR).

**Bit 5—BUZZ Output Enable (BUZZE)\*:** Enables or disables BUZZ output from the WDT1 input clock selected with bits PSS and CKS2 to CKS0 is output as the BUZZ.

Note: \* In the H8S/2623 Group this bit is reserved, and must be written with 0.

#### Bit 5

BUZZE	Description	(In
0	Functions as PF1 I/O pin	(In
1	Functions as BUZZ output pin	

### 12.2.5 Notes on Register Access

The watchdog timer's TCNT, TCSR, and RSTCSR registers differ from other registers more difficult to write to. The procedures for writing to and reading these registers are below.

**Writing to TCNT and TCSR:** These registers must be written to by a word transfer in. They cannot be written to with byte instructions.


Figure 12.2 shows the format of data written to TCNT and TCSR. TCNT and TCSR both use the same write address. For a write to TCNT, the upper byte of the written word must contain the write data and the lower byte must contain the write data. For a write to TCSR, the upper byte of the written word must contain H'A5 and the lower byte must contain the write data. This transfers the write data from the lower byte to TCNT or TCSR.

## Figure 12.2 Format of Data Written to TCNT and TCSR

**Writing to RSTCSR:** RSTCSR must be written to by word transfer instruction to address H'FF76. It cannot be written to with byte instructions.

Figure 12.3 shows the format of data written to RSTCSR. The method of writing 0 to the WOVF bit differs from that for writing to the RSTE and RSTS bits.

To write 0 to the WOVF bit, the write data must have H'A5 in the upper byte and H'00 in the lower byte. This clears the WOVF bit to 0, but has no effect on the RSTE and RSTS bits. To write 1 to the WOVF bit, the upper byte must contain H'5A and the lower byte must contain the desired write data. This writes the values in bits 6 and 5 of the lower byte into the RSTE and RSTS bits, but has no effect on the WOVF bit.



**Figure 12.3 Format of Data Written to RSTCSR**

**Reading TCNT, TCSR, and RSTCSR (WDT0):** These registers are read in the same manner as the other registers. The read addresses are H'FF74 for TCSR, H'FF75 for TCNT, and H'FF76 for RSTCSR.


the WDT0 the  $\overline{\text{WDT0VF}}$  signal is output. This is shown in figure 12.4 (a). This  $\overline{\text{WDT0VF}}$  signal can be used to reset the system. The  $\overline{\text{WDT0VF}}$  signal is output for 132 states when  $\text{RSTE} = 1$  and for 130 states when  $\text{RSTE} = 0$ .

If TCNT overflows when 1 is set in the RSTE bit in RSTCSR, a signal that resets the chip internally is generated at the same time as the  $\overline{\text{WDT0VF}}$  signal. This reset can be selected as either power-on reset or a manual reset, depending on the setting of the RSTS bit in RSTCSR. The internal reset signal is output for 518 states.

If a reset caused by a signal input to the  $\overline{\text{RES}}$  pin occurs at the same time as a reset caused by a WDT overflow, the  $\overline{\text{RES}}$  pin reset has priority and the WOVF bit in RSTCSR is cleared.

In the case of WDT1, the chip is reset, or an NMI interrupt request is generated, for 516 clock periods ( $516\phi$ ) (515 or 516 states when the clock source is  $\phi\text{SUB}$  ( $\text{PSS} = 1$ )). This is illustrated in figure 12.4 (b).


An NMI request from the watchdog timer and an interrupt request from the NMI pin are treated as having the same vector. So, avoid handling an NMI request from the watchdog timer and an interrupt request from the NMI pin at the same time.



**Figure 12.4 (a) WDT0 Watchdog Timer Operation**








**Figure 12.5 Interval Timer Operation**

### 12.3.3 Timing of Setting Overflow Flag (OVF)

The OVF flag is set to 1 if TCNT overflows during interval timer operation. At the same time, an interval timer interrupt (WOVI) is requested. This timing is shown in figure 12.6.


With WDT1, the OVF bit of the TCSR is set to 1 and a simultaneous NMI interrupt is generated when the TCNT overflows if the NMI request has been chosen in the watchdog timer.



**Figure 12.6 Timing of Setting of OVF**

### 12.3.4 Timing of Setting of Watchdog Timer Overflow Flag (WOVF)

In the WDT0, the WOVF flag is set to 1 if TCNT overflows during watchdog timer operation. At the same time, the  $\overline{\text{WDTOVF}}$  signal goes low. If TCNT overflows while the RSTE bit is set to 1, an internal reset signal is generated for the entire chip. Figure 12.7 shows the timing in this case.




**Figure 12.7 Timing of Setting of WOVF**

## 12.5 Usage Notes

### 12.5.1 Contention between Timer Counter (TCNT) Write and Increment

If a timer counter clock pulse is generated during the  $T_2$  state of a TCNT write cycle, the write operation takes priority and the timer counter is not incremented. Figure 12.8 shows this operation.




**Figure 12.8 Contention between TCNT Write and Increment**

If the mode is switched from watchdog timer to interval timer, or vice versa, while the operating, errors could occur in the incrementation. Software must stop the watchdog timer (clearing the TME bit to 0) before switching the mode.

#### 12.5.4 System Reset by $\overline{\text{WDTOVF}}$ Signal

If the  $\overline{\text{WDTOVF}}$  output signal is input to the  $\overline{\text{RES}}$  pin of the H8S/2626 Group or H8S/2623 Group, the chip will not be initialized correctly. Make sure that the  $\overline{\text{WDTOVF}}$  signal is not input to the  $\overline{\text{RES}}$  pin. To reset the entire system by means of the  $\overline{\text{WDTOVF}}$  signal, use the circuit in figure 12.9.



**Figure 12.9 Circuit for System Reset by  $\overline{\text{WDTOVF}}$  Signal (Example)**

#### 12.5.5 Internal Reset in Watchdog Timer Mode

The H8S/2626 Group or H8S/2623 Group is not reset internally if TCNT overflows when the RSTE bit is cleared to 0 during watchdog timer operation, but TCNT and TCSR of the watchdog timer are reset.

TCNT, TCSR, and RSTCSR cannot be written to while the  $\overline{\text{WDTOVF}}$  signal is low. As a result, a read of the WOVF flag is not recognized during this period. To clear the WOVF flag, therefore, read TCSR after the  $\overline{\text{WDTOVF}}$  signal goes high, then write 0 to the WOVF flag.





(multiprocessor communication function).

### 13.1.1 Features

SCI features are listed below.

- Choice of asynchronous or clocked synchronous serial communication mode

#### Asynchronous mode

— Serial data communication executed using asynchronous system in which sync is achieved character by character

Serial data communication can be carried out with standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA)

— A multiprocessor communication function is provided that enables serial data communication with a number of processors

— Choice of 12 serial data transfer formats

Data length : 7 or 8 bits

Stop bit length : 1 or 2 bits

Parity : Even, odd, or none

Multiprocessor bit : 1 or 0

— Receive error detection : Parity, overrun, and framing errors

— Break detection : Break can be detected by reading the RxD pin level in the case of a framing error

#### Clocked Synchronous mode

— Serial data communication synchronized with a clock

Serial data communication can be carried out with other chips that have a synchronous communication function

— One serial data transfer format

Data length : 8 bits

— Receive error detection : Overrun errors detected

Note: \* Descriptions in this section refer to LSB-first transfer.

- On-chip baud rate generator allows any bit rate to be selected
- Choice of serial clock source: internal clock from baud rate generator or external clock from SCK pin
- Four interrupt sources
  - Four interrupt sources — transmit-data-empty, transmit-end, receive-data-full, and receive-error — that can issue requests independently
  - The transmit-data-empty interrupt and receive data full interrupts can activate the transfer controller (DTC) to execute data transfer
- Module stop mode can be set
  - As the initial setting, SCI operation is halted. Register access is enabled by exiting stop mode.






Figure 13.1 Block Diagram of SCI

	Transmit data pin 0	TxD0	Output	SCI0 transmit data output
1	Serial clock pin 1	SCK1	I/O	SCI1 clock input/output
	Receive data pin 1	RxD1	Input	SCI1 receive data input
	Transmit data pin 1	TxD1	Output	SCI1 transmit data output
2	Serial clock pin 2	SCK2	I/O	SCI2 clock input/output
	Receive data pin 2	RxD2	Input	SCI2 receive data input
	Transmit data pin 2	TxD2	Output	SCI2 transmit data output

Note: \* Pin names SCK, RxD, and TxD are used in the text for all channels, omitting channel designation.

0	Serial mode register 0	SMR0	R/W	H'00
	Bit rate register 0	BRR0	R/W	H'FF
	Serial control register 0	SCR0	R/W	H'00
	Transmit data register 0	TDR0	R/W	H'FF
	Serial status register 0	SSR0	R/(W) <sup>*2</sup>	H'84
	Receive data register 0	RDR0	R	H'00
	Smart card mode register 0	SCMR0	R/W	H'F2
1	Serial mode register 1	SMR1	R/W	H'00
	Bit rate register 1	BRR1	R/W	H'FF
	Serial control register 1	SCR1	R/W	H'00
	Transmit data register 1	TDR1	R/W	H'FF
	Serial status register 1	SSR1	R/(W) <sup>*2</sup>	H'84
	Receive data register 1	RDR1	R	H'00
	Smart card mode register 1	SCMR1	R/W	H'F2
2	Serial mode register 2	SMR2	R/W	H'00
	Bit rate register 2	BRR2	R/W	H'FF
	Serial control register 2	SCR2	R/W	H'00
	Transmit data register 2	TDR2	R/W	H'FF
	Serial status register 2	SSR2	R/(W) <sup>*2</sup>	H'84
	Receive data register 2	RDR2	R	H'00
	Smart card mode register 2	SCMR2	R/W	H'F2
All	Module stop control register B	MSTPCRB	R/W	H'FF

- Notes: 1. Lower 16 bits of the address.  
2. Only 0 can be written, for flag clearing.

RSR is a register used to receive serial data.

The SCI sets serial data input from the RxD pin in RSR in the order received, starting with the MSB (bit 7), and converts it to parallel data. When one byte of data has been received, it is transferred to RDR automatically.

RSR cannot be directly read or written to by the CPU.

### 13.2.2 Receive Data Register (RDR)

Bit	:	7	6	5	4	3	2	1
Initial value	:	0	0	0	0	0	0	0
R/W	:	R	R	R	R	R	R	R

RDR is a register that stores received serial data.

When the SCI has received one byte of serial data, it transfers the received serial data from RSR to RDR where it is stored, and completes the receive operation. After this, RSR is received.

Since RSR and RDR function as a double buffer in this way, enables continuous receive operations to be performed.

RDR is a read-only register, and cannot be written to by the CPU.

RDR is initialized to H'00 by a reset, in standby mode, watch mode, subactive mode, suspend mode, or module stop mode.

To perform serial data transmission, the SCI first transfers transmit data from TDR to TSR, and transmission started, automatically. However, data transfer from TDR to TSR sends the data to the TxD pin starting with the LSB (bit 0).

When transmission of one byte is completed, the next transmit data is transferred from TSR, and transmission started, automatically. However, data transfer from TDR to TSR performed if the TDRE bit in SSR is set to 1.

TSR cannot be directly read or written to by the CPU.

### 13.2.4 Transmit Data Register (TDR)

Bit	:	7	6	5	4	3	2	1
		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Initial value	:	1	1	1	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TDR is an 8-bit register that stores data for serial transmission.

When the SCI detects that TSR is empty, it transfers the transmit data written in TDR starts serial transmission. Continuous serial transmission can be carried out by writing transmit data to TDR during serial transmission of the data in TSR.

TDR can be read or written to by the CPU at all times.

TDR is initialized to H'FF by a reset, in standby mode, watch mode, subactive mode, mode, or module stop mode.

generator clock source.

SMR can be read or written to by the CPU at all times.

SMR is initialized to H'00 by a reset and in hardware standby mode. It retains its previous value in hardware standby mode, module stop mode, software standby mode, watch mode, subactive mode, and subsleep mode.

**Bit 7—Communication Mode (C/ $\bar{A}$ ):** Selects asynchronous mode or clocked synchronous mode as the SCI operating mode.

**Bit 7**

C/ $\bar{A}$	Description	
0	Asynchronous mode	(In
1	Clocked synchronous mode	

**Bit 6—Character Length (CHR):** Selects 7 or 8 bits as the data length in asynchronous mode. In clocked synchronous mode, a fixed data length of 8 bits is used regardless of the CHR setting.

**Bit 6**

CHR	Description	
0	8-bit data	(In
1	7-bit data*	

Note: \* When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted, and it is not possible to choose between LSB-first or MSB-first transfer.

**Bit 5—Parity Enable (PE):** In asynchronous mode, selects whether or not parity bit addition is performed in transmission, and parity bit checking in reception. In clocked synchronous mode, with a multiprocessor format, parity bit addition and checking is not performed, regardless of the PE bit setting.

**Bit 4—Parity Mode (O/E):** Selects either even or odd parity for use in parity addition checking.

The  $O/\bar{E}$  bit setting is only valid when the PE bit is set to 1, enabling parity bit addition checking, in asynchronous mode. The  $O/\bar{E}$  bit setting is invalid in clocked synchronous mode when parity addition and checking is disabled in asynchronous mode, and when a multi-byte format is used.

#### Bit 4

O/E	Description
0	Even parity* <sup>1</sup>
1	Odd parity* <sup>2</sup>

Notes: 1. When even parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is even.  
In reception, a check is performed to see if the total number of 1 bits in the character plus the parity bit is even.

2. When odd parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is odd.  
In reception, a check is performed to see if the total number of 1 bits in the character plus the parity bit is odd.

**Bit 3—Stop Bit Length (STOP):** Selects 1 or 2 bits as the stop bit length in asynchronous mode. The STOP bits setting is only valid in asynchronous mode. If clocked synchronous mode is used, the STOP bit setting is invalid since stop bits are not added.

#### Bit 3

STOP	Description
0	1 stop bit: In transmission, a single 1 bit (stop bit) is added to the end of a transmit character before it is sent.
1	2 stop bits: In transmission, two 1 bits (stop bits) are added to the end of a transmit character before it is sent.

Communication Function.

**Bit 2**

<b>MP</b>	<b>Description</b>	
0	Multiprocessor function disabled	(In
1	Multiprocessor format selected	

**Bits 1 and 0—Clock Select 1 and 0 (CKS1, CKS0):** These bits select the clock source for the baud rate generator. The clock source can be selected from  $\phi$ ,  $\phi/4$ ,  $\phi/16$ , and  $\phi/64$ , according to the setting of bits CKS1 and CKS0.

For the relation between the clock source, the bit rate register setting, and the baud rate, see section 13.2.8, Bit Rate Register (BRR).

<b>Bit 1</b>	<b>Bit 0</b>	<b>Description</b>	
<b>CKS1</b>	<b>CKS0</b>		
0	0	$\phi$ clock	(In
	1	$\phi/4$ clock	
1	0	$\phi/16$ clock	
	1	$\phi/64$ clock	



SCR is a register that performs enabling or disabling of SCI transfer operations, serial transfer mode, and interrupt requests, and selection of the serial clock source.

SCR can be read or written to by the CPU at all times.

SCR is initialized to H'00 by a reset and in hardware standby mode. It retains its previous value in module stop mode, software standby mode, watch mode, subactive mode, and subsleep mode.

**Bit 7—Transmit Interrupt Enable (TIE):** Enables or disables transmit data empty interrupt (TXI) request generation when serial transmit data is transferred from TDR to TSR and the TXIF flag in SSR is set to 1.

#### Bit 7

TIE	Description
0	Transmit data empty interrupt (TXI) requests disabled
1	Transmit data empty interrupt (TXI) requests enabled

Note: TXI interrupt request cancellation can be performed by reading 1 from the TDR register, clearing it to 0, or clearing the TIE bit to 0.

1 Receive data full interrupt (RXI) request and receive error interrupt (ERI) re  
enabled

Note: \* RXI and ERI interrupt request cancellation can be performed by reading 1 fr  
RDRF flag, or the FER, PER, or ORER flag, then clearing the flag to 0, or cl  
RIE bit to 0.

**Bit 5—Transmit Enable (TE):** Enables or disables the start of serial transmission by t

**Bit 5**

TE	Description	(In
0	Transmission disabled* <sup>1</sup>	(In
1	Transmission enabled* <sup>2</sup>	

Notes: 1. The TDRE flag in SSR is fixed at 1.  
2. In this state, serial transmission is started when transmit data is written to TD  
TDRE flag in SSR is cleared to 0.  
SMR setting must be performed to decide the transfer format before setting  
to 1.

**Bit 4—Receive Enable (RE):** Enables or disables the start of serial reception by the S

**Bit 4**

RE	Description	(In
0	Reception disabled* <sup>1</sup>	(In
1	Reception enabled* <sup>2</sup>	

Notes: 1. Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER fla  
retain their states.  
2. Serial reception is started in this state when a start bit is detected in asynchron  
mode or serial clock input is detected in clocked synchronous mode.  
SMR setting must be performed to decide the transfer format before setting  
to 1.

[Clearing conditions]

- When the MPIE bit is cleared to 0
- When MPB= 1 data is received

---

1	Multiprocessor interrupts enabled*
---	------------------------------------

Receive interrupt (RXI) requests, receive error interrupt (ERI) requests, and setting of the RDRF, FER, and ORER flags in SSR are disabled until data with the multiprocessor bit set to 1 is received.

---

Note: \* When receive data including MPB = 0 is received, receive data transfer from the RDR, receive error detection, and setting of the RDRF, FER, and ORER flags is not performed. When receive data including MPB = 1 is received, the MPIE bit is set to 1, the MPIE bit is cleared to 0 automatically, and generation of RXI and ERI interrupts (when the TIE and RIE bits in SCR are set to 1) and FER and ORER setting is enabled.

**Bit 2—Transmit End Interrupt Enable (TEIE):** Enables or disables transmit end interrupt (TEI) request generation when there is no valid transmit data in TDR in MSB data transfer.

### Bit 2

---

TEIE	Description
0	Transmit end interrupt (TEI) request disabled*
1	Transmit end interrupt (TEI) request enabled*

---

Note: \* TEI cancellation can be performed by reading 1 from the TDRE flag in SSR, clearing it to 0 and clearing the TEND flag to 0, or clearing the TEIE bit to 0.

For details of clock source selection, see table 13.9.

Bit 1	Bit 0	Description	
CKE1	CKE0	Description	
0	0	Asynchronous mode	Internal clock/SCK pin functions as I/O p
		Clocked synchronous mode	Internal clock/SCK pin functions as serial output <sup>*1</sup>
	1	Asynchronous mode	Internal clock/SCK pin functions as clock
		Clocked synchronous mode	Internal clock/SCK pin functions as serial output
1	0	Asynchronous mode	External clock/SCK pin functions as clock
		Clocked synchronous mode	External clock/SCK pin functions as serial input
	1	Asynchronous mode	External clock/SCK pin functions as clock
		Clocked synchronous mode	External clock/SCK pin functions as serial input

- Notes:
1. Initial value
  2. Outputs a clock of the same frequency as the bit rate.
  3. Inputs a clock with a frequency 16 times the bit rate.

SSR is an 8-bit register containing status flags that indicate the operating status of the multiprocessor bits.

SSR can be read or written to by the CPU at all times. However, 1 cannot be written to TDRE, RDRF, ORER, PER, and FER. Also note that in order to clear these flags they must be read as 1 beforehand. The TEND flag and MPB flag are read-only flags and cannot be written to.

SSR is initialized to H'84 by a reset, in standby mode, watch mode, subactive mode, suspend mode, or module stop mode.

**Bit 7—Transmit Data Register Empty (TDRE):** Indicates that data has been transferred from TDR to TSR and the next serial data can be written to TDR.

#### Bit 7

TDRE	Description
0	[Clearing conditions] <ul style="list-style-type: none"><li>• When 0 is written to TDRE after reading TDRE = 1</li><li>• When the DTC is activated by a TXI interrupt and writes data to TDR</li></ul>
1	[Setting conditions] <ul style="list-style-type: none"><li>• When the TE bit in SCR is 0</li><li>• When data is transferred from TDR to TSR and data can be written to TDR</li></ul>

When serial reception ends normally and receive data is transferred from R

Note: RDR and the RDRF flag are not affected and retain their previous values when a error is detected during reception or when the RE bit in SCR is cleared to 0.

If reception of the next data is completed while the RDRF flag is still set to 1, an error will occur and the receive data will be lost.

**Bit 5—Overrun Error (ORER):** Indicates that an overrun error occurred during reception, causing abnormal termination.

#### Bit 5

ORER	Description	
0	[Clearing condition] When 0 is written to ORER after reading ORER = 1	(Initial)
1	[Setting condition] When the next serial reception is completed while RDRF = 1*2	

Notes: 1. The ORER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.

2. The receive data prior to the overrun error is retained in RDR, and the data received subsequently is lost. Also, subsequent serial reception cannot be continued until the ORER flag is set to 1. In clocked synchronous mode, serial transmission can be continued, either.

When the SCI checks whether the stop bit at the end of the receive data was received, reception ends, and the stop bit is 0<sup>\*2</sup>

- Notes:
1. The FER flag is not affected and retains its previous state when the RE bit is cleared to 0.
  2. In 2-stop-bit mode, only the first stop bit is checked for a value of 0; the second stop bit is not checked. If a framing error occurs, the receive data is transferred to FER. The RDRF flag is not set. Also, subsequent serial reception cannot be continued until the FER flag is set to 1. In clocked synchronous mode, serial transmission cannot be continued, either.

**Bit 3—Parity Error (PER):** Indicates that a parity error occurred during reception. In addition in asynchronous mode, causing abnormal termination.

### Bit 3

PER	Description
0	[Clearing condition] When 0 is written to PER after reading PER = 1
1	[Setting condition] When, in reception, the number of 1 bits in the receive data plus the parity bit do not match the parity setting (even or odd) specified by the O/E bit in SMR <sup>*2</sup>

- Notes:
1. The PER flag is not affected and retains its previous state when the RE bit is cleared to 0.
  2. If a parity error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Also, subsequent serial reception cannot be continued while the PER flag is set to 1. In clocked synchronous mode, serial transmission cannot be continued, either.

	<ul style="list-style-type: none"> <li>When 0 is written to TDRE after reading TDRE = 1</li> <li>When the DTC is activated by a TXI interrupt and writes data to TDR</li> </ul>	
1	[Setting conditions]	(In
	<ul style="list-style-type: none"> <li>When the TE bit in SCR is 0</li> <li>When TDRE = 1 at transmission of the last bit of a 1-byte serial transmi</li> </ul>	

**Bit 1—Multiprocessor Bit (MPB):** When reception is performed using multiprocessor asynchronous mode, MPB stores the multiprocessor bit in the receive data.

MPB is a read-only bit, and cannot be modified.

#### Bit 1

MPB	Description
0	[Clearing condition] When data with a 0 multiprocessor bit is received
1	[Setting condition] When data with a 1 multiprocessor bit is received

Note: \* Retains its previous state when the RE bit in SCR is cleared to 0 with multiprocessor format.

**Bit 0—Multiprocessor Bit Transfer (MPBT):** When transmission is performed using multiprocessor format in asynchronous mode, MPBT stores the multiprocessor bit to be transmitted in the transmit data.

The MPBT bit setting is invalid when multiprocessor format is not used, when not transmitting, and in clocked synchronous mode.



Bit	:	7	6	5	4	3	2	1
Initial value	:	1	1	1	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

BRR is an 8-bit register that sets the serial transfer bit rate in accordance with the baud rate generator operating clock selected by bits CKS1 and CKS0 in SMR.

BRR can be read or written to by the CPU at all times.

BRR is initialized to H'FF by a reset and in hardware standby mode. It retains its previous value in module stop mode, software standby mode, watch mode, subactive mode, and subsleep mode.

As baud rate generator control is performed independently for each channel, different BRR values can be set for each channel.

Table 13.3 shows sample BRR settings in asynchronous mode, and table 13.4 shows sample BRR settings in clocked synchronous mode.

600	0	207	0.16	0	255	0.00	1	64	0.16
1200	0	103	0.16	0	127	0.00	0	129	0.16
2400	0	51	0.16	0	63	0.00	0	64	0.16
4800	0	25	0.16	0	31	0.00	0	32	-1.36
9600	0	12	0.16	0	15	0.00	0	15	1.73
19200	—	—	—	0	7	0.00	0	7	1.73
31250	0	3	0.00	0	4	-1.70	0	4	0.00
38400	—	—	—	0	3	0.00	0	3	1.73

Bit Rate (bit/s)	$\phi = 6 \text{ MHz}$			$\phi = 6.144 \text{ MHz}$			$\phi = 7.3728 \text{ MHz}$			$\phi =$	
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N
110	2	106	-0.44	2	108	0.08	2	130	-0.07	2	141
150	2	77	0.16	2	79	0.00	2	95	0.00	2	103
300	1	155	0.16	1	159	0.00	1	191	0.00	1	207
600	1	77	0.16	1	79	0.00	1	95	0.00	1	103
1200	0	155	0.16	0	159	0.00	0	191	0.00	0	207
2400	0	77	0.16	0	79	0.00	0	95	0.00	0	103
4800	0	38	0.16	0	39	0.00	0	47	0.00	0	51
9600	0	19	-2.34	0	19	0.00	0	23	0.00	0	25
19200	0	9	-2.34	0	9	0.00	0	11	0.00	0	12
31250	0	5	0.00	0	5	2.40	—	—	—	0	7
38400	0	4	-2.34	0	4	0.00	0	5	0.00	—	—

1200	0	233	0.00	1	64	0.16	1	77	0.16	1	73
2400	0	127	0.00	0	129	0.16	0	155	0.16	0	153
4800	0	63	0.00	0	64	0.16	0	77	0.16	0	79
9600	0	31	0.00	0	32	-1.36	0	38	0.16	0	39
19200	0	15	0.00	0	15	1.73	0	19	-2.34	0	19
31250	0	9	-1.70	0	9	0.00	0	11	0.00	0	11
38400	0	7	0.00	0	7	1.73	0	9	-2.34	0	9

Bit Rate (bit/s)	$\phi = 14 \text{ MHz}$			$\phi = 14.7456 \text{ MHz}$			$\phi = 16 \text{ MHz}$			$\phi = 17 \text{ MHz}$	
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N
110	2	248	-0.17	3	64	0.70	3	70	0.03	3	75
150	2	181	0.13	2	191	0.00	2	207	0.13	2	223
300	2	90	0.13	2	95	0.00	2	103	0.13	2	111
600	1	181	0.13	1	191	0.00	1	207	0.13	1	223
1200	1	90	0.13	1	95	0.00	1	103	0.13	1	111
2400	0	181	0.13	0	191	0.00	0	207	0.13	0	223
4800	0	90	0.13	0	95	0.00	0	103	0.13	0	111
9600	0	45	-0.93	0	47	0.00	0	51	0.13	0	55
19200	0	22	-0.93	0	23	0.00	0	25	0.13	0	27
31250	0	13	0.00	0	14	-1.70	0	15	0.00	0	13
38400	—	—	—	0	11	0.00	0	12	0.13	0	13

1200	1	110	0.16	1	127	0.00	1	129	0.16
2400	0	233	0.16	0	255	0.00	1	64	0.16
4800	0	116	0.16	0	127	0.00	0	129	0.16
9600	0	58	-0.69	0	63	0.00	0	64	0.16
19200	0	28	1.02	0	31	0.00	0	32	-1.36
31250	0	17	0.00	0	19	-1.70	0	19	0.00
38400	0	14	-2.34	0	15	0.00	0	15	1.73

2.5 k	1	99	1	199	1	249	2	99	2
5 k	0	199	1	99	1	124	1	199	1
10 k	0	99	0	199	0	249	1	99	1
25 k	0	39	0	79	0	99	0	159	0
50 k	0	19	0	39	0	49	0	79	0
100 k	0	9	0	19	0	24	0	39	0
250 k	0	3	0	7	0	9	0	15	0
500 k	0	1	0	3	0	4	0	7	0
1 M	0	0*	0	1			0	3	0
2.5 M					0	0*			0
5 M									0

Legend:

Blank: Cannot be set.

—: Can be set, but there will be a degree of error.

\*: Continuous transfer is not possible.

Note: As far as possible, the setting should be made so that the error is no more than

$$N = \frac{\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Where B: Bit rate (bit/s)

N: BRR setting for baud rate generator ( $0 \leq N \leq 255$ )

$\phi$ : Operating frequency (MHz)

n: Baud rate generator input clock ( $n = 0$  to 3)

(See the table below for the relation between n and the clock.)

n	Clock	SMR Setting	
		CKS1	CKS0
0	$\phi$	0	0
1	$\phi/4$	0	1
2	$\phi/16$	1	0
3	$\phi/64$	1	1

The bit rate error in asynchronous mode is found from the following formula:

$$\text{Error (\%)} = \left\{ \frac{\phi \times 10^6}{(N + 1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

5	150250	0	0
6	187500	0	0
6.144	192000	0	0
7.3728	230400	0	0
8	250000	0	0
9.8304	307200	0	0
10	312500	0	0
12	375000	0	0
12.288	384000	0	0
14	437500	0	0
14.7456	460800	0	0
16	500000	0	0
17.2032	537600	0	0
18	562500	0	0
19.6608	614400	0	0
20	625000	0	0

7.3728	1.8432	115200
8	2.0000	125000
9.8304	2.4576	153600
10	2.5000	156250
12	3.0000	187500
12.288	3.0720	192000
14	3.5000	218750
14.7456	3.6864	230400
16	4.0000	250000
17.2032	4.3008	268800
18	4.5000	281250
19.6608	4.9152	307200
20	5.0000	312500

**Table 13.7 Maximum Bit Rate with External Clock Input (Clocked Synchronous)**

$\phi$ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (Mbps)
4	0.6667	666666.7
6	1.0000	1000000.0
8	1.3333	1333333.3
10	1.6667	1666666.7
12	2.0000	2000000.0
14	2.3333	2333333.3
16	2.6667	2666666.7
18	3.0000	3000000.0
20	3.3333	3333333.3



mode 7-bit data, LSB-first or MSB-first can be selected regardless of the serial communication mode. The descriptions in this chapter refer to LSB-first transfer.

For details of the other bits in SCMR, see 14.2.1, Smart Card Mode Register (SCMR).

SCMR is initialized to H'F2 by a reset and in hardware standby mode. It retains its present value in module stop mode, software standby mode, watch mode, subactive mode, and substandby mode.

**Bits 7 to 4—Reserved:** These bits are always read as 1 and cannot be modified.

**Bit 3—Smart Card Data Transfer Direction (SDIR):** Selects the serial/parallel communication format.

This bit is valid when 8-bit data is used as the transmit/receive format.

### Bit 3

SDIR	Description
0	TDR contents are transmitted LSB-first Receive data is stored in RDR LSB-first
1	TDR contents are transmitted MSB-first Receive data is stored in RDR MSB-first

1 TDR contents are inverted before being transmitted  
 Receive data is stored in RDR in inverted form

**Bit 1—Reserved:** This bit is always read as 1 and cannot be modified.

**Bit 0—Smart Card Interface Mode Select (SMIF):** When the smart card interface operates in normal SCI, 0 should be written in this bit.

**Bit 0**

SMIF	Description
0	Operates as normal SCI (smart card interface function disabled) (Inverted)
1	Smart card interface function enabled

**13.2.10 Module Stop Control Register B (MSTPCRB)**

**MSTPCRB**

Bit	:	7	6	5	4	3	2	1
		MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1
Initial value	:	1	1	1	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MSTPCRB is 8-bit readable/writable registers that perform module stop mode control.

When one of bits MSTPB7 to MSTPB5 is set to 1, SCI0, SCI1, or SCI2, respectively, starts operation at the end of the bus cycle, and enters module stop mode. For details, see sections 21A.5, 21B.5, Module Stop Mode.

MSTPCRB is initialized to H'FF by a reset and in hardware standby mode. They are not initialized in software standby mode.

**Bit 6**

---

**MSTPB6**    **Description**

---

0            SCI1 module stop mode is cleared

1            SCI1 module stop mode is set

**Bit 5—Module Stop (MSTPB5):** Specifies the SCI2 module stop mode.

**Bit 5**

---

**MSTPB5**    **Description**

---

0            SCI2 module stop mode is cleared

1            SCI2 module stop mode is set

Selection of asynchronous or clocked synchronous mode and the transmission format is using SMR as shown in table 13.8. The SCI clock is determined by a combination of the SMR in SMR and the CKE1 and CKE0 bits in SCR, as shown in table 13.9.

### **Asynchronous Mode**

- Data length: Choice of 7 or 8 bits
- Choice of parity addition, multiprocessor bit addition, and addition of 1 or 2 stop bits. A combination of these parameters determines the transfer format and character length.
- Detection of framing, parity, and overrun errors, and breaks, during reception
- Choice of internal or external clock as SCI clock source
  - When internal clock is selected:

The SCI operates on the baud rate generator clock and a clock with the same frequency as the bit rate can be output
  - When external clock is selected:

A clock with a frequency of 16 times the bit rate must be input (the on-chip baud rate generator is not used)

### **Clocked Synchronous Mode**

- Transfer format: Fixed 8-bit data
- Detection of overrun errors during reception
- Choice of internal or external clock as SCI clock source
  - When internal clock is selected:

The SCI operates on the baud rate generator clock and a serial clock is output of the same frequency as the bit rate
  - When external clock is selected:

The on-chip baud rate generator is not used, and the SCI operates on the input serial clock

		1	0					Yes
1		0		Asynchronous mode (multi-processor format)	7-bit data			No
		1						Yes
0	1	—		Asynchronous mode (multi-processor format)	8-bit data	Yes		No
		—						
1		—		Asynchronous mode (multi-processor format)	7-bit data			No
		—						
1	—	—	—	Clocked synchronous mode	8-bit data	No		

**Table 13.9 SMR and SCR Settings and SCI Clock Source Selection**

SMR	SCR Setting		Mode	SCI Transmit/Receive Clock	
	Bit 7	Bit 1		Bit 0	Clock Source
$\overline{C/\overline{A}}$	CKE1	CKE0			
0	0	0	Asynchronous mode	Internal	SCI does not use SCK pin
		1			Outputs clock with same frequency
1	0	0	Clocked synchronous mode	Internal	Outputs serial clock
		1			Inputs clock with frequency of the bit rate
1	1	0	Clocked synchronous mode	External	Inputs serial clock
		1			Outputs serial clock


transfer.

Figure 13.2 shows the general format for asynchronous serial communication.

In asynchronous serial communication, the transmission line is usually held in the mark level). The SCI monitors the transmission line, and when it goes to the space state (low level), it recognizes a start bit and starts serial communication.

One serial communication character consists of a start bit (low level), followed by data bits (in first order), a parity bit (high or low level), and finally stop bits (high level).

In asynchronous mode, the SCI performs synchronization at the falling edge of the start bit reception. The SCI samples the data on the 8th pulse of a clock with a frequency of 16 times the length of one bit, so that the transfer data is latched at the center of each bit.



**Figure 13.2 Data Format in Asynchronous Communication  
(Example with 8-Bit Data, Parity, Two Stop Bits)**

0	0	0	0	S	8-bit data	STOP	
0	0	0	1	S	8-bit data	STOP	STOP
0	1	0	0	S	8-bit data	P	STOP
0	1	0	1	S	8-bit data	P	STOP
1	0	0	0	S	7-bit data	STOP	
1	0	0	1	S	7-bit data	STOP	STOP
1	1	0	0	S	7-bit data	P	STOP
1	1	0	1	S	7-bit data	P	STOP
0	—	1	0	S	8-bit data	MPB	STOP
0	—	1	1	S	8-bit data	MPB	STOP
1	—	1	0	S	7-bit data	MPB	STOP
1	—	1	1	S	7-bit data	MPB	STOP

Legend:


S : Start bit

STOP : Stop bit

P : Parity bit

MPB : Multiprocessor bit

When the SCI is operated on an internal clock, the clock can be output from the SCK pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 13.3.



**Figure 13.3 Relation between Output Clock and Transfer Data Phase (Asynchronous Mode)**

### Data Transfer Operations


**SCI initialization (asynchronous mode):** Before transmitting and receiving data, you clear the TE and RE bits in SCR to 0, then initialize the SCI as described below.

When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared, the TDRE flag is set to 1 and TSR is initialized. Note that clearing the RE bit to 0 does not clear the contents of the RDRF, PER, FER, and ORER flags, or the contents of RDR.

When an external clock is used the clock should not be stopped during operation, including initialization, since operation is uncertain.

Figure 13.4 shows a sample SCI initialization flowchart.






**Figure 13.4 Sample SCI Initialization Flowchart**

**Serial data transmission (asynchronous mode):** Figure 13.5 shows a sample flowchart for serial data transmission.

The following procedure should be used for serial data transmission.



write:  
Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR and clear TDRE flag to 0.

[3] Serial transmission continuation procedure:

To continue serial transmission, read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR, and then clear the TDRE flag to 0. Checking and clearing of the TDRE flag is automatic when the DTC is activated by a transmit data error interrupt (TXI) request, and data is written to TDR.

[4] Break output at the end of serial transmission:

To output a break in serial transmission, set DDR for the corresponding to the TxD pin, clear DR to 0, then clear the TE in SCR to 0.

**Figure 13.5 Sample Serial Transmission Flowchart**

The serial transmit data is sent from the TXD pin in the following order:

[a] Start bit:

One 0-bit is output.

[b] Transmit data:

8-bit or 7-bit data is output in LSB-first order.

[c] Parity bit or multiprocessor bit:

One parity bit (even or odd parity), or one multiprocessor bit is output.

A format in which neither a parity bit nor a multiprocessor bit is output can also be selected.

[d] Stop bit(s):

One or two 1-bits (stop bits) are output.


[e] Mark state:

1 is output continuously until the start bit that starts the next transmission is sent.

[3] The SCI checks the TDRE flag at the timing for sending the stop bit.

If the TDRE flag is cleared to 0, the data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.


If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the stop bit is sent, and a "mark state" is entered in which 1 is output continuously. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.



**Figure 13.6 Example of Operation in Transmission in Asynchronous Mode (Example with 8-Bit Data, Parity, One Stop Bit)**

**Serial data reception (asynchronous mode):** Figure 13.7 shows a sample flowchart for serial data reception.

The following procedure should be used for serial data reception.




SSR to identify the error. When performing the appropriate error processing, ensure that ORER, PER, and FER are all cleared to 0. Reception is resumed if any of the flags are set to 1. In the case of a framing error, a break is detected by reading the RDR. The input port corresponding to the RxD pin.

[4] SCI status check and receive data read :  
Read SSR and check the RDRF flag. If RDRF = 1, then read the receive data from RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be detected by an RXI interrupt.

[5] Serial reception continuation procedure:  
To continue serial reception before the stop bit for the next frame is received, read the RDRF flag, read RDR, and clear the RDRF flag to 0. The RDRF flag is cleared automatically when DTC is activated by an interrupt and the RDR is read.

**Figure 13.7 Sample Serial Reception Data Flowchart**



**Figure 13.7 Sample Serial Reception Data Flowchart (cont)**

[a] Parity check:

The SCI checks whether the number of 1 bits in the receive data agrees with the (even or odd) set in the  $O/\bar{E}$  bit in SMR.

[b] Stop bit check:

The SCI checks whether the stop bit is 1.

If there are two stop bits, only the first is checked.

[c] Status check:

The SCI checks whether the RDRF flag is 0, indicating that the receive data cannot be transferred from RSR to RDR.

If all the above checks are passed, the RDRF flag is set to 1, and the receive data is transferred to RDR.


If a receive error\* is detected in the error check, the operation is as shown in table 10-1.

Note: \* Subsequent receive operations cannot be performed when a receive error has occurred. Also note that the RDRF flag is not set to 1 in reception, and so the error flag is cleared to 0.

[4] If the RIE bit in SCR is set to 1 when the RDRF flag changes to 1, a receive data full (RXI) request is generated.

Also, if the RIE bit in SCR is set to 1 when the ORER, PER, or FER flag changes to 1, a receive error interrupt (ERI) request is generated.

Figure 13.8 shows an example of the operation for reception in asynchronous mode.



**Figure 13.8 Example of SCI Operation in Reception  
(Example with 8-Bit Data, Parity, One Stop Bit)**



The serial communication cycle consists of two component cycles: an ID transmission cycle which specifies the receiving station, and a data transmission cycle. The multiprocessor cycle is used to differentiate between the ID transmission cycle and the data transmission cycle.

The transmitting station first sends the ID of the receiving station with which it wants to communicate as data with a 1 multiprocessor bit added. It then sends the data with a 0 multiprocessor bit added.

The receiving station skips the data until data with a 1 multiprocessor bit is sent.

When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose ID does not match continue to skip the data until data with a 1 multiprocessor bit is again received. In this way, data communication is carried out among a number of processors.


Figure 13.9 shows an example of inter-processor communication using the multiprocessor cycle.

### **Data Transfer Format**

There are four data transfer formats.

When the multiprocessor format is specified, the parity bit specification is invalid.

For details, see table 13.10.




**Figure 13.9 Example of Inter-Processor Communication Using Multiprocessor (Transmission of Data H'AA to Receiving Station A)**

### Data Transfer Operations

**Multiprocessor serial data transmission:** Figure 13.10 shows a sample flowchart for multiprocessor serial data transmission.

The following procedure should be used for multiprocessor serial data transmission.



**Figure 13.10 Sample Multiprocessor Serial Transmission Flowchart**

The serial transmit data is sent from the TXD pin in the following order.

[a] Start bit:

One 0-bit is output.

[b] Transmit data:

8-bit or 7-bit data is output in LSB-first order.

[c] Multiprocessor bit

One multiprocessor bit (MPBT value) is output.

[d] Stop bit(s):

One or two 1-bits (stop bits) are output.


[e] Mark state:

1 is output continuously until the start bit that starts the next transmission is sent.

[3] The SCI checks the TDRE flag at the timing for sending the stop bit.

If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.


If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the stop bit is sent, and the mark state is entered in which 1 is output continuously. If the TEIE bit in SCR is set to 1, a transmission end interrupt (TEI) request is generated.



**Figure 13.11 Example of SCI Operation in Transmission  
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)**

**Multiprocessor serial data reception:** Figure 13.12 shows a sample flowchart for multiprocessor serial reception.

The following procedure should be used for multiprocessor serial data reception.




RDRF flag is set to 1, then read the receive data in RDR and compare it with this station's ID. If the data is not this station's ID, set the MPIE bit to 1 again, and clear the RDRF flag to 0. If the data is this station's ID, clear the RDRF flag to 0.


[4] SCI status check and data reception:  
Read SSR and check that the RDRF flag is set to 1, then read the data in RDR.

[5] Receive error processing and break detection:  
If a receive error occurs, read ORER and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the ORER and FER flags are all cleared to 0.  
Reception cannot be resumed if either of these flags is set to 1. In the case of a framing error, a break can be detected by reading the RxD pin value.

**Figure 13.12 Sample Multiprocessor Serial Reception Flowchart**




**Figure 13.12 Sample Multiprocessor Serial Reception Flowchart (con**



**Figure 13.13 Example of SCI Operation in Reception  
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)**



Figure 13.14 shows the general format for clocked synchronous serial communication



**Figure 13.14 Data Format in Synchronous Communication**

In clocked synchronous serial communication, data on the transmission line is output at the falling edge of the serial clock to the next. Data confirmation is guaranteed at the rising edge of the serial clock.

In clocked serial communication, one character consists of data output starting with the LSB and ending with the MSB. After the MSB is output, the transmission line holds the MSB signal level.


In clocked synchronous mode, the SCI receives data in synchronization with the rising edge of the serial clock.

Either an internal clock generated by the on-chip baud rate generator or an external serial clock input at the SCK pin can be selected, according to the setting of the  $C/\bar{A}$  bit in SMR and the CKE0 bits in SCR. For details of SCI clock source selection, see table 13.9.


When the SCI is operated on an internal clock, the serial clock is output from the SCK pin.

Eight serial clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high. When only receive operations are performed, however, the serial clock is output until an overrun error occurs or the RE bit is cleared to 0. If you want to perform receive operations in units of one character, you should select an external clock as the clock source.

Figure 13.15 shows a sample SCI initialization flowchart.



**Figure 13.15 Sample SCI Initialization Flowchart**



pin.

[2] SCI status check and transmit data write:  
 Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR and clear the TDRE flag to 0.

[3] Serial transmission continuation procedure:  
 To continue serial transmission, ensure to read 1 from the TDRE flag to confirm that writing is possible, write data to TDR, and then clear the TDRE flag to 0.  
 Checking and clearing of the TEND flag is automatic when the DTC is activated by a transmit data empty interrupt (TXI) request and data is written to TDR.

**Figure 13.16 Sample Serial Transmission Flowchart**

external clock has been specified, data is output synchronized with the input clock. The serial transmit data is sent from the TxD pin starting with the LSB (bit 0) and the MSB (bit 7).


[3] The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).

If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.

If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the MSB (bit 7) is sent. The TxD pin maintains its state.

If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.

[4] After completion of serial transmission, the SCK pin is fixed high.




**Figure 13.17 Example of SCI Operation in Transmission**

**Serial data reception (clocked synchronous mode):** Figure 13.18 shows a sample flow of serial reception.

The following procedure should be used for serial data reception.

When changing the operating mode from asynchronous to clocked synchronous, be sure that the ORER, PER, and FER flags are all cleared to 0.

The RDRF flag will not be set if the FER or PER flag is set to 1, and neither transmit nor receive operations will be possible.



processing, clear the C to 0. Transfer cannot b if the ORER flag is set

[4] SCI status check and r data read:  
Read SSR and check t RDRF flag is set to 1, t the receive data in RDR clear the RDRF flag to Transition of the RDRF 0 to 1 can also be iden an RXI interrupt.

[5] Serial reception contin procedure:  
To continue serial rece before the MSB (bit 7) current frame is receive reading the RDRF flag RDR, and clearing the to 0. The RDRF flag is automatically when the activated by a receive interrupt (RXI) request RDR value is read.


**Figure 13.18 Sample Serial Reception Flowchart**

Neither transmit nor receive operations can be performed subsequently when a receive error has been found in the error check.

[3] If the RIE bit in SCR is set to 1 when the RDRF flag changes to 1, a receive data full (RXI) request is generated.

Also, if the RIE bit in SCR is set to 1 when the ORER flag changes to 1, a receive error interrupt (ERI) request is generated.

Figure 13.19 shows an example of SCI operation in reception.




**Figure 13.19 Example of SCI Operation in Reception**

**Simultaneous serial data transmission and reception (clocked synchronous mode):**

13.20 shows a sample flowchart for simultaneous serial transmit and receive operations.

The following procedure should be used for simultaneous serial data transmit and receive operations.





Note: When switching from transmit or receive operation to simultaneous transmit and receive operations, first clear the TE bit and RE bit to 0, then set both these bits to 1 simultaneously.

- transmit data to TDR and TDRE flag to 0. Transition of the TDRE flag to 1 can also be identified interrupt.
- [3] Receive error processing: If a receive error occurs, read the ORER flag in SSR, and after performing the appropriate processing, clear the ORER flag to 0. Transmission/reception resumed if the ORER flag is 1.
- [4] SCI status check and receive read: Read SSR and check that the RDRF flag is set to 1, then read receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can be identified by an RXI interrupt.
- [5] Serial transmission/reception continuation procedure: To continue serial transmission or reception, before the MSB of the current frame is received, read the RDRF flag, read receive data in RDR, and clear the RDRF flag to 0. Also, before the MSB of the current frame is transmitted, read 1 from the TDRE flag to confirm that writing is possible. Then write data to TDR and clear the TDRE flag to 0. Checking and clearing of the TDRE flag is automatic when the SCI is activated by a transmit data request (TXI) and a receive data request (RXI) interrupt (TXI) request and data is written to TDR. Also, the RDRF flag is cleared automatically when the SCI DTC is activated by a receive data request (RXI) interrupt and the RDR value is read.

**Figure 13.20 Sample Flowchart of Simultaneous Serial Transmit and Receive**

in SSR is set to 1, a TEI interrupt request is generated. A TXI interrupt can activate the DTC to perform data transfer. The TDRE flag is cleared to 0 automatically when data transfer is performed by the DTC. The DTC cannot be activated by a TEI interrupt request.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the TXI, PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt can activate the DTC to perform data transfer. The RDRF flag is cleared to 0 automatically when data transfer is performed by the DTC. The DTC cannot be activated by an ERI interrupt request.

	TEI	Interrupt due to transmission end (TEND)	Not possible
1	ERI	Interrupt due to receive error (ORER, FER, or PER)	Not possible
	RXI	Interrupt due to receive data full state (RDRF)	Possible
	TXI	Interrupt due to transmit data empty state (TDRE)	Possible
	TEI	Interrupt due to transmission end (TEND)	Not possible
2	ERI	Interrupt due to receive error (ORER, FER, or PER)	Not possible
	RXI	Interrupt due to receive data full state (RDRF)	Possible
	TXI	Interrupt due to transmit data empty state (TDRE)	Possible
	TEI	Interrupt due to transmission end (TEND)	Not possible

Note: \* This table shows the initial state immediately after a reset. Relative priorities of channels can be changed by means of the interrupt controller.

A TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1. When the TEND flag is cleared at the same time as the TDRE flag. Consequently, if a TEI interrupt and a TXI interrupt are requested simultaneously, the TXI interrupt may have priority for acceptance with the result that the TDRE and TEND flags are cleared. Note that the TEI interrupt is not accepted in this case.

written to TDR when the TDRE flag is cleared to 0, the data stored in TDR will be lost not yet been transferred to TSR. It is therefore essential to check that the TDRE flag is before writing transmit data to TDR.

### Operation when Multiple Receive Errors Occur Simultaneously

If a number of receive errors occur at the same time, the state of the status flags in SSR shown in table 13.13. If there is an overrun error, data is not transferred from RSR to RDR the receive data is lost.

**Table 13.13 State of SSR Status Flags and Transfer of Receive Data**

SSR Status Flags				Receive Data Transfer	Receive Error State
RDRF	ORER	FER	PER	RSR to RDR	
1	1	0	0	X	Overrun error
0	0	1	0	○	Framing error
0	0	0	1	○	Parity error
1	1	1	0	X	Overrun error + framing error
1	1	0	1	X	Overrun error + parity error
0	0	1	1	○	Framing error + parity error
1	1	1	1	X	Overrun error + framing error + parity error

Notes: ○: Receive data is transferred from RSR to RDR.  
 X: Receive data is not transferred from RSR to RDR.

whose direction (input or output) is determined by DR and DDR. This can be used to

Between serial transmission initialization and setting of the TE bit to 1, the mark state is determined by the value of DR (the pin does not function as the TxD pin until the TE bit is set to 1). Consequently, DDR and DR for the port corresponding to the TxD pin are first set to 1.

To send a break during serial transmission, first clear DR to 0, then clear the TE bit to 0.

When the TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, the TxD pin becomes an I/O port, and 0 is output from the TxD pin.

### **Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)**


Transmission cannot be started when a receive error flag (ORER, PER, or FER) is set to 1. The TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission.

Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to 0.

### **Receive Data Sampling Timing and Reception Margin in Asynchronous Mode:**

In asynchronous mode, the SCI operates on a basic clock with a frequency of 16 times the baud rate.

In reception, the SCI samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 8th basic clock. This is illustrated in figure 13.21.



**Figure 13.21 Receive Data Sampling Timing in Asynchronous Mode**

Thus the reception margin in asynchronous mode is given by formula (1) below.

$$M = \left| \left( 0.5 - \frac{1}{2N} \right) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\% \quad \dots 1$$


- Where
- M: Reception margin (%)
  - N: Ratio of bit rate to clock (N = 16)
  - D: Clock duty (D = 0 to 1.0)
  - L: Frame length (L = 9 to 12)
  - F: Absolute value of clock rate deviation

Assuming values of F = 0 and D = 0.5 in formula (1), a reception margin of 46.875% is given by formula (2) below.

When D = 0.5 and F = 0,

$$M = \left( 0.5 - \frac{1}{2 \times 16} \right) \times 100\% = 46.875\% \quad \dots 1$$

However, this is only the computed value, and a margin of 20% to 30% should be allowed in system design.




**Figure 13.22 Example of Clocked Synchronous Transmission by DTC**

### Operation in Case of Mode Transition

- Transmission


Operation should be stopped (by clearing TE, TIE, and TEIE to 0) before making a transition to module stop mode, software standby mode, watch mode, subactive mode, or subsleep mode. TSR, TDR, and SSR are reset. The output pin states in module stop mode, software standby mode, watch mode, subactive mode, or subsleep mode depend on the port settings. The output pin becomes high-level output after the relevant mode is cleared. If a transition is made during transmission, the data being transmitted will be undefined. When transmitting with a transition to module stop mode, changing the transmit mode after the relevant mode is cleared, transmission can be resumed by setting TE to 1 again, and performing the following sequence: SSR read -> TDR write -> TDRE clearance. To transmit with a different transmit mode after clearing the relevant mode, the procedure must be started again from initialization. Figure 13.23 shows a sample sequence for mode transition during transmission. Port pin states are shown in figures 13.24. Operation should also be stopped (by clearing TE, TIE, and TEIE to 0) before making a transition from transmission by DTC transfer to module stop mode, software standby mode, watch mode, subactive mode, or subsleep mode transition. To perform transmission by DTC after the relevant mode is cleared, setting TE and TIE to 1 will set the TXI flag. To resume DTC transmission.



**Figure 13.23 Sample Flowchart for Mode Transition during Transmission**









**Figure 13.26 Sample Flowchart for Mode Transition during Reception**

4. Occurrence of low-level output (see figure 13.27)



**Figure 13.27 Operation when Switching from SCK Pin Function to Port Pin**

4.  $\overline{C/A}$  bit = 0 ... switchover to port output
5. **CKE1 bit = 0**




**Figure 13.28 Operation when Switching from SCK Pin Function to Port Pin Function (Example of Preventing Low-Level Output)**

Switching between the normal serial communication interface and the Smart Card interface is carried out by means of a register setting.

### 14.1.1 Features

Features of the Smart Card interface supported by the H8S/2626 Group and H8S/2623 are as follows.

- Asynchronous mode
  - Data length: 8 bits
  - Parity bit generation and checking
  - Transmission of error signal (parity error) in receive mode
  - Error signal detection and automatic data retransmission in transmit mode
  - Direct convention and inverse convention both supported
- On-chip baud rate generator allows any bit rate to be selected
- Three interrupt sources
  - Three interrupt sources (transmit data empty, receive data full, and transmit/receive data ready) that can issue requests independently
  - The transmit data empty interrupt and receive data full interrupt can activate the transfer controller (DTC) to execute data transfer



**Figure 14.1** Block Diagram of Smart Card Interface

	Receive data pin 0	RxD0	Input	SCI0 receive data in
	Transmit data pin 0	TxD0	Output	SCI0 transmit data o
1	Serial clock pin 1	SCK1	I/O	SCI1 clock input/outp
	Receive data pin 1	RxD1	Input	SCI1 receive data in
	Transmit data pin 1	TxD1	Output	SCI1 transmit data o
2	Serial clock pin 2	SCK2	I/O	SCI2 clock input/outp
	Receive data pin 2	RxD2	Input	SCI2 receive data in
	Transmit data pin 2	TxD2	Output	SCI2 transmit data o

0	Serial mode register 0	SMR0	R/W	H'00	H
	Bit rate register 0	BRR0	R/W	H'FF	H
	Serial control register 0	SCR0	R/W	H'00	H
	Transmit data register 0	TDR0	R/W	H'FF	H
	Serial status register 0	SSR0	R/(W) <sup>*2</sup>	H'84	H
	Receive data register 0	RDR0	R	H'00	H
	Smart card mode register 0	SCMR0	R/W	H'F2	H
1	Serial mode register 1	SMR1	R/W	H'00	H
	Bit rate register 1	BRR1	R/W	H'FF	H
	Serial control register 1	SCR1	R/W	H'00	H
	Transmit data register 1	TDR1	R/W	H'FF	H
	Serial status register 1	SSR1	R/(W) <sup>*2</sup>	H'84	H
	Receive data register 1	RDR1	R	H'00	H
	Smart card mode register 1	SCMR1	R/W	H'F2	H
2	Serial mode register 2	SMR2	R/W	H'00	H
	Bit rate register 2	BRR2	R/W	H'FF	H
	Serial control register 2	SCR2	R/W	H'00	H
	Transmit data register 2	TDR2	R/W	H'FF	H
	Serial status register 2	SSR2	R/(W) <sup>*2</sup>	H'84	H
	Receive data register 2	RDR2	R	H'00	H
	Smart card mode register 2	SCMR2	R/W	H'F2	H
All	Module stop control register B	MSTPCRB	R/W	H'FF	H

- Notes: 1. Lower 16 bits of the address.  
2. Only 0 can be written, for flag clearing.



	—	—	—	—	SDIR	SINV	—
Initial value :	1	1	1	1	0	0	1
R/W :	—	—	—	—	R/W	R/W	—

SCMR is an 8-bit readable/writable register that selects the Smart Card interface function.

SCMR is initialized to H'F2 by a reset and in standby mode.

**Bits 7 to 4—Reserved:** These bits are always read as 1 and cannot be modified.

**Bit 3—Smart Card Data Transfer Direction (SDIR):** Selects the serial/parallel communication format.

**Bit 3  
SDIR**

**Description**

0	TDR contents are transmitted LSB-first Receive data is stored in RDR LSB-first
1	TDR contents are transmitted MSB-first Receive data is stored in RDR MSB-first

**Bit 2—Smart Card Data Invert (SINV):** Specifies inversion of the data logic level. This function is used together with the SDIR bit for communication with an inverse conversion device. The SINV bit does not affect the logic level of the parity bit. For parity-related settings, see section 14.3.4, Register Settings.

**Bit 1—Reserved:** This bit is always read as 1 and cannot be modified.

**Bit 0—Smart Card Interface Mode Select (SMIF):** Enables or disables the Smart Card interface function.

Bit 0 SMIF	Description
0	Smart Card interface function is disabled
1	Smart Card interface function is enabled

#### 14.2.2 Serial Status Register (SSR)

Bit	:	7	6	5	4	3	2	1
		TDRE	RDRF	ORER	ERS	PER	TEND	MPB
Initial value :		1	0	0	0	0	1	0
R/W	:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R

Note: \* Only 0 can be written, for flag clearing.

Bit 4 of SSR has a different function in Smart Card interface mode. Coupled with this, conditions for bit 2, TEND, are also different.

**Bits 7 to 5**—Operate in the same way as for the normal SCI. For details, see section 13 Status Register (SSR).

**Bit 4—Error Signal Status (ERS):** In Smart Card interface mode, bit 4 indicates the error signal sent back from the receiving end in transmission. Framing errors are not detected in Smart Card interface mode.

[Setting condition]  
When the low level of the error signal is sampled

Note: Clearing the TE bit in SCR to 0 does not affect the ERS flag, which retains its previous state.

**Bits 3 to 0**—Operate in the same way as for the normal SCI. For details, see section 11.1.1. Status Register (SSR).

However, the setting conditions for the TEND bit, are as shown below.

<b>Bit 2 TEND</b>	<b>Description</b>
0	Transmission is in progress [Clearing conditions] <ul style="list-style-type: none"><li>• When 0 is written to TDRE after reading TDRE = 1</li><li>• When the DTC is activated by a TXI interrupt and write data to TDR</li></ul>
1	Transmission has ended [Setting conditions] <ul style="list-style-type: none"><li>• Upon reset, and in standby mode or module stop mode</li><li>• When the TE bit in SCR is 0 and the ERS bit is also 0</li><li>• When TDRE = 1 and ERS = 0 (normal transmission) 2.5 etu after transmission of 1-byte serial character when GM = 0 and BLK = 0</li><li>• When TDRE = 1 and ERS = 0 (normal transmission) 1.5 etu after transmission of 1-byte serial character when GM = 0 and BLK = 1</li><li>• When TDRE = 1 and ERS = 0 (normal transmission) 1.0 etu after transmission of 1-byte serial character when GM = 1 and BLK = 0</li><li>• When TDRE = 1 and ERS = 0 (normal transmission) 1.0 etu after transmission of 1-byte serial character when GM = 1 and BLK = 1</li></ul>

Note: etu: Elementary Time Unit (time for transfer of 1 bit)

The function of bits 7, 6, 3, and 2 of SMR changes in Smart Card interface mode.

**Bit 7—GSM Mode (GM):** Sets the smart card interface function to GSM mode.

This bit is cleared to 0 when the normal smart card interface is used. In GSM mode, the bit is set to 1, the timing of setting of the TEND flag that indicates transmission completion is added, and clock output control mode addition is performed. The contents of the clock output control mode addition are specified by bits 1 and 0 of the serial control register (SCR).

**Bit 7**

<b>GM</b>	<b>Description</b>
0	Normal smart card interface mode operation (In normal mode) <ul style="list-style-type: none"><li>• TEND flag generation 12.5 etu (11.5 etu in block transfer mode) after beginning of start bit</li><li>• Clock output ON/OFF control only</li></ul>
1	GSM mode smart card interface mode operation <ul style="list-style-type: none"><li>• TEND flag generation 11.0 etu after beginning of start bit</li><li>• High/low fixing control possible in addition to clock output ON/OFF control (SCR)</li></ul>

Note: etu: Elementary time unit (time for transfer of 1 bit)

- 1 Block transfer mode operation
  - Error signal transmission/detection and automatic data retransmission performed
  - TXI interrupt generated by TDRE flag
  - TEND flag set 11.5 etu after start of transmission (11.0 etu in GSM mode)

Note: etu: Elementary Time Unit (time for transfer of 1 bit)

**Bits 3 and 2—Basic Clock Pulse 1 and 2 (BCP1, BCP0):** These bits specify the number of clock periods in a 1-bit transfer interval on the Smart Card interface.

Bit 3	Bit 2	Description
BCP1	BCP0	
0	1	32 clock periods
	0	64 clock periods
1	1	372 clock periods
	0	256 clock periods

**Bits 5, 4, 1, and 0:** Operate in the same way as for the normal SCI. For details, see section 10.1.1 Serial Mode Register (SMR).

mode register (SMR) is set to 1.

**Bits 7 to 2**—Operate in the same way as for the normal SCI.

For details, see section 13.2.6, Serial Control Register (SCR).

**Bits 1 and 0—Clock Enable 1 and 0 (CKE1, CKE0):** These bits are used to select the source and enable or disable clock output from the SCK pin.

In smart card interface mode, in addition to the normal switching between clock output and disabling, the clock output can be specified as to be fixed high or low.

SCMR	SMR	SCR Setting		SCK Pin Function
		SMIF	C/A, GM	
0				See the SCI
1	0	0	0	Operates as port I/O pin
1	0	0	1	Outputs clock as SCK output pin
1	1	0	0	Operates as SCK output pin, with output low
1	1	0	1	Outputs clock as SCK output pin
1	1	1	0	Operates as SCK output pin, with output high
1	1	1	1	Outputs clock as SCK output pin

- bit) is left between the end of the parity bit and the start of the next frame.
- If a parity error is detected during reception, a low error signal level is output for a period, 10.5 etu after the start bit.
- If the error signal is sampled during transmission, the same data is transmitted automatically after the elapse of 2 etu or longer. (except in block transfer mode)
- Only asynchronous communication is supported; there is no clocked synchronous communication function.

### 14.3.2 Pin Connections


Figure 14.2 shows a schematic diagram of Smart Card interface related pin connections.

In communication with an IC card, since both transmission and reception are carried out on a single data transmission line, the TxD pin and RxD pin should be connected with the same data transmission line should be pulled up to the  $V_{CC}$  power supply with a resistor.

When the clock generated on the Smart Card interface is used by an IC card, the SCK pin should be connected as an input to the CLK pin of the IC card. No connection is needed if the IC card uses an internal clock.

The LSI port output is used as the reset signal.


Other pins must normally be connected to the power supply or ground.



**Figure 14.2 Schematic Diagram of Smart Card Interface Pin Connection**

Note: If an IC card is not connected, and the TE and RE bits are both set to 1, closed transmission/reception is possible, enabling self-diagnosis to be carried out.





**Figure 14.3 Normal Smart Card Interface Data Format**

line is pulled high with a pull-up resistor.

[4] The receiving station carries out a parity check.

If there is no parity error and the data is received normally, the receiving station waits for the reception of the next data.

If a parity error occurs, however, the receiving station outputs an error signal (DE, L) to request retransmission of the data. After outputting the error signal for the prescribed period of time, the receiving station places the signal line in the high-impedance state again. The signal line is pulled high again by a pull-up resistor.

[5] If the transmitting station does not receive an error signal, it proceeds to transmit the next frame.

If it does receive an error signal, however, it returns to step [2] and retransmits the data.

## **(2) Block Transfer Mode**

The operation sequence in block transfer mode is as follows.

[1] When the data line is not in use it is in the high-impedance state, and is fixed high with a pull-up resistor.

[2] The transmitting station starts transfer of one frame of data. The data frame starts with a parity bit (Ds, low-level), followed by 8 data bits (D0 to D7) and a parity bit (Dp).

[3] With the Smart Card interface, the data line then returns to the high-impedance state. The signal line is pulled high with a pull-up resistor.

[4] After reception, a parity error check is carried out, but an error signal is not output even if an error has occurred. When an error occurs reception cannot be continued, so the error signal should be cleared to 0 before the parity bit of the next frame is received.

[5] The transmitting station proceeds to transmit the next data frame.

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1
SMR	GM	BLK	1	O $\bar{E}$	BCP1	BCP0	CKS1
BRR	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1
SCR	TIE	RIE	TE	RE	0	0	CKE1*
TDR	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1
SSR	TDRE	RDRF	ORER	ERS	PER	TEND	0
RDR	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1
SCMR	—	—	—	—	SDIR	SINV	—

Notes: — : Unused bit.

\*: The CKE1 bit must be cleared to 0 when the GM bit in SMR is cleared to 0.

**SMR Setting:** The GM bit is cleared to 0 in normal smart card interface mode, and set to 1 in block transfer mode. The O $\bar{E}$  bit is cleared to 0 if the IC card is of the direct convention type, and set to 1 if of the inverse convention type.

Bits CKS1 and CKS0 select the clock source of the on-chip baud rate generator. Bits BCP1 and BCP0 select the number of basic clock periods in a 1-bit transfer interval. For details, see section 14.3.5, Clock.

The BLK bit is cleared to 0 in normal smart card interface mode, and set to 1 in block transfer mode.


**BRR Setting:** BRR is used to set the bit rate. See section 14.3.5, Clock, for the method of calculating the value to be set.

**SCR Setting:** The function of the TIE, RIE, TE, and RE bits is the same as for the normal serial communication interface. For details, see section 13, Serial Communication Interface (SCI).

Bits CKE1 and CKE0 specify the clock output. When the GM bit in SMR is cleared to 0, the clock output is fixed high or low to B'00 if a clock is not to be output, or to B'01 if a clock is to be output. When the GM bit in SMR is set to 1, clock output is performed. The clock output can also be fixed high or low.

types of IC card (direct convention and inverse convention).


- Direct convention ( $SDIR = SINV = O/\bar{E} = 0$ )



With the direct convention type, the logic 1 level corresponds to state Z and the logic 0 level to state A, and transfer is performed in LSB-first order. The start character data above

The parity bit is 1 since even parity is stipulated for the Smart Card.

- Inverse convention ( $SDIR = SINV = O/\bar{E} = 1$ )



With the inverse convention type, the logic 1 level corresponds to state A and the logic 0 level to state Z, and transfer is performed in MSB-first order. The start character data above

The parity bit is 0, corresponding to state Z, since even parity is stipulated for the Smart Card.

With the H8S/2626 Group and H8S/2623 Group, inversion specified by the SINV bit applies only to the data bits, D7 to D0. For parity bit inversion, the  $O/\bar{E}$  bit in SMR is set to 1 (mode) (the same applies to both transmission and reception).

frequency is determined by the bit rate and the setting of bits BCP1 and BCP0.

$$B = \frac{\phi}{S \times 2^{2n+1} \times (N + 1)} \times 10^6$$

Where: N = Value set in BRR ( $0 \leq N \leq 255$ )

B = Bit rate (bit/s)

$\phi$  = Operating frequency (MHz)

n = See table 14.4

S = Number of internal clocks in 1-bit period, set by BCP1 and BCP0

**Table 14.4 Correspondence between n and CKS1, CKS0**

<b>n</b>	<b>CKS1</b>	<b>CKS0</b>
0	0	0
1		1
2	1	0
3		1

**Table 14.5 Examples of Bit Rate B (bit/s) for Various BRR Settings  
(When n = 0 and S = 372)**

<b>N</b>	<b><math>\phi</math> (MHz)</b>					
	<b>10.00</b>	<b>10.714</b>	<b>13.00</b>	<b>14.285</b>	<b>16.00</b>	<b>18.00</b>
0	13441	14400	17473	19200	21505	24194
1	6720	7200	8737	9600	10753	12097
2	4480	4800	5824	6400	7168	8065

Note: Bit rates are rounded to the nearest whole number.

bit/s	$\phi$ (MHz)													
	7.1424		10.00		10.7136		13.00		14.2848		16.00		18.00	
	N	Error	N	Error	N	Error	N	Error	N	Error	N	Error	N	Error
9600	0	0.00	1	30	1	25	1	8.99	1	0.00	1	12.01	2	15.99

**Table 14.7 Maximum Bit Rate at Various Frequencies (Smart Card Interface M) (when S = 372)**

$\phi$ (MHz)	Maximum Bit Rate (bit/s)	N	n
7.1424	9600	0	0
10.00	13441	0	0
10.7136	14400	0	0
13.00	17473	0	0
14.2848	19200	0	0
16.00	21505	0	0
18.00	24194	0	0
20.00	26882	0	0

The bit rate error is given by the following formula:

$$\text{Error (\%)} = \left( \frac{\phi}{S \times 2^{2n+1} \times B \times (N + 1)} \times 10^6 - 1 \right) \times 100$$

- [3] Set the GM, BLK, O/ $\bar{E}$ , BCP1, BCP0, CKS1, CKS0 bits in SMR. Set the PE bit to 1.
- [4] Set the SMIF, SDIR, and SINV bits in SCMR.
- When the SMIF bit is set to 1, the TxD and RxD pins are both switched from ports 1 and 2 and are placed in the high-impedance state.
- [5] Set the value corresponding to the bit rate in BRR.
- [6] Set the CKE0 and CKE1 bits in SCR. Clear the TIE, RIE, TE, RE, MPIE, and TIE bits in SCR.
- If the CKE0 bit is set to 1, the clock is output from the SCK pin.
- [7] Wait at least one bit interval, then set the TIE, RIE, TE, and RE bits in SCR. Do not set the TIE bit and RE bit at the same time, except for self-diagnosis.

[3] Repeat steps [2] and [3] until it can be confirmed that the TEND flag in SSR is set to 1.

[4] Write the transmit data to TDR, clear the TDRE flag to 0, and perform the transmit data transfer. The TEND flag is cleared to 0.

[5] When transmitting data continuously, go back to step [2].

[6] To end transmission, clear the TE bit to 0.

With the above processing, interrupt servicing or data transfer by the DTC is possible.

If transmission ends and the TEND flag is set to 1 while the TIE bit is set to 1 and interrupt requests are enabled, a transmit data empty interrupt (TXI) request will be generated. If a transfer error occurs in transmission and the ERS flag is set to 1 while the RIE bit is set to 1 and interrupt requests are enabled, a transfer error interrupt (ERI) request will be generated.


The timing for setting the TEND flag depends on the value of the GM bit in SMR. The flag set timing is shown in figure 14.6.

If the DTC is activated by a TXI request, the number of bytes set in the DTC can be transferred automatically, including automatic retransmission.

For details, see Interrupt Operation (Except Block Transfer Mode) and Data Transfer Control of the DTC below.

Note: For block transfer mode, see section 13.3.2, Operation in Asynchronous Mode.






**Figure 14.4 Example of Transmission Processing Flow**

In case of normal transmission: TEND flag is set  
 In case of transmit error: ERS flag is set  
 Steps (2) and (3) above are repeated until the TEND


Note: When the ERS flag is set, it should be cleared until transfer of the last bit (D7 in L transmission, D0 in MSB-first transmission) of the next transfer data to be transmitted has been completed.

**Figure 14.5 Relation between Transmit Operation and Internal Register**



**Figure 14.6 TEND Flag Generation Timing in Transmission Operation**

- [3] Repeat steps [2] and [3] until it can be confirmed that the RDRF flag is set to 1.
- [4] Read the receive data from RDR.
- [5] When receiving data continuously, clear the RDRF flag to 0 and go back to step [2]
- [6] To end reception, clear the RE bit to 0.



**Figure 14.7 Example of Reception Processing Flow**

For details, see Interrupt Operation (Except Block Transfer Mode) and Data Transfer Control (DTC) below.

If a parity error occurs during reception and the PER is set to 1, the received data is still transferred to RDR, and therefore this data can be read.


Note: For block transfer mode, see section 13.3.2, Operation in Asynchronous Mode.

**Mode Switching Operation:** When switching from receive mode to transmit mode, first confirm that the receive operation has been completed, then start from initialization, clearing RE bit to 0 and setting TE bit to 1. The RDRF flag or the PER and ORER flags can be used to check that the receive operation has been completed.

When switching from transmit mode to receive mode, first confirm that the transmit operation has been completed, then start from initialization, clearing TE bit to 0 and setting RE bit to 1. The TEND flag can be used to check that the transmit operation has been completed.

**Fixing Clock Output Level:** When the GM bit in SMR is set to 1, the clock output level is fixed with bits CKE1 and CKE0 in SCR. At this time, the minimum clock pulse width must be made the specified width.

Figure 14.8 shows the timing for fixing the clock output level. In this example, GSM is disabled. CKE1 is cleared to 0, and the CKE0 bit is controlled.



**Figure 14.8 Timing for Fixing Clock Output Level**

When any of flags ORER, PER, and ERS in SSR is set to 1, an ERI interrupt request is generated. The relationship between the operating states and interrupt sources is shown in table 14.8.

Note: For block transfer mode, see section 13.4, SCI Interrupts.

**Table 14.8 Smart Card Mode Operating States and Interrupt Sources**

Operating State	Flag	Enable Bit	Interrupt Source	DTC Activation	
Transmit Mode	Normal operation	TEND	TIE	TXI	Possible
	Error	ERS	RIE	ERI	Not possible
Receive Mode	Normal operation	RDRF	RIE	RXI	Possible
	Error	PER, ORER	RIE	ERI	Not possible

**Data Transfer Operation by DTC:** In smart card mode, as with the normal SCI, transfer is carried out using the DTC. In a transmit operation, the TDRE flag is also set to 1 at the start, as the TEND flag in SSR, and a TXI interrupt is generated. If the TXI request is designated beforehand as a DTC activation source, the DTC will be activated by the TXI request, and the transfer of the transmit data will be carried out. The TDRE and TEND flags are automatically cleared when data transfer is performed by the DTC. In the event of an error, the SCI retransmits the data automatically. During this period, TEND remains cleared to 0 and the DTC is not activated. Therefore, the SCI and DTC will automatically transmit the specified number of bytes without retransmission in the event of an error. However, the ERS flag is not cleared automatically when an error occurs, and so the RIE bit should be set to 1 beforehand so that an ERI interrupt is generated in the event of an error, and the ERS flag will be cleared.


When performing transfer using the DTC, it is essential to set and enable the DTC beforehand in the SCI setting. For details of the DTC setting procedures, see section 8, Data Transfer Mode (DTC).

In a receive operation, an RXI interrupt request is generated when the RDRF flag in SSR is set to 1. If the RXI request is designated beforehand as a DTC activation source, the DTC will be activated.

**Switching the Mode:** When switching between smart card interface mode and software standby mode, the following switching procedure should be followed in order to maintain the clock output.

- When changing from smart card interface mode to software standby mode
  - [1] Set the data register (DR) and data direction register (DDR) corresponding to the SC pin to the value for the fixed output state in software standby mode.
  - [2] Write 0 to the TE bit and RE bit in the serial control register (SCR) to halt transmit/receive operation. At the same time, set the CKE1 bit to the value for the fixed output state in software standby mode.
  - [3] Write 0 to the CKE0 bit in SCR to halt the clock.
  - [4] Wait for one serial clock period.

During this interval, clock output is fixed at the specified level, with the duty present.
  - [5] Make the transition to the software standby state.
- When returning to smart card interface mode from software standby mode
  - [6] Exit the software standby state.
  - [7] Write 1 to the CKE0 bit in SCR and output the clock. Signal generation is started with normal duty.



**Figure 14.9 Clock Halt and Restart Procedure**

[4] Set the CKE0 bit in SCR to 1 to start clock output.

### **14.3.8 Operation in Block Transfer Mode**

Operation in block transfer mode is the same as in SCI asynchronous mode, except for the following points. For details, see section 13.3.2, Operation in Asynchronous Mode.

#### **(1) Data Format**

The data format is 8 bits with parity. There is no stop bit, but there is a 2-bit (1-bit or reception) error guard time.

Also, except during transmission (with start bit, data bits, and parity bit), the transmitter returns to the high-impedance state, so the signal lines must be fixed high with a pull-up resistor.


#### **(2) Transmit/Receive Clock**

Only an internal clock generated by the on-chip baud rate generator can be used as the transmit/receive clock. The number of basic clock periods in a 1-bit transfer interval can be 32, 64, 372, or 256 with bits BCP1 and BCP0. For details, see section 14.3.5, Clock.

#### **(3) ERS (FER) Flag**

As with the normal Smart Card interface, the ERS flag indicates the error signal status. When error signal transmission and reception is not performed, this flag is always cleared to 0.

in reception, the SCI samples the falling edge of the start bit using the basic clock, and internal synchronization. Receive data is latched internally at the rising edge of the 166th, 186th, or 128th pulse of the basic clock. Figure 14.10 shows the receive data sampling when using a clock of 372 times the transfer rate.



**Figure 14.10 Receive Data Sampling Timing in Smart Card Mode (Using Clock of 372 Times the Transfer Rate)**



D: Clock duty (D = 0 to 1.0)

L: Frame length (L = 10)

F: Absolute value of clock frequency deviation

Assuming values of F = 0, D = 0.5 and N = 372 in the above formula, the reception m formula is as follows.

When D = 0.5 and F = 0,

$$\begin{aligned} M &= (0.5 - 1/2 \times 372) \times 100\% \\ &= 49.866\% \end{aligned}$$


[2] The RDRF bit in SSR is not set for a frame in which an error has occurred.

[3] If no error is found when the received parity bit is checked, the PER bit in SSR is not set.

[4] If no error is found when the received parity bit is checked, the receive operation is completed normally, and the RDRF flag in SSR is automatically set to 1. If the RXI bit in SCR is enabled at this time, an RXI interrupt request is generated.

If DTC data transfer by an RXI source is enabled, the contents of RDR can be read automatically. When the RDR data is read by the DTC, the RDRF flag is automatically cleared to 0.

[5] When a normal frame is received, the pin retains the high-impedance state at the time of error signal transmission.




**Figure 14.11 Retransfer Operation in SCI Receive Mode**

is received.

[8] If an error signal is not sent back from the receiving end, the ERS bit in SSR is not

[9] If an error signal is not sent back from the receiving end, transmission of one frame  
 a retransfer, is judged to have been completed, and the TEND bit in SSR is set to 1.  
 bit in SCR is enabled at this time, a TXI interrupt request is generated.

If data transfer by the DTC by means of the TXI source is enabled, the next data c  
 to TDR automatically. When data is written to TDR by the DTC, the TDRE bit is  
 automatically cleared to 0.



**Figure 14.12 Retransfer Operation in SCI Transmit Mode**




### 15.1.1 Features

- CAN version: Bosch 2.0B active compatible
  - Communication systems:
    - NRZ (Non-Return to Zero) system (with bit-stuffing function)
    - Broadcast communication system
  - Transmission path: Bidirectional 2-wire serial communication
  - Communication speed: Max. 1 Mbps
  - Data length: 0 to 8 bytes
- Number of channels: 1
- Data buffers: 16 (one receive-only buffer and 15 buffers settable for transmission/)
- Data transmission: Choice of two methods:
  - Mailbox (buffer) number order (low-to-high)
  - Message priority (identifier) high-to-low order
- Data reception: Two methods:
  - Message identifier match (transmit/receive-setting buffers)
  - Reception with message identifier masked (receive-only)
- CPU interrupts: Five interrupt vectors:
  - Error interrupt
  - Reset processing interrupt
  - Message reception interrupt (mailboxes 1 to 15)
  - Message reception interrupt (mailbox 0)
  - Message transmission interrupt
- HCAN operating modes: Support for various modes:
  - Hardware reset
  - Software reset

## 15.1.2 Block Diagram

Figure 15.1 shows a block diagram of the HCAN.



**Figure 15.1 HCAN Block Diagram**

**Message Buffer Interface (MBI):** The MBI, consisting of mailboxes and a local access mask (LAFM), stores CAN transmit/receive messages (identifiers, data, etc.). Transmit messages are written by the CPU. For receive messages, the data received by the CDLC is stored automatically.

**Microprocessor Interface (MPI):** The MPI, consisting of a bus interface, control register, etc., controls HCAN internal data, statuses, and so forth.

**CAN Data Link Controller (CDLC):** The CDLC performs transmission and reception of messages conforming to the Bosch CAN Ver. 2.0B active standard (data frames, remote frames, error frames, overload frames, inter-frame spacing), as well as CRC checking, bus arbitration, and other functions.

Name	Abbreviation	Input/Output	Function
HCAN transmit data pin	HTxD	Output	CAN bus trans
HCAN receive data pin	HRxD	Input	CAN bus rece

A bus driver is necessary between the pins and the CAN bus. A Philips PCA82C250 model is recommended.

Bit configuration register	BCR	R/W	H'0000	H'F802	8/
Mailbox configuration register	MBCR	R/W	H'0100	H'F804	8/
Transmit wait register	TXPR	R/W	H'0000	H'F806	8/
Transmit wait cancel register	TXCR	R/W	H'0000	H'F808	8/
Transmit acknowledge register	TXACK	R/W	H'0000	H'F80A	8/
Abort acknowledge register	ABACK	R/W	H'0000	H'F80C	8/
Receive complete register	RXPR	R/W	H'0000	H'F80E	8/
Remote request register	RFPR	R/W	H'0000	H'F810	8/
Interrupt register	IRR	R/W	H'0100	H'F812	8/
Mailbox interrupt mask register	MBIMR	R/W	H'FFFF	H'F814	8/
Interrupt mask register	IMR	R/W	H'FEFF	H'F816	8/
Receive error counter	REC	R	H'00	H'F818	8
Transmit error counter	TEC	R	H'00	H'F819	8
Unread message status register	UMSR	R/W	H'0000	H'F81A	8/
Local acceptance filter mask L	LAFML	R/W	H'0000	H'F81C	8/
Local acceptance filter mask H	LAFMH	R/W	H'0000	H'F81E	8/



Message control 6 [1:8]	MC6 [1:8]	R/W	Undefined	H'F858	8
Message control 7 [1:8]	MC7 [1:8]	R/W	Undefined	H'F858	8
Message control 8 [1:8]	MC8 [1:8]	R/W	Undefined	H'F860	8
Message control 9 [1:8]	MC9 [1:8]	R/W	Undefined	H'F868	8
Message control 10 [1:8]	MC10 [1:8]	R/W	Undefined	H'F870	8
Message control 11 [1:8]	MC11 [1:8]	R/W	Undefined	H'F878	8
Message control 12 [1:8]	MC12 [1:8]	R/W	Undefined	H'F880	8
Message control 13 [1:8]	MC13 [1:8]	R/W	Undefined	H'F888	8
Message control 14 [1:8]	MC14 [1:8]	R/W	Undefined	H'F890	8
Message control 15 [1:8]	MC15 [1:8]	R/W	Undefined	H'F898	8
Message data 0 [1:8]	MD0 [1:8]	R/W	Undefined	H'F8B0	8
Message data 1 [1:8]	MD1 [1:8]	R/W	Undefined	H'F8B8	8
Message data 2 [1:8]	MD2 [1:8]	R/W	Undefined	H'F8C0	8
Message data 3 [1:8]	MD3 [1:8]	R/W	Undefined	H'F8C8	8
Message data 4 [1:8]	MD4 [1:8]	R/W	Undefined	H'F8D0	8
Message data 5 [1:8]	MD5 [1:8]	R/W	Undefined	H'F8D8	8
Message data 6 [1:8]	MD6 [1:8]	R/W	Undefined	H'F8E0	8
Message data 7 [1:8]	MD7 [1:8]	R/W	Undefined	H'F8E8	8
Message data 8 [1:8]	MD8 [1:8]	R/W	Undefined	H'F8F0	8
Message data 9 [1:8]	MD9 [1:8]	R/W	Undefined	H'F8F8	8
Message data 10 [1:8]	MD10 [1:8]	R/W	Undefined	H'F900	8
Message data 11 [1:8]	MD11 [1:8]	R/W	Undefined	H'F908	8
Message data 12 [1:8]	MD12 [1:8]	R/W	Undefined	H'F910	8
Message data 13 [1:8]	MD13 [1:8]	R/W	Undefined	H'F918	8
Message data 14 [1:8]	MD14 [1:8]	R/W	Undefined	H'F920	8
Message data 15 [1:8]	MD15 [1:8]	R/W	Undefined	H'F928	8
Module stop control register C	MSTPCRC	R/W	H'FF	H'FDEA	8

Note: \* Lower 16 bits of the address.

Bit:	7	6	5	4	3	2	1
	MCR7	—	MCR5	—	—	MCR2	MCR1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R	R/W	R	R	R/W	R/W

**Bit 7—HCAN Sleep Mode Release (MCR7):** Enables or disables HCAN sleep mode bus operation.

**Bit 7**

MCR7	Description
0	HCAN sleep mode release by CAN bus operation disabled (In
1	HCAN sleep mode release by CAN bus operation enabled

**Bit 6—Reserved:** This bit always reads 0. The write value should always be 0.

**Bit 5—HCAN Sleep Mode (MCR5):** Enables or disables HCAN sleep mode transition

**Bit 5**

MCR5	Description
0	HCAN sleep mode released (In
1	Transition to HCAN sleep mode enabled

**Bits 4 and 3—Reserved:** These bits always read 0. The write value should always be 0.

**Bit 1—Halt Request (MCR1):** Controls halting of the HCAN module.

**Bit 1**

MCR1	Description
0	HCAN normal operating mode
1	HCAN halt mode transition request

**Bit 0—Reset Request (MCR0):** Controls resetting of the HCAN module.

**Bit 0**

MCR0	Description
0	Normal operating mode (MCR0 = 0 and GSR3 = 0) [Setting condition] When 0 is written after an HCAN reset
1	HCAN reset mode transition request

In order for GSR3 to change from 1 to 0 after 0 is written to MCR0, time is required before HCAN is internally reset. There is consequently a delay before GSR3 is cleared to 0 and is cleared to 0.

Initial value:	0	0	0	0	1	1	0
R/W:	R	R	R	R	R	R	R

**Bits 7 to 4—Reserved:** These bits always read 0.

**Bit 3—Reset Status Bit (GSR3):** Indicates whether the HCAN module is in the normal state or the reset state. Writes are invalid.

**Bit 3**

GSR3	Description
0	Normal operating state [Setting condition] After an HCAN internal reset
1	Configuration mode [Reset condition] MCR0 reset mode and sleep mode

**Bit 2—Message Transmission Status Flag (GSR2):** Flag that indicates whether the module is currently in the message transmission period. The “message transmission period” is the period from the start of message transmission (SOF) until the end of a 3-bit intermission interval (EOF (End of Frame)). Writes are invalid.

**Bit 2**

GSR2	Description
0	Message transmission period
1	[Reset Condition] Idle period

**Bit 0—Bus Off Flag (GSR0):** Flag that indicates the bus off state. Writes are invalid.

**Bit 0**

<b>GSR0</b>	<b>Description</b>
0	[Reset condition] Recovery from bus off state
1	When TEC ≥ 256 (bus off state)

**15.2.3 Bit Configuration Register (BCR)**

The bit configuration register (BCR) is a 16-bit readable/writable register that is used to set bit timing parameters and the baud rate prescaler.

**BCR**

Bit:	15	14	13	12	11	10	9
	BCR7	BCR6	BCR5	BCR4	BCR3	BCR2	BCR1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	BCR15	BCR14	BCR13	BCR12	BCR11	BCR10	BCR9
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Bits 13 to 8—Baud Rate Prescaler (BRP):** These bits are used to set the CAN bus baud rate.

Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Description
BCR5	BCR4	BCR3	BCR2	BCR1	BCR0	
0	0	0	0	0	0	2 × system clock (In
0	0	0	0	0	1	4 × system clock
0	0	0	0	1	0	6 × system clock
.	.	.	.	.	.	.
.	.	.	.	.	.	.
.	.	.	.	.	.	.
1	1	1	1	1	1	128 × system clock

**Bit 7—Bit Sample Point (BSP):** Sets the point at which data is sampled.

#### Bit 7

BCR15	Description
0	Bit sampling at one point (end of time segment 1 (TSEG1)) (In
1	Bit sampling at three points (end of TSEG1 and preceding and following time quantum)

		1	TSEG2 = 4 time quanta
1	0	0	TSEG2 = 5 time quanta
		1	TSEG2 = 6 time quanta
	1	0	TSEG2 = 7 time quanta
		1	TSEG2 = 8 time quanta

**Bits 3 to 0—Time Segment 1 (TSEG1):** These bits are used to set the segment for ab output buffer, CAN bus, and input buffer delay. A value from 1 to 16 can be set.

Bit 3	Bit 2	Bit 1	Bit 0	Description
BCR11	BCR10	BCR9	BCR8	
0	0	0	0	Setting prohibited
0	0	0	1	Setting prohibited
0	0	1	0	Setting prohibited
0	0	1	1	TSEG1 = 4 time quanta
0	1	0	0	TSEG1 = 5 time quanta
.	.	.	.	.
.	.	.	.	.
.	.	.	.	.
1	1	1	1	TSEG1 = 16 time quanta

Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	MBCR15	MBCR14	MBCR13	MBCR12	MBCR11	MBCR10	MBCR9
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Bits 15 to 9 and 7 to 0—Mailbox Setting Register (MBCR7 to MBCR1, MBCR15 to MBCR8):** These bits set the polarity of the corresponding mailboxes.

**Bit x**

<b>MBCRx</b>	<b>Description</b>
0	Corresponding mailbox is set for transmission (In
1	Corresponding mailbox is set for reception

**Bit 8—Reserved:** This bit always reads 1. The write value should always be 1.



Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	TXPR15	TXPR14	TXPR13	TXPR12	TXPR11	TXPR10	TXPR9
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Bits 15 to 9 and 7 to 0—Transmit Wait Register (TXPR7 to TXPR1, TXPR15 to TXPR9)**  
 These bits set a transmit wait for the corresponding mailboxes.

**Bit x**

TXPRx	Description
0	Transmit message idle state in corresponding mailbox (CAN bus arbitration) [Clearing condition] Message transmission completion and cancellation completion
1	Transmit message transmit wait in corresponding mailbox (CAN bus arbitration)

**Bit 8—Reserved:** This bit always reads 0. The write value should always be 0.

Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	TXCR15	TXCR14	TXCR13	TXCR12	TXCR11	TXCR10	TXCR9
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Bits 15 to 9 and 7 to 0—Transmit Wait Cancel Register (TXCR7 to TXCR1, TXCR8):** These bits control cancellation of transmit wait messages in the corresponding mailboxes.

**Bit x**

TXCRx	Description
0	Transmit message cancellation idle state in corresponding mailbox  [Clearing condition] Completion of TXPR clearing (when transmit message is canceled normally)
1	TXPR cleared for corresponding mailbox (transmit message cancellation)

**Bit 8—Reserved:** This bit always reads 0. The write value should always be 0.

Initial value:	0	0	0	0	0	0	0
R/W:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*
Bit:	7	6	5	4	3	2	1
	TXACK15	TXACK14	TXACK13	TXACK12	TXACK11	TXACK10	TXACK9
Initial value:	0	0	0	0	0	0	0
R/W:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: \* Can only be written with 1 for flag clearing.

**Bits 15 to 9 and 7 to 0—Transmit Acknowledge Register (TXACK7 to TXACK1, to TXACK8):** These bits indicate that a transmit message in the corresponding HCAN has been transmitted normally.

**Bit x**

TXACKx	Description
0	[Clearing condition] Writing 1
1	Completion of message transmission for corresponding mailbox

**Bit 8—Reserved:** This bit always reads 0. The write value should always be 0.

Initial value:	0	0	0	0	0	0	0
R/W:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*
Bit:	7	6	5	4	3	2	1
	ABACK15	ABACK14	ABACK13	ABACK12	ABACK11	ABACK10	ABACK9
Initial value:	0	0	0	0	0	0	0
R/W:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: \* Can only be written with 1 for flag clearing.

**Bits 15 to 9 and 7 to 0—Abort Acknowledge Register (ABACK7 to ABACK1, ABACK0, ABACK8):** These bits indicate that a transmit message in the corresponding mailbox has been canceled (aborted) normally.

**Bit x**

ABACKx	Description
0	[Clearing condition] Writing 1 (In
1	Completion of transmit message cancellation for corresponding mailbox

**Bit 8—Reserved:** This bit always reads 0. The write value should always be 0.

Bit:	15	14	13	12	11	10	9
	RXPR7	RXPR6	RXPR5	RXPR4	RXPR3	RXPR2	RXPR1
Initial value:	0	0	0	0	0	0	0
R/W:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Bit:	7	6	5	4	3	2	1
	RXPR15	RXPR14	RXPR13	RXPR12	RXPR11	RXPR10	RXPR9
Initial value:	0	0	0	0	0	0	0
R/W:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: \* Can only be written with 1 for flag clearing.

**Bits 15 to 0—Receive Complete Register (RXPR7 to RXPR0, RXPR15 to RXPR8)**  
 indicate that a receive message has been received normally in the corresponding mailbox.

**Bit x**

RXPRx	Description
0	[Clearing condition] Writing 1
1	Completion of message (data frame or remote frame) reception in corresponding mailbox

	RFPR7	RFPR6	RFPR5	RFPR4	RFPR3	RFPR2	RFPR1
Initial value:	0	0	0	0	0	0	0
R/W:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*
Bit:	7	6	5	4	3	2	1
	RFPR15	RFPR14	RFPR13	RFPR12	RFPR11	RFPR10	RFPR9
Initial value:	0	0	0	0	0	0	0
R/W:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: \* Can only be written with 1 for flag clearing.

**Bits 15 to 0—Remote Request Register (RFPR7 to PFPR0, RFPR15 to PFDR8):** T indicate that a remote frame has been received normally in the corresponding mailbox.

**Bit x**

RFPRx	Description
0	[Clearing condition] Writing 1 (In
1	Completion of remote frame reception in corresponding mailbox

Initial value:	0	0	0	0	0	0	0
R/W:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R
Bit:	7	6	5	4	3	2	1
	—	—	—	IRR12	—	—	IRR
Initial value:	0	0	0	0	0	0	0
R/W:	—	—	—	R/(W)*	—	—	R

Note: \* Can only be written with 1 for flag clearing.

**Bit 15—Overload Frame/Bus Off Recovery Interrupt Flag (IRR7):** Status flag indicating the HCAN has transmitted an overload frame or recovered from the bus off state.

### Bit 15

IRR7	Description
0	[Clearing condition] Writing 1
1	Overload frame transmission or recovery from bus off state [Setting conditions] Error active/passive state <ul style="list-style-type: none"> <li>When overload frame is transmitted</li> </ul> Bus off state <ul style="list-style-type: none"> <li>When 11 recessive bits is received 128 times (<math>REC \geq 128</math>)</li> </ul>

[Setting condition]

When TEC  $\geq$  256

---

**Bit 13—Error Passive Interrupt Flag (IRR5):** Status flag indicating the error passive state caused by the transmit/receive error counter.

**Bit 13**

<b>IRR5</b>	<b>Description</b>
0	[Clearing condition] Writing 1 (In
1	Error passive state caused by transmit/receive error [Setting condition] When TEC $\geq$ 128 or REC $\geq$ 128

---

**Bit 12—Receive Overload Warning Interrupt Flag (IRR4):** Status flag indicating the warning state caused by the receive error counter.

**Bit 12**

<b>IRR4</b>	<b>Description</b>
0	[Clearing condition] Writing 1 (In
1	Error warning state caused by receive error [Setting condition] When REC $\geq$ 96

---



---

**Bit 10—Remote Frame Request Interrupt Flag (IRR2):** Status flag indicating that a frame has been received in a mailbox (buffer).

**Bit 10**

IRR2	Description
0	[Clearing condition] Clearing of all bits in RFPR (remote request register) of mailbox for which interrupt requests are enabled by MBIMR (
1	Remote frame received and stored in mailbox [Setting conditions] When remote frame reception is completed, when corresponding MBIMR = 0

---

**Bit 9—Receive Message Interrupt Flag (IRR1):** Status flag indicating that a mailbox receive message has been received normally.

**Bit 9**

IRR1	Description
0	[Clearing condition] Clearing of all bits in RXPR (receive complete register) of mailbox for which interrupt requests are enabled by MBIMR (
1	Data frame or remote frame received and stored in mailbox [Setting conditions] When data frame or remote frame reception is completed, when corresponding MBIMR = 0

---

1	Writing 1 Hardware reset (HCAN module stop*, software standby) [Setting condition] When reset processing is completed after a hardware reset (HCAN module stop), the HCAN enters the module stop state.	(In
---	--	-----

Note: \* After reset or hardware standby release, the module stop bit is initialized to 1. After the HCAN enters the module stop state, the module stop bit is initialized to 0.

**Bits 7 to 5, 3, and 2—Reserved:** These bits always read 0. The write value should always be 0.

**Bit 4—Bus Operation Interrupt Flag (IRR12):** Status flag indicating detection of a bus operation due to bus operation when the HCAN module is in HCAN sleep mode.

#### Bit 4

IRR12	Description	
0	CAN bus idle state [Clearing condition] Writing 1	(In
1	CAN bus operation in HCAN sleep mode [Setting condition] Bus operation (dominant bit detection) in HCAN sleep mode	

**Bit 1—Unread Interrupt Flag (IRR9):** Status flag indicating that a receive message has been received but overwritten while still unread.

**Bit 0—Mailbox Empty Interrupt Flag (IRR8):** Status flag indicating that the next message can be stored in the mailbox.

**Bit 0**

IRR8	Description
0	[Clearing condition] Writing 1
1	Transmit message has been transmitted or aborted, and new message can be transmitted. [Setting condition] When TXPR (transmit wait register) is cleared by completion of transmission or completion of transmission abort

**15.2.12 Mailbox Interrupt Mask Register (MBIMR)**

The mailbox interrupt mask register (MBIMR) is a 16-bit readable/writable register containing flags that enable or disable individual mailbox (buffer) interrupt requests.

**MBIMR**

Bit:	15	14	13	12	11	10	9
	MBIMR7	MBIMR6	MBIMR5	MBIMR4	MBIMR3	MBIMR2	MBIMR1
Initial value:	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	MBIMR15	MBIMR14	MBIMR13	MBIMR12	MBIMR11	MBIMR10	MBIMR9
Initial value:	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

	Interrupt request to CPU due to RXPR setting	
1	Interrupt requests to CPU disabled	(Ir

### 15.2.13 Interrupt Mask Register (IMR)

The interrupt mask register (IMR) is a 16-bit readable/writable register containing flags enable or disable requests by individual interrupt sources.

#### IMR

Bit:	15	14	13	12	11	10	9
	IMR7	IMR6	IMR5	IMR4	IMR3	IMR2	IMR1
Initial value:	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	—	—	—	IMR12	—	—	IMR9
Initial value:	1	1	1	1	1	1	1
R/W:	R	R	R	R/W	R	R	R/W

**Bit 15—Overload Frame/Bus Off Recovery Interrupt Mask (IMR7):** Enables or disables overload frame/bus off recovery interrupt requests.

#### Bit 15

IMR7	Description
0	Overload frame/bus off recovery interrupt request (OVR0) to CPU by IRR7
1	Overload frame/bus off recovery interrupt request (OVR0) to CPU by IRR7 (Ir

**Bit 13—Error Passive Interrupt Mask (IMR5):** Enables or disables error passive interrupt requests caused by the transmit/receive error counter.

**Bit 13**

<b>IMR5</b>	<b>Description</b>
0	Error passive interrupt request (ERS0) to CPU by IRR5 enabled
1	Error passive interrupt request (ERS0) to CPU by IRR5 disabled ( )

**Bit 12—Receive Overload Warning Interrupt Mask (IMR4):** Enables or disables error warning interrupt requests caused by the receive error counter.

**Bit 12**

<b>IMR4</b>	<b>Description</b>
0	REC error warning interrupt request (OVR0) to CPU by IRR4 enabled
1	REC error warning interrupt request (OVR0) to CPU by IRR4 disabled ( )

**Bit 11—Transmit Overload Warning Interrupt Mask (IMR3):** Enables or disables error warning interrupt requests caused by the transmit error counter.

**Bit 11**

<b>IMR3</b>	<b>Description</b>
0	TEC error warning interrupt request (OVR0) to by IRR3 CPU enabled
1	TEC error warning interrupt request (OVR0) to by IRR3 CPU disabled ( )

**Bit 9—Receive Message Interrupt Mask (IMR1):** Enables or disables message reception interrupt requests.

**Bit 9**

IMR1	Description
0	Message reception interrupt request (RM1) to CPU by IRR1 enabled
1	Message reception interrupt request (RM1) to CPU by IRR1 disabled (Ir

**Bit 8—Reserved:** This bit always reads 0. The write value should always be 0.

**Bits 7 to 5, 3, and 2—Reserved:** These bits always read 1. The write value should always be 1.

**Bit 4—Bus Operation Interrupt Mask (IMR12):** Enables or disables interrupt requests for bus operation in sleep mode.

**Bit 4**

IMR12	Description
0	Bus operation interrupt request (OVR0) to CPU by IRR12 enabled
1	Bus operation interrupt request (OVR0) to CPU by IRR12 disabled (Ir

**Bit 1—Unread Interrupt Mask (IMR9):** Enables or disables unread receive message interrupt requests.

**Bit 1**

IMR9	Description
0	Unread message overwrite interrupt request (OVR0) to CPU by IRR9 enabled
1	Unread message overwrite interrupt request (OVR0) to CPU by IRR9 disabled (Ir

### 15.2.14 Receive Error Counter (REC)

The receive error counter (REC) is an 8-bit read-only register that functions as a counter indicating the number of receive message errors on the CAN bus. The count value is stipulated in the CAN protocol.

REC							
Bit:	7	6	5	4	3	2	1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

### 15.2.15 Transmit Error Counter (TEC)

The transmit error counter (TEC) is an 8-bit read-only register that functions as a counter indicating the number of transmit message errors on the CAN bus. The count value is stipulated in the CAN protocol.

TEC							
Bit:	7	6	5	4	3	2	1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

Bit:	15	14	13	12	11	10	9
	UMSR7	UMSR6	UMSR5	UMSR4	UMSR3	UMSR2	UMSR1
Initial value:	0	0	0	0	0	0	0
R/W:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*
Bit:	7	6	5	4	3	2	1
	UMSR15	UMSR14	UMSR13	UMSR12	UMSR11	UMSR10	UMSR9
Initial value:	0	0	0	0	0	0	0
R/W:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: \* Can only be written with 1 for flag clearing.

**Bits 15 to 0—Unread Message Status Flags (UMSR7 to UMSR0, UMSR15 to UMSR9)**  
 Status flags indicating that an unread receive message has been overwritten.

**Bit x**

UMSRx	Description
0	[Clearing condition] Writing 1
1	Unread receive message is overwritten by a new message [Setting condition] When a new message is received before RXPR is cleared



Bit:	15	14	13	12	11	10	9
	LAFML7	LAFML6	LAFML5	LAFML4	LAFML3	LAFML2	LAFML1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit:	7	6	5	4	3	2	1
	LAFML15	LAFML14	LAFML13	LAFML12	LAFML11	LAFML10	LAFML9
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

### LAFMH

Bit:	15	14	13	12	11	10	9
	LAFMH7	LAFMH6	LAFMH5	—	—	—	LAFMH1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R	R	R	R/W

Bit:	7	6	5	4	3	2	1
	LAFMH15	LAFMH14	LAFMH13	LAFMH12	LAFMH11	LAFMH10	LAFMH9
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

1 Stored in MC0, MD0 (receive-only mailbox) regardless of bit match between message identifier and receive message identifier

---

**LAFMH Bits 12 to 10—Reserved:** These bits always read 0. The write value should a

**LAFMH Bits 9 and 8, LAFML Bits 15 to 0—18-Bit Identifier Filter (LAFMH1, LAFMH0, LAFML7 to LAFML0, LAFML15 to LAFML8):** Filter mask bits for the 18 bits of the message identifier (extended).

**Bit x**

---

**LAFMHx**

**LAFMLx      Description**

---

0              Stored in MC0 (receive-only mailbox) depending on bit match between MC0 message identifier and receive message identifier (In

1              Stored in MC0 (receive-only mailbox) regardless of bit match between MC0 message identifier and receive message identifier

---

	—	—	—	—	DLC3	DLC2	DLC1
Initial value:	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**MCx [2]**

Bit:	7	6	5	4	3	2	1
	—	—	—	—	—	—	—
Initial value:	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**MCx [3]**

Bit:	7	6	5	4	3	2	1
	—	—	—	—	—	—	—
Initial value:	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**MCx [4]**

Bit:	7	6	5	4	3	2	1
	—	—	—	—	—	—	—
Initial value:	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W



Bit:	7	6	5	4	3	2	1
	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4
Initial value:	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

### MCx [7]

Bit:	7	6	5	4	3	2	1
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1
Initial value:	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

### MCx [8]

Bit:	7	6	5	4	3	2	1
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9
Initial value:	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**MCx[1] Bits 7 to 4—Reserved:** The initial value of these bits is undefined; they must be initialized (by writing 0 or 1).

			1	Data length = 3 bytes
1	0		0	Data length = 4 bytes
			1	Data length = 5 bytes
		1	0	Data length = 6 bytes
			1	Data length = 7 bytes
1	0/1	0/1	0/1	Data length = 8 bytes

**MCx[2] Bits 7 to 0—Reserved:** The initial value of these bits is undefined; they must be initialized (by writing 0 or 1).


**MCx[3] Bits 7 to 0—Reserved:** The initial value of these bits is undefined; they must be initialized (by writing 0 or 1).

**MCx[4] Bits 7 to 0—Reserved:** The initial value of these bits is undefined; they must be initialized (by writing 0 or 1).

**MCx[6] Bits 7 to 0—Standard Identifier (STD\_ID10 to STD\_ID3):**

**MCx[5] Bits 7 to 5—Standard Identifier (STD\_ID2 to STD\_ID0):**

These bits set the identifier (standard identifier) of data frames and remote frames.



**Figure 15.2 Standard Identifier**

**MCx[5] Bit 3—Identifier Extension (IDE):** Used to distinguish between the standard extended format of data frames and remote frames.

**Bit 3**

IDE	Description
0	Standard format
1	Extended format


**MCx[5] Bit 2—Reserved:** The initial value of this bit is undefined; it must be initialized (by writing 0 or 1).

**MCx[5] Bits 1 and 0—Extended Identifier (EXD\_ID17, EXD\_ID16):**

**MCx[8] Bits 7 to 0—Extended Identifier (EXD\_ID15 to EXD\_ID8):**

**MCx[7] Bits 7 to 0—Extended Identifier (EXD\_ID7 to EXD\_ID0):**

These bits set the identifier (extended identifier) of data frames and remote frames.



**Figure 15.3 Extended Identifier**

Initial value:	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**MDx [2]**

Bit: 7 6 5 4 3 2 1

Initial value:	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**MDx [3]**

Bit: 7 6 5 4 3 2 1

Initial value:	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**MDx [4]**

Bit: 7 6 5 4 3 2 1

Initial value:	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit:	7	6	5	4	3	2	1
Initial value:	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**MDx [7]**

Bit:	7	6	5	4	3	2	1
Initial value:	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**MDx [8]**

Bit:	7	6	5	4	3	2	1
Initial value:	*	*	*	*	*	*	*
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W



MSTPCRC is an 8-bit readable/writable register that performs module stop mode control. When the MSTPC3 bit is set to 1, HCAN operation is stopped at the end of the bus cycle and module stop mode is entered. Register read/write accesses are not possible in module stop mode. For details, see sections 21A.5, 21B.5, Module Stop Mode.

MSTPCRC is initialized to H'FF by a reset, and in hardware standby mode. It is not initialized in software standby mode.

**Bit 3—Module Stop (MSTPC3):** Specifies the HCAN module stop mode.


**Bit 3**

<b>MSTPC3</b>	<b>Description</b>
0	HCAN module stop mode is cleared
1	HCAN module stop mode is set


bit (GSR3) in GSR within the HCAN (hardware reset). At the same time, all internal registers are initialized. However mailbox contents are retained. A flowchart of this reset is shown in figure 15.4.

Note: \* In a reset and in hardware standby mode, the module stop bit is initialized to 0. When HCAN enters the module stop state.

**Software Reset (Write to MCR0):** In normal operation initialization is performed by writing to the MCR reset request bit (MCR0) in MCR (Software reset). With this kind of reset, if the HCAN controller is performing a communication operation (transmission or reception), the initialization state is not entered until the message has been completed. During initialization, the reset request bit (GSR3) in GSR is set. In this kind of initialization, the error counters (TEC and REC) are initialized but other registers and RAM (mailboxes) are not. A flowchart of this reset is shown in figure 15.5.



**Figure 15.4 Hardware Reset Flowchart**



**Figure 15.5 Software Reset Flowchart**

- Message transmission method setting

These initial settings must be made while the HCAN is in bit configuration mode. Configuration mode is a state in which the reset request bit (MCR0) in the master control register (MCR) is 1 and the reset status bit in the general status register (GSR) is also 1 (GSR3 = 1). Configuration mode is exited by clearing the reset request bit in MCR to 0; when MCR0 is cleared to 0, the HCAN automatically clears the reset state bit (GSR3) in the general status register (GSR). The power-up sequence then begins, and communication with the CAN bus is possible as soon as the power-up sequence ends. The power-up sequence consists of the detection of 11 consecutive recessive bits.

**IRR0 Clearing:** The reset interrupt flag (IRR0) is always set after a reset or recovery from software standby mode. As an HCAN interrupt is initiated immediately when interrupts are enabled, IRR0 should be cleared.

**Bit Rate and Bit Timing Settings:** As bit rate settings, a baud rate setting and bit timing settings must be made each time a CAN node begins communication. The baud rate and bit timing settings are made in the bit configuration register (BCR).

a. Note

BCR can be written to at all times, but should only be modified in configuration mode. Settings should be made so that all CAN controllers connected to the CAN bus have the same baud rate and bit width.

Refer to table 15.3 for the range of values that can be used as settings (TSEG1, TSEG2, TSEG3, sample point, and SJW) for BCR.

b. Value Setting Ranges

- The bit width consists of the total of the settable Time Quanta (TQ). TQ (number of clocks) is determined by the baud rate prescaler (BRP).

$$TQ = \frac{2 \times (BRP + 1)}{f_{CLK}}$$

- The value of SJW is stipulated in the CAN specifications.

$$3 \geq SJW \geq 0$$

- The minimum value of TSEG1 is stipulated in the CAN specifications.

$$TSEG1 > TSEG2$$

- The minimum value of TSEG2 is stipulated in the CAN specifications.

$$TSEG2 \geq SJW$$

The following formula is used to calculate the baud rate.


$$\text{Bit rate [b/s]} = \frac{f_{CLK}}{2 \times (BRP + 1) \times (3 + TSEG1 + TSEG2)}$$

Note:  $f_{CLK} = \phi$  (system clock)

The BCR values are used for BRP, TSEG1, and TSEG2.

Example: With a 1 Mb/s baud rate and a 20 MHz input clock:

$$1 \text{ Mb/s} = \frac{20 \text{ MHz}}{2 \times (0 + 1) \times (3 + 4 + 3)}$$



Legend:

SYNC\_SEG: Segment for establishing synchronization of nodes on the CAN bus. (No bit edge transitions occur in this segment.)

PRSEG: Segment for compensating for physical delay between networks.

PHSEG1: Buffer segment for correcting phase drift (positive). (This segment is extended when synchronization (resynchronization) is established.)

PHSEG2: Buffer segment for correcting phase drift (negative). (This segment is shortened when synchronization (resynchronization) is established.)

Note: \* The Time Quanta value for TSEG1 and TSEG2 is the TSEG value + 1.

**Figure 15.6 Detailed Description of One Bit**

HCAN bit rate calculation:

$$\text{Bit rate} = \frac{f_{\text{CLK}}}{2 \times (\text{BRP} + 1) \times (3 + \text{TSEG1} + \text{TSEG2})}$$

Note:  $f_{\text{CLK}} = \phi$  (system clock)

The BCR values are used for BRP, TSEG1, and TSEG2.

BCR Setting Constraints

$$\text{TSEG1} > \text{TSEG2} \geq \text{SJW} \quad (\text{SJW} = 0 \text{ to } 3)$$

$$\text{TSEG2} > \text{B}'001 \quad (\text{BRP} = \text{B}'000000)$$

$$\text{TSEG2} > \text{B}'000 \quad (\text{BRP} > \text{B}'000000)$$

	0101	Yes	Yes	Yes	Yes	No	No
	0110	Yes*	Yes	Yes	Yes	Yes	Yes
	0111	Yes*	Yes	Yes	Yes	Yes	Yes
	1000	Yes*	Yes	Yes	Yes	Yes	Yes
	1001	Yes*	Yes	Yes	Yes	Yes	Yes
	1010	Yes*	Yes	Yes	Yes	Yes	Yes
	1011	Yes*	Yes	Yes	Yes	Yes	Yes
	1100	Yes*	Yes	Yes	Yes	Yes	Yes
	1101	Yes*	Yes	Yes	Yes	Yes	Yes
	1110	Yes*	Yes	Yes	Yes	Yes	Yes
	1111	Yes*	Yes	Yes	Yes	Yes	Yes

Notes: The time quanta value for TSEG1 and TSEG2 is the TSEG value + 1.

\* Setting is enabled except when BRP [13:8] = B'000000.

**Mailbox Transmit/Receive Settings:** HCAN0, 1 each have 16 mailboxes. Mailbox 0 is for reception only, while mailboxes 1 to 15 can be set for transmission or reception. Mailboxes that are set for transmission or reception must be designated either for transmission use or for reception use before communication begins. The Initial status of mailboxes 1 to 15 is for transmission use (mailbox 0 is for reception only). Mailbox transmit/receive settings are not initialized by a reset.

- Setting for transmission

Transmit mailbox setting (mailboxes 1 to 15)

Clearing a bit to 0 in the mailbox configuration register (MBCR) designates the corresponding mailbox for transmission use. After a reset, mailboxes are initialized for transmission use; therefore, this setting is not necessary.

- Setting for reception

Transmit/receive mailbox setting (mailboxes 1 to 15)



all registers and RAM (message control/data, control registers, status registers, etc.) and Message control/data (MCx[x], MDx[x]) only are in RAM, and so their values are unaltered. Initial values must therefore be set in all the mailboxes (by writing 0s or 1s).

**Setting the Message Transmission Method:** Either of the following message transmission methods can be selected with the message transmission method bit (MCR2) in the mailbox register (MCR):

- a. Transmission order determined by message identifier priority
- b. Transmission order determined by mailbox number priority

When a is selected, if a number of messages are designated as waiting for transmission (mailbox 0–15), the message with the highest priority set in the message identifier (MCx[5]–MCx[15]) is stored in the transmit buffer. CAN bus arbitration is then carried out for the message in the transmit buffer, and message transmission is performed when the transmission right is acquired. When the TXPR bit is set, internal arbitration is performed again, and the highest-priority message is stored in the transmit buffer.

When b is selected, if a number of messages are designated as waiting for transmission (mailbox 0–15), messages are stored in the transmit buffer in low-to-high mailbox order (priority of mailbox 1 > mailbox 15). CAN bus arbitration is then carried out for the messages in the transmit buffer, and message transmission is performed when the bus is acquired.

- b. Bit rate settings
- c. Mailbox transmit/receive settings
- d. Mailbox initialization
- e. Message transmission method setting

#### **Interrupt and transmit data settings**

- a. CPU interrupt source setting
- b. Arbitration field setting
- c. Control field setting
- d. Data field setting

#### **Message transmission and interrupts**

- a. Message transmission wait
- b. Message transmission completion and interrupt
- c. Message transmission abort
- d. Message retransmission

Set values relating to the CAN bus communication speed and resynchronization. Refer to Rate and Bit Timing Settings in 15.3.2, Initialization after Hardware Reset, for details.

- Mailbox transmit/receive settings

Mailbox transmit/receive settings should be made in advance. A total of 15 mailboxes are set for transmission or reception (mailboxes 1 to 15). To set a mailbox for transmission or reception, set the corresponding bit to 0 in the mailbox configuration register (MBCR). Refer to Mailbox (Message Control/Data) Initial Settings in 15.3.2, Initialization after Hardware Reset, for details.


- Mailbox initialization

As message control/data registers (MCx[x], MDx[x]) are configured in RAM, their values after powering on are undefined, and so bit initialization is necessary. Write the values to the mailboxes. See Mailbox (Message Control/Data (MCx[x], MDx[x]) Initial Settings in 15.3.2, Initialization after Hardware Reset, for details.

- Message transmission method setting

Set the transmission method for mailboxes designated for transmission. The following two transmission methods can be used. Refer to Setting the Message Transmission Method in 15.3.2, Initialization after Hardware Reset, for details.

- a. Transmission order determined by message identifier priority
- b. Transmission order determined by mailbox number priority



**Figure 15.7 Transmission Flowchart**

Transmission acknowledge and transmission abort acknowledge interrupts can be masked in the mailbox interrupt mask register (MBIMR). Interrupt acknowledge and transmission abort interrupts can be masked in the interrupt mask register (IMR).

- **Arbitration field setting**  
In the arbitration field, the 11-bit identifier (STD\_ID0–STD\_ID10) and RTR bit (standard format) or 29-bit identifier (STD\_ID0–STD\_ID10, EXT\_ID0–EXT\_ID17) and IDLE (extended format) are set. The registers to be set are MCx[5]–MCx[8].
- **Control field setting**  
In the control field, the byte length of the data to be transmitted is set in DLC0–DLC7. The register to be set is MCx[1].
- **Data field setting**  
In the data field, the data to be transmitted is set in byte units in the range of 0 to 8. The registers to be set are MDx[1]–MDx[8].

The number of bytes in the data actually transmitted depends on the data length code (DLC) in the control field. If a value exceeding the value set in DLC is set in the data field, only the number of bytes set in DLC will actually be transmitted.

### **Message Transmission and Interrupts:**

- **Message transmission wait**  
If message transmission is to be performed after completion of the message control (MCx[8]) and message data (MDx[1]–MDx[8]) settings, transmission is started by setting the corresponding mailbox transmit wait bit (TXPR1–TXPR15) to 1 in the transmit wait register (TXPR). The following two transmission methods can be used:
  - a. Transmission order determined by message identifier priority
  - b. Transmission order determined by mailbox number priority

When a is selected, if a number of messages are designated as waiting for transmission (priority = 1), messages are stored in the transmit buffer in low-to-high mailbox order (priority

same way, and message transmission is performed when the transmission right is ac

- Message transmission completion and interrupt

When a message is transmitted error-free using the above procedure, the corresponding acknowledge bit (TXACK1–TXACK15) in the transmit acknowledge register (TXACK) and the transmit wait bit (TXPR1–TXPR15) in the transmit wait register (TXPR) are automatically initialized. Also, if the corresponding bit (MBIMR1–MBIMR15) in the mailbox interrupt register (MBIMR) and the mailbox empty interrupt bit (IRR8) in the interrupt mask register (IMR) are set to the interrupt enable state at the same time, an interrupt can be sent to the CPU.

- Message transmission cancellation

Transmission cancellation can be specified for a message stored in a mailbox as a transmit wait message. A transmit wait message is canceled by setting the bit for the corresponding mailbox (TXCR1–TXCR15) to 1 in the transmit cancel register (TXCR). When cancellation is executed, the transmit wait register (TXPR) is automatically reset, and the corresponding bit is set to 1 in the abort acknowledge register (ABACK). An interrupt to the CPU can be sent to the CPU. Also, if the mailbox empty interrupt (IRR8) is enabled for the bits (MBIMR1–MBIMR15) corresponding to the mailbox interrupt mask register (MBIMR) and interrupt mask register (IMR), interrupts may be sent to the CPU.

However, a transmit wait message cannot be canceled at the following times:


- a. During internal arbitration or CAN bus arbitration
- b. During data frame or remote frame transmission

Also, transmission cannot be canceled by clearing the transmit wait register (TXPR). Figure 15.8 shows a flowchart of transmit message cancellation.

- Message retransmission

If transmission of a transmit message is aborted in the following cases, the message is retransmitted automatically:

- a. CAN bus arbitration failure (failure to acquire the bus)
- b. Error during transmission (bit error, stuff error, CRC error, frame error, ACK error)



**Figure 15.8 Transmit Message Cancellation Flowchart**

- b. Bit rate settings
- c. Mailbox transmit/receive settings
- d. Mailbox (RAM) initialization

### **Interrupt and receive message settings**

- a. CPU interrupt source setting
- b. Arbitration field setting
- c. Local acceptance filter mask (LAFM) settings

### **Message reception and interrupts**


- a. Message reception CRC check
- b. Data frame reception
- c. Remote frame reception
- d. Unread message reception

**Initialization (After Hardware Reset Only):** These settings should be made while the device is in bit configuration mode.

- **IRR0 clearing**  
The reset interrupt flag (IRR0) is always set after a reset or recovery from software mode. As an HCAN interrupt is initiated immediately when interrupts are enabled, IRR0 should be cleared.
- **Bit rate settings**  
Set values relating to the CAN bus communication speed and resynchronization. Refer to Bit Rate and Bit Timing Setting in 15.3.2, Initialization after Hardware Reset, for details.
- **Mailbox transmit/receive settings**  
Each channel has one receive-only mailbox (mailbox 0) plus 15 mailboxes that can be used for reception. Thus a total of 16 mailboxes can be used for reception. To set a mailbox for reception, set the corresponding bit to 1 in the mailbox configuration register (MBCR).







**Figure 15.9 Reception Flowchart**

- CPU interrupt source settings

When transmitting, transmission acknowledge and transmission abort acknowledge can be masked for individual mailboxes in the mailbox interrupt mask register (MIMR). When receiving, data frame and remote frame receive wait interrupts can be masked in the mailbox interrupt register (IRR) interrupts can be masked in the interrupt mask register (IMR).

- Arbitration field setting

In the arbitration field, the identifier (STD\_ID0–STD\_ID10, EXT\_ID0–EXT\_ID10) of the message to be received is set. If all the bits in the set identifier do not match, the message is not stored in a mailbox.

Example: Mailbox 1      010\_1010\_1010 (standard identifier)

Only one kind of message identifier can be received by MB1

Identifier 1: 010\_1010\_1010

- Local acceptance filter mask (LAFM) setting

The local acceptance filter mask is provided for mailbox 0 (MC0[x], MD0[x]) only. Don't care specification to be made for all bits in the received identifier. This allows various kinds of messages to be received.

Example: Mailbox 0      010\_1010\_1010 (standard identifier)

LAFM                    000\_0000\_0011 (0: Care, 1: Don't care)

A total of four kinds of message identifiers can be received by MB0

Identifier 1: 010\_1010\_1000

Identifier 2: 010\_1010\_1001

Identifier 3: 010\_1010\_1010

Identifier 4: 010\_1010\_1011

If the received message is confirmed to be error free by the CRC check, etc., the identifier of the mailbox (and also LAFM in the case of mailbox 0 only) and the identifier of the message are compared, and if a complete match is found, the message is stored in the mailbox. The message identifier comparison is carried out on each mailbox in turn, starting with mailbox 0 and ending with mailbox 15. If a complete match is found, the comparison sequence ends at that point, the message is stored in the matching mailbox, and the corresponding receive complete bit (RXPR0–RXPR15) is set in the receive complete register (RXPR). However, when a mailbox 0 LAFM comparison is carried out, even if the identifier matches, the comparison sequence does not end at that point, but continues with mailbox 1 and the remaining mailboxes. It is therefore possible for a message matching mailbox 0 to be matched by another mailbox (however, the same message cannot be stored in more than one mailbox 1 to 15). If the corresponding bit (MBIMR0–MBIMR15) in the mailbox interrupt mask register (MBIMR) and the receive message interrupt mask (IMR1) in the interrupt mask register (IMR) are set to the interrupt enable value at this time, an interrupt can be sent to the CPU.


- Remote frame reception

Two kinds of messages—data frames and remote frames—can be stored in mailbox 0. A remote frame differs from a data frame in that the remote reception request bit (RTTR) in the message control register (MC[x]5) and the data field are 0 bytes. The data length to be stored in a data frame must be stored in the data length code (DLC) in the control field.

When a remote frame (RTR = recessive) is received, the corresponding bit is set in the remote reception request wait register (RFPR). If the corresponding bit (MBIMR0–MBIMR15) in the mailbox interrupt mask register (MBIMR) and the remote frame request interrupt mask (IRFR) in the interrupt mask register (IMR) are set to the interrupt enable value at this time, an interrupt can be sent to the CPU.

- Unread message reception


When the identifier in a mailbox matches a receive message, the message is stored in the mailbox. If a message overwrite occurs before the CPU reads the message, the corresponding bit (UMSR0–UMSR15) is set in the unread message register (UMSR). In overwriting an unread message, when a new message is received before the corresponding bit in the receive complete register (RXPR) has been cleared, the unread message register (UMSR) is



**Figure 15.10 Unread Message Overwrite Flowchart**

### 15.3.5 HCAN Sleep Mode

The HCAN is provided with an HCAN sleep mode that places the HCAN module in the sleep state to reduce current dissipation. Figure 15.11 shows a flowchart of the HCAN sleep




**Figure 15.11 HCAN Sleep Mode Flowchart**

Eleven recessive bits must be received after HCAN sleep mode is cleared before CAN communication is enabled again.

**Clearing by software:** HCAN sleep mode is cleared by writing a 0 to MCR5 from the

**Clearing by CAN bus operation:** Clearing by CAN bus operation occurs automatically. When the CAN bus performs an operation and this change is detected. In this case, the first message is received in the mailbox, and normal reception starts from the next message. When a change is detected on the CAN bus in HCAN sleep mode, the bus operation interrupt flag (IRR12) in the interrupt register (IRR). If the bus interrupt mask (IMR12) in the interrupt mask register (IMR) is set to the interrupt enable value at this time, an interrupt can be sent to the CPU.



**Figure 15.12 HCAN Halt Mode Flowchart**


HCAN halt mode is entered by setting the halt request bit (MCR1) to 1 in the master control register (MCR). If the CAN bus is operating, the transition to HCAN halt mode is delayed until the bus becomes idle.

HCAN halt mode is cleared by clearing MCR1 to 0.




**Table 15.5 HCAN Interrupt Sources**

<b>IPR Bits</b>	<b>Vector</b>	<b>Vector Number</b>	<b>IRR Bit</b>	<b>Description</b>
IPRM (6–4)	ERS0	104	IRR5	Error passive interrupt (TEC $\geq$ 128 or 128)
			IRR6	Bus off interrupt (TEC $\geq$ 256)
	OVR0	105	IRR0	Hardware reset processing interrupt
			IRR2	Remote frame reception interrupt
			IRR3	Error warning interrupt (TEC $\geq$ 96)
			IRR4	Error warning interrupt (REC $\geq$ 96)
			IRR7	Overload frame transmission interrupt/recovery interrupt (11 recessive bits)
			IRR9	Unread message overwrite interrupt
			IRR12	HCAN sleep mode CAN bus operation
	RM0	106	IRR1	Mailbox 0 message reception interrupt
RM1	107	IRR1	Mailbox 1–15 message reception interrupt	
IPRM (2–0)	SLE0	108	IRR8	Message transmission/cancellation interrupt



**Figure 15.13 DTC Transfer Flowchart**



**Figure 15.14 High-Speed Interface Using PCA82C250**

## 15.5 Usage Notes

### 1. Reset

The HCAN is reset by a reset, and in hardware standby mode and software standby mode, the registers are initialized in a reset, but mailboxes (message control (MCx[x])/message data (MDx[x])) are not. However, after powering on, mailboxes (message control (MCx[x])/message data (MDx[x])) are initialized, and their values are undefined. The mailbox initialization must always be carried out after a reset or a transition to hardware standby mode or software standby mode. Also, the reset interrupt flag (IRR0) is always set after reset input or recovery from software standby mode. As this bit cannot be masked in the interrupt mask register (IMR), if HCAN interrupts are set as enabled by the interrupt mask register (IMR) without this flag having been cleared, an HCAN interrupt will be initiated immediately after reset. This flag must therefore be cleared during initialization.

### 2. HCAN sleep mode

The bus operation interrupt flag (IRR12) in the interrupt register (IRR) is set by bus operation in HCAN sleep mode. Therefore, this flag is not used by the HCAN to indicate sleep mode.

In the case of error active and error passive, REC and TEC normally count up and CAN bus off state, 11-bit recessive sequences are counted (REC + 1) using REC. If REC reaches the count, IRR4 and GSR1 are set, and if REC reaches 128, IRR7 is set.

5. Register access

Byte or word access can be used on all HCAN registers. Longword access cannot be used.

6. HCAN medium-speed mode

HCAN registers cannot be read or written to in medium-speed mode.

7. Register retention during standby

All HCAN registers are initialized in hardware standby mode and software standby mode.

8. Using bit operation instructions

Start flags in HCAN are cleared by writing 1 to them; there is no need to use bit operation instructions to clear them. To clear a flag, use the MOV instruction to write a 1 to the flag. The flag is cleared.

9. HTxD pin output in error passive state

If the HRxD pin becomes fixed at 1 during message transmission or reception when the HCAN is in the error active state, the HTxD pin will output 0 continuously while in the error passive state. To stop continuous 0 output to the CAN bus, disable the HCAN by means of the HCAN warning interrupt or by setting the HCAN module stop mode through detection of a CAN bus error state by the HxRD pin monitor.

10. Transition to HCAN sleep mode

The HCAN stops (transmission/reception stops) when MCR0 is cleared to 0 immediately. An HCAN sleep mode transition is effected by setting TXPR of the HCAN to 1 and setting MCR5 to 1. When a transition is made to the HCAN sleep mode by means of the above setting, a 10-cycle wait should be inserted after the TxPR setting. After an HCAN sleep mode transition, release the HCAN sleep mode by clearing MCR5 to 0.


If TxPR is set before the HCAN goes to the bus off state, and a transition is made to the bus on state with transmission incomplete, cancellation will be performed even if TxCR is set during the bus off period, and the message will be transmitted after a transition to the error state.



### 16.1.1 Features

A/D converter features are listed below.

- 10-bit resolution
- Sixteen input channels
- Settable analog conversion voltage range
  - Conversion of analog voltages with the reference voltage pin (Vref) as the analog voltage
- High-speed conversion
  - Minimum conversion time: 13.3  $\mu$ s per channel (at 20-MHz operation)
- Choice of single mode or scan mode
  - Single mode: Single-channel A/D conversion
  - Scan mode: Continuous A/D conversion on 1 to 4 channels
- Four data registers
  - Conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Three kinds of conversion start
  - Choice of software or timer conversion start trigger (TPU), or  $\overline{\text{ADTRG}}$  pin
- A/D conversion end interrupt generation
  - A/D conversion end interrupt (ADI) request can be generated at the end of A/D conversion
- Module stop mode can be set
  - As the initial setting, A/D converter operation is halted. Register access is enabled when exiting module stop mode.



**Figure 16.1 Block Diagram of A/D Converter**



comprising channel set 1, analog input pins 0 to 3 and 8 to 11 (AN0 to AN3, AN8 to AN11) comprising group 0, and analog input pins 4 to 7 and 12 to 15 (AN4 to AN7, AN12 to AN15) comprising group 1.

**Table 16.1 A/D Converter Pins**

Pin Name	Symbol	I/O	Function
Analog power supply pin	AVCC	Input	Analog block power supply
Analog ground pin	AVSS	Input	Analog block ground and reference
Reference voltage pin	Vref	Input	A/D conversion reference voltage
Analog input pin 0	AN0	Input	Channel set 0 (CH3 = 0) group 0 an
Analog input pin 1	AN1	Input	
Analog input pin 2	AN2	Input	
Analog input pin 3	AN3	Input	
Analog input pin 4	AN4	Input	Channel set 0 (CH3 = 0) group 1 an
Analog input pin 5	AN5	Input	
Analog input pin 6	AN6	Input	
Analog input pin 7	AN7	Input	
Analog input pin 8	AN8	Input	Channel set 1 (CH3 = 1) group 0 an
Analog input pin 9	AN9	Input	
Analog input pin 10	AN10	Input	
Analog input pin 11	AN11	Input	
Analog input pin 12	AN12	Input	Channel set 1 (CH3 = 1) group 1 an
Analog input pin 13	AN13	Input	
Analog input pin 14	AN14	Input	
Analog input pin 15	AN15	Input	
A/D external trigger input pin	$\overline{\text{ADTRG}}$	Input	External trigger input for starting A/D

A/D data register BH	ADDRBH	R	H'00	H'
A/D data register BL	ADDRBL	R	H'00	H'
A/D data register CH	ADDRCH	R	H'00	H'
A/D data register CL	ADDRCL	R	H'00	H'
A/D data register DH	ADDRDH	R	H'00	H'
A/D data register DL	ADDRDL	R	H'00	H'
A/D control/status register	ADCSR	R/(W) <sup>*2</sup>	H'00	H'
A/D control register	ADCR	R/W	H'33	H'
Module stop control register A	MSTPCRA	R/W	H'3F	H'

Notes: 1. Lower 16 bits of the address.

2. Bit 7 can only be written with 0 for flag clearing.

There are four 16-bit read-only ADDR registers, ADDRA to ADDR D, used to store the A/D conversion.

The 10-bit data resulting from A/D conversion is transferred to the ADDR register for each channel and stored there. The upper 8 bits of the converted data are transferred to the upper byte (bits 15 to 8) of ADDR, and the lower 2 bits are transferred to the lower byte (bits 7 and 6) of ADDR. Bits 5 to 0 are always read as 0.

The correspondence between the analog input channels and ADDR registers is shown in Table 16.3.

ADDR can always be read by the CPU. The upper byte can be read directly, but for the lower byte, data transfer is performed via a temporary register (TEMP). For details, see section 16.1.2, "Interface to Bus Master."

The ADDR registers are initialized to H'0000 by a reset, and in standby mode or mode 1.

**Table 16.3 Analog Input Channels and Corresponding ADDR Registers**

Analog Input Channel				
Channel Set 0 (CH3 = 0)		Channel Set 1 (CH3 = 1)		A/D Data Register
Group 0	Group 1	Group 0	Group 1	
AN0	AN4	AN8	AN12	ADDRA
AN1	AN5	AN9	AN13	ADDRB
AN2	AN6	AN10	AN14	ADDRC
AN3	AN7	AN11	AN15	ADDRD

ADCSR is an 8-bit readable/writable register that controls A/D conversion operations.

ADCSR is initialized to H'00 by a reset, and in hardware standby mode or module stop

**Bit 7—A/D End Flag (ADF):** Status flag that indicates the end of A/D conversion.

**Bit 7**

<b>ADF</b>	<b>Description</b>
0	[Clearing conditions] (In <ul style="list-style-type: none"><li>• When 0 is written to the ADF flag after reading ADF = 1</li><li>• When the DTC is activated by an ADI interrupt and ADDR is read</li></ul>
1	[Setting conditions] <ul style="list-style-type: none"><li>• Single mode: When A/D conversion ends</li><li>• Scan mode: When A/D conversion ends on all specified channels</li></ul>

**Bit 6—A/D Interrupt Enable (ADIE):** Selects enabling or disabling of interrupt (ADI) at the end of A/D conversion.

**Bit 6**

<b>ADIE</b>	<b>Description</b>
0	A/D conversion end interrupt (ADI) request disabled (In
1	A/D conversion end interrupt (ADI) request enabled

- 0 • A/D conversion stopped
- 1 • Single mode: A/D conversion is started. Cleared to 0 automatically when conversion on the specified channel ends
- Scan mode: A/D conversion is started. Conversion continues sequentially on selected channels until ADST is cleared to 0 by software, indicating a transition to standby mode or module stop mode.

**Bit 4—Scan Mode (SCAN):** Selects single mode or scan mode as the A/D conversion mode. See section 16.4, Operation, for single mode and scan mode operation. Only set bit while conversion is stopped (ADST = 0).

**Bit 4**

SCAN	Description
0	Single mode
1	Scan mode

**Bit 3—Channel Select 3 (CH3):** Switches the analog input pins assigned to group 0 or group 1. Setting CH3 to 1 enables AN8 to AN15 to be used instead of AN0 to AN7.

**Bit 3**

CH3	Description
0	AN8 to AN11 are group 0 analog input pins, AN12 to AN15 are group 1 analog input pins
1	AN0 to AN3 are group 0 analog input pins, AN4 to AN7 are group 1 analog input pins



			1	AN1	AN0, AN1
			1	0	AN2
				1	AN3
	1	0	0	AN4	AN4
				1	AN5
		1	0	AN6	AN4 to AN6
				1	AN7
	1	0	0	AN8	AN8
				1	AN9
			1	0	AN10
				1	AN11
		1	0	AN12	AN12
				1	AN13
			1	0	AN14
				1	AN15

conversion operations and sets the A/D conversion time.

ADCR is initialized to H'33 by a reset, and in standby mode or module stop mode.

**Bits 7 and 6—Timer Trigger Select 1 and 0 (TRGS1, TRGS0):** Select enabling or the start of A/D conversion by a trigger signal. Only set bits TRGS1 and TRGS0 while is stopped (ADST = 0).

<b>Bit 7</b>	<b>Bit 6</b>	<b>Description</b>
<b>TRGS1</b>	<b>TRGS0</b>	
0	0	A/D conversion start by software is enabled
	1	A/D conversion start by TPU conversion start trigger is enabled
1	0	Setting prohibited
	1	A/D conversion start by external trigger pin (ADTRG) is enabled

**Bits 5, 4, 1, and 0—Reserved:** These bits are always read as 1 and cannot be modified.

**Bits 3 and 2—Clock Select 1 and 0 (CKS1, CKS0):** These bits select the A/D conversion clock. The conversion time should be changed only when ADST = 0. Make a setting that gives a conversion time not lower than that shown in table 22-8.

<b>Bit 3</b>	<b>Bit 2</b>	<b>Description</b>
<b>CKS1</b>	<b>CKS0</b>	
0	0	Conversion time = 530 states (max.)
	1	Conversion time = 266 states (max.)
1	0	Conversion time = 134 states (max.)
	1	Conversion time = 68 states (max.)

When the MSTPA1 bit in MSTPCR is set to 1, A/D converter operation stops at the end of the current cycle and a transition is made to module stop mode. Registers cannot be read or written in module stop mode. For details, see sections 21A.5, 21B.5, Module Stop Mode.

MSTPCRA is initialized to H'3F by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bit 1—Module Stop (MSTPA1):** Specifies the A/D converter module stop mode.


**Bit 1**

<b>MSTPA1</b>	<b>Description</b>
0	A/D converter module stop mode cleared
1	A/D converter module stop mode set (In



When reading ADDR, always read the upper byte before the lower byte. It is possible to read the upper byte, but if only the lower byte is read, incorrect data may be obtained.

Figure 16.2 shows the data flow for ADDR access.



**Figure 16.2 ADDR Access Operation (Reading H'AA40)**


conversion is started when the ADST bit is set to 1, according to the software or external input. The ADST bit remains set to 1 during A/D conversion, and is automatically cleared when conversion ends.

On completion of conversion, the ADF flag is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated. The ADF flag is cleared by writing 0 after reading ADF.

When the operating mode or analog input channel must be changed during analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1 to start A/D conversion again. The ADST bit can be set at the same time as the operating mode or input channel is changed.

Typical operations when channel 1 (AN1) is selected in single mode are described next. Figure 16.3 shows a timing diagram for this example.

- [1] Single mode is selected (SCAN = 0), input channel AN1 is selected (CH3 = 0, CH2 = 0, CH1 = 0, CH0 = 1), the A/D interrupt is enabled (ADIE = 1), and A/D conversion is started (ADST = 1).
- [2] When A/D conversion is completed, the result is transferred to ADDR0. At the same time, the ADF flag is set to 1, the ADST bit is cleared to 0, and the A/D converter becomes idle.
- [3] Since ADF = 1 and ADIE = 1, an ADI interrupt is requested.
- [4] The A/D interrupt handling routine starts.
- [5] The routine reads ADCSR, then writes 0 to the ADF flag.
- [6] The routine reads and processes the conversion result (ADDR0).
- [7] Execution of the A/D interrupt handling routine ends. After that, if the ADST bit is set to 1, A/D conversion starts again and steps [2] to [7] are repeated.




**Figure 16.3 Example of A/D Converter Operation (Single Mode, Channel 1)**

When the operating mode or analog input channel must be changed during analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1 to start A/D conversion again from the first channel (AN0). The ADST bit can be set at the same time as the operating mode or input channel is changed.

Typical operations when three channels (AN0 to AN2) are selected in scan mode are described in the next section. Figure 16.4 shows a timing diagram for this example.


- [1] Scan mode is selected (SCAN = 1), channel set 0 is selected (CH3 = 0), scan group 0 is selected (CH2 = 0), analog input channels AN0 to AN2 are selected (CH1 = 1, CH0 = 0), and A/D conversion is started (ADST = 1)
- [2] When A/D conversion of the first channel (AN0) is completed, the result is transferred to the AD\_CONVERTER register (AD\_CONVERTER = ADDRA). Next, conversion of the second channel (AN1) starts automatically.
- [3] Conversion proceeds in the same way through the third channel (AN2).
- [4] When conversion of all the selected channels (AN0 to AN2) is completed, the AD\_CONVERTER register is cleared to 0 and conversion of the first channel (AN0) starts again. If the ADIE bit is set to 1, an ADI interrupt is requested after A/D conversion ends.
- [5] Steps [2] to [4] are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D conversion starts again from the first channel (AN0).



**Figure 16.4 Example of A/D Converter Operation  
 (Scan Mode, 3 Channels AN0 to AN2 Selected)**

time therefore varies within the ranges indicated in table 16.4.

In scan mode, the values given in table 16.4 apply to the first conversion time. The values in table 16.5 apply to the second and subsequent conversions. In both cases, set bits CKS0 in ADCR to give a value not lower than that shown in table 22-8.



**Figure 16.5 A/D Conversion Timing**


Note: Values in the table are the number of states.

**Table 16.5 A/D Conversion Time (Scan Mode)**

CKS1	CKS0	Conversion Time (State)
0	0	512 (Fixed)
	1	256 (Fixed)
1	0	128 (Fixed)
	1	64 (Fixed)

#### 16.4.4 External Trigger Input Timing

A/D conversion can be externally triggered. When the TRGS1 and TRGS0 bits are set to 1 in ADCR, external trigger input is enabled at the  $\overline{ADTRG}$  pin. A falling edge at the  $\overline{ADTRG}$  pin sets the ADST bit to 1 in ADCSR, starting A/D conversion. Other operations, in both single and scan modes, are the same as if the ADST bit has been set to 1 by software. Figure 16.6 shows the external trigger input timing.



**Figure 16.6 External Trigger Input Timing**

## 16.5 Interrupts

The A/D converter generates an A/D conversion end interrupt (ADI) at the end of A/D conversion. ADI interrupt requests can be enabled or disabled by means of the ADIE bit in ADCSR0.

The DTC can be activated by an ADI interrupt. Having the converted data read by the CPU in response to an ADI interrupt enables continuous conversion to be achieved without interrupting the software load on software.

The A/D converter interrupt source is shown in table 16.6.

**Table 16.6 A/D Converter Interrupt Source**

Interrupt Source	Description	DTC Activation
ADI	Interrupt due to end of conversion	Possible



$AVSS \leq ANn \leq Vref$ .

(2) Relation between AVCC, AVSS and VCC, VSS

As the relationship between AVCC, AVSS and VCC, VSS, set  $AVSS = VSS$ . If the converter is not used, the AVCC and AVSS pins must on no account be left open.

(3) Vref input range

The analog reference voltage input at the Vref pin set in the range  $Vref \leq AVCC$ .

If conditions (1), (2), and (3) above are not met, the reliability of the device may be affected.


**Notes on Board Design:** In board design, digital circuitry and analog circuitry should be mutually isolated as possible, and layout in which digital circuit signal lines and analog signal lines cross or are in close proximity should be avoided as far as possible. Failure to do so may result in incorrect operation of the analog circuitry due to inductance, adversely affecting conversion values.

Also, digital circuitry must be isolated from the analog input signals (AN0 to AN15), the analog reference power supply (Vref), and analog power supply (AVCC) by the analog ground. Also, the analog ground (AVSS) should be connected at one point to a stable digital ground on the board.

**Notes on Noise Countermeasures:** A protection circuit connected to prevent damage from abnormal voltage such as an excessive surge at the analog input pins (AN0 to AN15) and the analog reference power supply (Vref) should be connected between AVCC and AVSS as shown in figure 16.7.

Also, the bypass capacitors connected to AVCC and Vref and the filter capacitor connected to AN0 to AN15 must be connected to AVSS.

If a filter capacitor is connected as shown in figure 16.7, the input currents at the analog input pins (AN0 to AN15) are averaged, and so an error may arise. Also, when A/D conversion is performed frequently, as in scan mode, if the current charged and discharged by the capacitance of the filter capacitor is not averaged, an error may arise.




**Figure 16.7 Example of Analog Input Protection Circuit**

**Table 16.7 Analog Pin Specifications**


Item	Min	Max	Unit
Analog input capacitance	—	20	pF
Permissible signal source impedance	—	5	kΩ

**A/D Conversion Precision Definitions:** H8S/2626 Group and H8S/2623 Group A/D precision definitions are given below.

- Resolution  
The number of A/D converter digital output codes
- Offset error  
The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value B'000000000 (H'00) to B'000000001 (H'01) (see figure 16.10).
- Full-scale error  
The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from B'111111110 (H'3E) to B'111111111 (H'3F) (see figure 16.10).
- Quantization error  
The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 16.9).
- Nonlinearity error  
The error with respect to the ideal A/D conversion characteristic between the zero-voltage and the full-scale voltage. Does not include the offset error, full-scale error, or quantization error.
- Absolute precision  
The deviation between the digital value and the analog input value. Includes the offset error, full-scale error, quantization error, and nonlinearity error.



**Figure 16.9 A/D Conversion Precision Definitions (1)**




**Figure 16.10 A/D Conversion Precision Definitions (2)**

However, since a low-pass filter effect is obtained in this case, it may not be possible to obtain an analog signal with a large differential coefficient (e.g., 5 mV/ $\mu$ s or greater).

When converting a high-speed analog signal, a low-impedance buffer should be inserted.

**Influences on Absolute Precision:** Adding capacitance results in coupling with GND, therefore noise in GND may adversely affect absolute precision. Be sure to make the connection to an electrically stable GND such as AVSS.

Care is also required to insure that filter circuits do not communicate with digital signals on the mounting board, so acting as antennas.




**Figure 16.11 Example of Analog Input Circuit**



### 17.1.1 Features

The D/A converter has the following features.

- 8-bit resolution
- Two output channels
- Conversion time: maximum 10  $\mu$ s (with 20 pF capacitive load)
- Output voltage: 0 V to Vref
- D/A output retention in software standby mode
- Module stop mode setting possible
  - The initial setting is for D/A converter operation to be halted. Register access is possible after clearing module stop mode.



**Figure 17.1 Block Diagram of D/A Converter**



Analog output pin 2	DA2	Output	Channel 2 analog output
Analog output pin 3	DA3	Output	Channel 3 analog output
Reference voltage pin	Vref	Input	Analog reference voltage

#### 17.1.4 Register Configuration

Table 17.2 summarizes the registers of the D/A converter.

**Table 17.2 D/A Converter Registers**

Channel	Name	Abbreviation	R/W	Initial Value
2, 3	D/A data register 2	DADR2	R/W	H'00
	D/A data register 3	DADR3	R/W	H'00
	D/A control register 23	DACR23	R/W	H'1F
All	Module stop control register C	MSTPCRC	R/W	H'FF

Note: \* Lower 16 bits of the address

DADR2 and DADR3 are 8-bit readable/writable registers that store the data to be converted. When analog output is enabled, the values in DADR2 and DADR3 are constantly converted and output at the analog output pins.

The D/A data registers are initialized to H'00 by a reset and in hardware standby mode.

### 17.2.2 D/A Control Register 23 (DACR23)

Bit	:	7	6	5	4	3	2	1
		DAOE1	DAOE0	DAE	—	—	—	—
Initial value	:	0	0	0	1	1	1	1
R/W	:	R/W	R/W	R/W	—	—	—	—

DACR23 is an 8-bit readable/writable register that controls the operation of the D/A converter.

DACR23 is initialized to H'1F by a reset and in hardware standby mode.

**Bit 7—D/A Output Enable 1 (DAOE1):** Controls D/A conversion and analog output.

#### Bit 7

DAOE1	Description
0	DA3 analog output is disabled (In
1	Channel 3 D/A conversion and DA3 analog output are enabled

When the DAE bit is cleared to 0, D/A conversion is controlled independently in channels 2 and 3.  
 When the DAE bit is set to 1, D/A conversion is controlled together in channels 2 and 3.

Output of the conversion result is always controlled independently by bits DAOE0 and

Bit 7	Bit 6	Bit 5	Description
DAOE1	DAOE0	DAE	
0	0	*	D/A conversion is disabled in channels 2 and 3 ( )
		0	D/A conversion is enabled in channel 2 D/A conversion is disabled in channel 3
		1	D/A conversion is enabled in channels 2 and 3
0	0	0	D/A conversion is disabled in channel 2 D/A conversion is enabled in channel 3
		1	D/A conversion is enabled in channels 2 and 3
		1	D/A conversion is enabled in channels 2 and 3

If the chip enters software standby mode while D/A conversion is enabled, the D/A output is retained and the analog power supply current is the same as the analog power supply current during D/A conversion. If it is necessary to reduce the analog power supply current in software standby mode, D/A output should be disabled by clearing both the DAOE0 bit and the DAE bit to 0.

**Bits 4 to 0—Reserved:** These bits are always read as 1, and cannot be modified.

When the MSTPC5 bit is set to 1, D/A converter operation is stopped at the end of the conversion and module stop mode is entered. Register read/write accesses are not possible in module stop mode. For details, see section 21B.5, Module Stop Mode.

MSTPCRC is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bit 5—Module Stop (MSTPC5):** Specifies module stop mode for the D/A converter (channels 2 and 3).

**Bit 5**

<b>MSTPC5</b>	<b>Description</b>
0	D/A converter (channels 2 and 3) module stop mode is cleared
1	D/A converter (channels 2 and 3) module stop mode is set (In


### 17.3 Operation

The D/A converter has two built-in D/A conversion circuits that can perform conversions independently.

D/A conversion is performed constantly while enabled in DACR23. If the DADR2 or DADR3 value is modified, conversion of the new data begins immediately. The conversion result is output when bits DAOE0 and DAOE1 are set to 1.

An example of D/A conversion on channel 2 is given below. The timing is shown in figure 17-10.

1. Data to be converted is written in DADR2.
2. Bit DAOE0 is set to 1 in DACR23. D/A conversion starts and DA2 becomes an output. The conversion result is output after the conversion time. The output value is  $(\text{DADR2 contents}/256) \times V_{\text{ref}}$ . Output of this conversion result continues until the value in DADR2 is modified or the DAOE0 bit is cleared to 0.




**Figure 17.2 Example of D/A Converter Operation**



and word data. This makes it possible to perform fast word data transfer.  
The on-chip RAM can be enabled or disabled by means of the RAM enable bit (RAMEN) in the system control register (SYSCR).

### 18.1.1 Block Diagram

Figure 18.1 shows a block diagram of the on-chip RAM.



**Figure 18.1 Block Diagram of RAM (H8S/2623)**

Note: \* Lower 16 bits of the address.

## 18.2 Register Descriptions

### 18.2.1 System Control Register (SYSCR)

Bit	:	7	6	5	4	3	2	1
		MACS	—	INTM1	INTM0	NMIEG	—	—
Initial value :		0	0	0	0	0	0	0
R/W	:	R/W	—	R/W	R/W	R/W	R/W	—

The on-chip RAM is enabled or disabled by the RAME bit in SYSCR. For details of SYSCR, see section 3.2.2, System Control Register (SYSCR).

**Bit 0—RAM Enable (RAME):** Enables or disables the on-chip RAM. The RAME bit is initialized when the reset state is released. It is not initialized in software standby mode.

Note: When the DTC is used, the RAME bit must be set to 1.

#### Bit 0

RAME	Description
0	On-chip RAM is disabled
1	On-chip RAM is enabled (In



and read in byte or word units. Each type of access can be performed in one state.

Even addresses use the upper 8 bits, and odd addresses use the lower 8 bits. Word data is accessed at an even address.

## 18.4 Usage Notes

**When Using the DTC:** DTC register information can be located in addresses H'FFEB00 to H'FFEBFF. When the DTC is used, the RAME bit must not be cleared to 0.

**Reserved Areas:** Addresses H'FFB000 to H'FFBFFF in the H8S/2626 and H8S/2623, H'FFC000 to H'FFCFFF in the H8S/2625 and H8S/2622, and H'FFB000 to H'FFDFFF in the H8S/2621, are reserved areas that cannot be read or written to. When the RAME bit is 0, external address space is accessed.



#### Four flash memory operating modes

- Program mode
- Erase mode
- Program-verify mode
- Erase-verify mode

- Programming/erase methods

The flash memory is programmed 128 bytes at a time. Block erase (in single-block) can be performed. To erase the entire flash memory, each block must be erased in turn. Block erasing can be performed as required on 4-kbyte, 32-kbyte, and 64-kbyte blocks.

- Programming/erase times

The flash memory programming time is 10 ms (typ.) for simultaneous 128-byte programming, and is equivalent to 78  $\mu$ s (typ.) per byte, and the erase time is 100 ms (typ.).

- Reprogramming capability

The flash memory can be reprogrammed up to 100 times.

- On-board programming modes

There are two modes in which flash memory can be programmed/erased/verified on-chip.

- Boot mode

- User program mode

- Automatic bit rate adjustment


With data transfer in boot mode, the LSI's bit rate can be automatically adjusted to match the transfer bit rate of the host.

- Flash memory emulation in RAM


Flash memory programming can be emulated in real time by overlapping a part of the flash memory with RAM.

- Protect modes

There are three protect modes, hardware, software, and error protection which allow the user status to be designated for flash memory program/erase/verify operations.





**Figure 19.1 Block Diagram of Flash Memory**




**Figure 19.2 Flash Memory State Transitions**

boot program required for flash memory erasure is automatically transferred to the RAM boot program area.




### 3. Flash memory initialization

The erase program in the boot program area (in RAM) is executed, and the flash memory is initialized (to H'FF). In boot mode, total flash memory erasure is performed, without regard to blocks.




### 4. Writing new application program


The programming control program transfer from the host to RAM is executed, and the application program in the host is written in flash memory.




Program execution




3. Flash memory initialization  
The programming/erase program in RAM is executed, and the flash memory is initialized (to H'FF). Erasing can be performed in block units, but not in byte units.



4. Writing new application program  
Next, the new application program in the host is written into the erased flash memory blocks. The host does not write to unerased blocks.






**Figure 19.3 Reading Overlap RAM Data in User Mode or User Program M**

When overlap RAM data is confirmed, the RAMS bit is cleared, RAM overlap is released, and writes should actually be performed to the flash memory.

When the programming control program is transferred to RAM, ensure that the transfer and the overlap RAM do not overlap, as this will cause data in the overlap RAM to be






**Figure 19.4 Writing Overlap RAM Data in User Program Mode**

### 19.2.5 Differences between Boot Mode and User Program Mode

**Table 19.1 Differences between Boot Mode and User Program Mode**

	<b>Boot Mode</b>	<b>User Program Mode</b>
Total erase	Yes	Yes
Block erase	No	Yes
Programming control program*	Program/program-verify	Erase/erase-verify Program/program- Emulation

Note: \* To be provided by the user, in accordance with the recommended algorithm



**Figure 19.5 Flash Memory Block Configuration**

### 19.3 Pin Configuration

The flash memory is controlled by means of the pins shown in table 19.2.

**Table 19.2 Pin Configuration**

Pin Name	Abbreviation	I/O	Function
Reset	$\overline{\text{RES}}$	Input	Reset
Flash write enable	FWE	Input	Flash memory program/erase protection b
Mode 2	MD2	Input	Sets MCU operating mode
Mode 1	MD1	Input	Sets MCU operating mode
Mode 0	MD0	Input	Sets MCU operating mode
Port F0	PF0	Input	Sets MCU operating mode in programmer
Port 16	P16	Input	Sets MCU operating mode in programmer
Port 14	P14	Input	Sets MCU operating mode in programmer
Transmit data	TxD2	Output	Serial transmit data output
Receive data	RxD2	Input	Serial receive data input

Flash memory control register 1	FLMCR1 <sup>*5</sup>	R/W <sup>*2</sup>	H'00 <sup>*3</sup>
Flash memory control register 2	FLMCR2 <sup>*5</sup>	R <sup>*2</sup>	H'00
Erase block register 1	EBR1 <sup>*5</sup>	R/W <sup>*2</sup>	H'00 <sup>*4</sup>
Erase block register 2	EBR2 <sup>*5</sup>	R/W <sup>*2</sup>	H'00 <sup>*4</sup>
RAM emulation register	RAMER <sup>*5</sup>	R/W	H'00
Flash memory power control register <sup>*6</sup>	FLPWCR <sup>*5</sup>	R/W <sup>*2</sup>	H'00 <sup>*4</sup>
Serial control register X	SCRX	R/W	H'00

- Notes:
1. Lower 16 bits of the address.
  2. To access these registers, set the FLSHE bit to 1 in serial control register X. FLSHE is set to 1, if the chip is in a mode in which the on-chip flash memory is disabled, a read will return H'00 and writes are invalid. Writes are also invalid if the FWE bit in FLMCR1 is not set to 1.
  3. When a high level is input to the FWE pin, the initial value is H'80.
  4. When a low level is input to the FWE pin, or if a high level is input and the FWE pin is not connected, and the FWE bit in FLMCR1 is not set, these registers are initialized to H'00.
  5. FLMCR1, FLMCR2, EBR1, EBR2, RAMER, and FLPWCR are 8-bit registers. Use byte access on these registers.
  6. An invalid register in the H8S/2623.

## 19.5 Register Descriptions

### 19.5.1 Flash Memory Control Register 1 (FLMCR1)

FLMCR1 is an 8-bit register used for flash memory operating mode control. Program mode for addresses H'00000 to H'3FFFF is entered by setting SWE1 bit to 1, then setting the PV1 or EV1 bit. Program mode for addresses H'00000 to H'3FFFF is entered by setting SWE1 bit to 1 when FWE = 1, then setting the PSU1 bit, and finally setting the P1 bit. Erase mode for addresses H'00000 to H'3FFFF is entered by setting SWE1 bit to 1, then setting the ESU1 bit, and finally setting the E1 bit. FLMCR1 is initialized to H'00, and in hardware standby mode and software standby mode. Its initial value is H'00.

Initial value:	—*	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

Note: \* Determined by the state of the FWE pin.

**Bit 7—Flash Write Enable Bit (FWE):** Sets hardware protection against flash memory programming/erasing.

**Bit 7**

<b>FWE</b>	<b>Description</b>
0	When a low level is input to the FWE pin (hardware-protected state)
1	When a high level is input to the FWE pin

**Bit 6—Software Write Enable Bit 1 (SWE1):** This bit selects write and erase valid/invalid flash memory. Set it when setting bits 5 to 0, bits 7 to 0 of EBR1, and bits 3 to 0 of EBR0.

**Bit 6**

<b>SWE1</b>	<b>Description</b>
0	Writes disabled
1	Writes enabled [Setting condition] When FWE = 1

[Setting condition]

When FWE = 1 and SWE1 = 1

---

**Bit 4—Program Setup Bit 1 (PSU1):** Prepares for a transition to program mode. Set before setting the P1 bit in FLMCR1 to 1. Do not set the SWE1, ESU1, EV1, PV1, E at the same time.

**Bit 4**

<b>PSU1</b>	<b>Description</b>	
0	Program setup cleared	(
1	Program setup [Setting condition] When FWE = 1 and SWE1 = 1	

---

**Bit 3—Erase-Verify 1 (EV1):** Selects erase-verify mode transition or clearing. Do not SWE1, ESU1, PSU1, PV1, E1, or P1 bit at the same time.

**Bit 3**

<b>EV1</b>	<b>Description</b>	
0	Erase-verify mode cleared	(
1	Transition to erase-verify mode [Setting condition] When FWE = 1 and SWE1 = 1	

**Bit 1—Erase 1 (E1):** Selects erase mode transition or clearing. Do not set the SWE1, PSU1, EV1, PV1, or P1 bit at the same time.

**Bit 1**

<b>E1</b>	<b>Description</b>	
0	Erase mode cleared	(
1	Transition to erase mode [Setting condition] When FWE = 1, SWE1 = 1, and ESU1 = 1	

**Bit 0—Program 1 (P1):** Selects program mode transition or clearing. Do not set the SWE1, PSU1, ESU1, EV1, PV1, or E1 bit at the same time.

**Bit 0**

<b>P1</b>	<b>Description</b>	
0	Program mode cleared	(
1	Transition to program mode [Setting condition] When FWE = 1, SWE1 = 1, and PSU1 = 1	

Initial value:	0	0	0	0	0	0	0
R/W:	R	—	—	—	—	—	—

Note: FLMCR2 is a read-only register, and should not be written to.

**Bit 7—Flash Memory Error (FLER):** Indicates that an error has occurred during an flash memory (programming or erasing). When FLER is set to 1, flash memory goes to protection state.

**Bit 7**

FLER	Description
0	Flash memory is operating normally Flash memory program/erase protection (error protection) is disabled [Clearing condition] Reset or hardware standby mode
1	An error has occurred during flash memory programming/erasing Flash memory program/erase protection (error protection) is enabled [Setting condition] See section 19.8.3, Error Protection

**Bits 6 to 0—Reserved:** These bits always read 0.

cleared to 0. When on-chip flash memory is disabled, a read will return H'00, and writes are invalid.

The flash memory block configuration is shown in table 19.4.

Bit:	7	6	5	4	3	2	1
	EB7	EB6	EB5	EB4	EB3	EB2	EB1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

#### 19.5.4 Erase Block Register 2 (EBR2)

EBR2 is an 8-bit register that specifies the flash memory erase area block by block. EBR2 is initialized to H'00 by a reset, in hardware standby mode and software standby mode, when a high level is input to the FWE pin. Bit 0 will be initialized to 0 if bit SWE1 of FLMCR1 is 0, even though a high level is input to pin FWE. When a bit in EBR2 is set to 1, the corresponding flash memory block can be erased. Other blocks are erase-protected. Only one of the bits of EBR1 and EBR2 combined can be set. Do not set more than one bit, as this will cause all the bits in both EBR1 and EBR2 to be automatically cleared to 0. Bits 7 to 4 are reserved and must only be written 0. When on-chip flash memory is disabled, a read will return H'00, and writes are invalid.

The flash memory block configuration is shown in table 19.4.

Bit:	7	6	5	4	3	2	1
	—	—	—	—	EB11	EB10	EB9
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W



EB5 (4 kbytes)	H'005000–H'005FFF
EB6 (4 kbytes)	H'006000–H'006FFF
EB7 (4 kbytes)	H'007000–H'007FFF
EB8 (32 kbytes)	H'008000–H'00FFFF
EB9 (64 kbytes)	H'010000–H'01FFFF
EB10 (64 kbytes)	H'020000–H'02FFFF
EB11 (64 kbytes)	H'030000–H'03FFFF

### 19.5.5 RAM Emulation Register (RAMER)

RAMER specifies the area of flash memory to be overlapped with part of RAM when real-time flash memory programming. RAMER initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode. RAMER settings should be made in user mode or user program mode.

Flash memory area divisions are shown in table 19.5. To ensure correct operation of the RAMER function, the ROM for which RAM emulation is performed should not be accessed immediately after this register has been modified. Normal execution of an access immediately after modification is not guaranteed.

Bit:	7	6	5	4	3	2	1
	—	—	—	—	RAMS	RAM2	RAM1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W

**Bits 7 and 6—Reserved:** These bits always read 0.

**Bits 5 and 4—Reserved:** Only 0 may be written to these bits.

**Bits 2 to 0—Flash Memory Area Selection:** These bits are used together with bit 3 to flash memory area to be overlapped with RAM. (See table 19.5.)

**Table 19.5 Flash Memory Area Divisions**

Addresses	Block Name	RAMS	RAM2	RAM1
H'FFD000–H'FFDFFF	RAM area 4 kbytes	0	*	*
H'000000–H'000FFF	EB0 (4 kbytes)	1	0	0
H'001000–H'001FFF	EB1 (4 kbytes)	1	0	0
H'002000–H'002FFF	EB2 (4 kbytes)	1	0	1
H'003000–H'003FFF	EB3 (4 kbytes)	1	0	1
H'004000–H'004FFF	EB4 (4 kbytes)	1	1	0
H'005000–H'005FFF	EB5 (4 kbytes)	1	1	0
H'006000–H'006FFF	EB6 (4 kbytes)	1	1	1
H'007000–H'007FFF	EB7 (4 kbytes)	1	1	1

FLPWCR enables or disables a transition to the flash memory power-down mode when the LSI switches to subactive mode.

Note: \* An invalid register in the H8S/2623.

**Bit 7—Power-Down Disable (PDWND):** Enables or disables a transition to the flash memory power-down mode when the LSI switches to subactive mode.

**Bit 7**

PDWND	Description
0	Transition to flash memory power-down mode enabled
1	Transition to flash memory power-down mode disabled

**Bits 6 to 0—Reserved:** These bits always read 0.

**19.5.7 Serial Control Register X (SCRX)**

Bit	7	6	5	4	3	2	1
	—	—	—	—	FLSHE	—	—
Initial value	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SCRX is an 8-bit readable/writable register that controls on-chip flash memory.

SCRX is initialized to H'00 by a reset and in hardware standby mode.

**Bits 7 to 4—Reserved:** Only 0 may be written to these bits.

0	Flash control registers deselected in area H'FFFFFFA8 to H'FFFFFFAC
1	Flash control registers selected in area H'FFFFFFA8 to H'FFFFFFAC

**Bits 2 to 0—Reserved:** Only 0 may be written to these bits.

## 19.6 On-Board Programming Modes

When pins are set to on-board programming mode and a reset-start is executed, a transition is made to the on-board programming state in which program/erase/verify operations can be performed on the on-chip flash memory. There are two on-board programming modes: boot mode and user program mode. The pin settings for transition to each of these modes are shown in Table 19.6. For a diagram of the transitions to the various flash memory modes, see figure 19.6.


**Table 19.6 Setting On-Board Programming Modes**

Mode		FWE	MD2	MD1
Boot mode	Expanded mode	1	0	1
	Single-chip mode		0	1
User program mode	Expanded mode	1	1	1
	Single-chip mode		1	1


programming control program received via the SCI is written into the programming control program area in on-chip RAM. After the transfer is completed, control branches to the address of the programming control program area and the programming control program state is entered (flash memory programming is performed).

The transferred programming control program must therefore include coding that follows the programming algorithm given later.

The system configuration in boot mode is shown in figure 19.6, and the boot mode execution procedure in figure 19.7.



**Figure 19.6 System Configuration in Boot Mode**




**Figure 19.7 Boot Mode Execution Procedure**

When boot mode is initiated, the LSI measures the low period of the asynchronous SCI communication data (H'00) transmitted continuously from the host. The SCI transmit/format should be set as follows: 8-bit data, 1 stop bit, no parity. The LSI calculates the the transmission from the host from the measured low period, and transmits one H'00 to the host to indicate the end of bit rate adjustment. The host should confirm that this adjustment indication (H'00) has been received normally, and transmit one H'55 byte to the LSI. If this cannot be performed normally, initiate boot mode again (reset), and repeat the above operation. Depending on the host's transmission bit rate and the LSI's system clock frequency, there is a discrepancy between the bit rates of the host and the LSI. Set the host transfer bit rate to 2,400, 4,800, 9,600 or 19,200 bps to operate the SCI properly.

Table 19.7 shows host transfer bit rates and system clock frequencies for which automatic adjustment of the LSI bit rate is possible. The boot program should be executed within the system clock range.

**Table 19.7 System Clock Frequencies for which Automatic Adjustment of LSI Bit Rate is Possible**

<b>Host Bit Rate</b>	<b>System Clock Frequency for Which Automatic Adjustment of LSI Bit Rate is Possible</b>
2,400 bps	2 to 8 MHz
4,800 bps	4 to 16 MHz
9,600 bps	8 to 20 MHz
19,200 bps	16 to 20 MHz



**Figure 19.8 RAM Areas in Boot Mode**

**Notes on Use of Boot Mode:**

- When the chip comes out of reset in boot mode, it measures the low-level period of the SCI's RxD2 pin. The reset should end with RxD2 high. After the reset ends, it takes approximately 100 states before the chip is ready to measure the low-level period of the pin.
- In boot mode, if any data has been programmed into the flash memory (if all data in flash memory blocks are erased. Boot mode is for use when user program mode is used, such as the first time on-board programming is performed, or if the program activation program mode is accidentally erased.
- Interrupts cannot be used while the flash memory is being programmed or erased.
- The RxD2 and TxD2 pins should be pulled up on the board.



The initial values of other on-chip registers are not changed.

- Boot mode can be entered by making the pin settings shown in table 19.6 and executing reset-start.

Boot mode can be cleared by driving the reset pin low, waiting at least 20 states, then driving the FWE pin and mode pins, and executing reset release\*<sup>1</sup>. Boot mode can also be cleared by a WDT overflow reset.

Do not change the mode pin input levels in boot mode, and do not drive the FWE pin low while the boot program is being executed or while flash memory is being programmed or erased\*<sup>2</sup>.

- If the mode pin input levels are changed (for example, from low to high) during a state of ports with multiplexed address functions and bus control output pins ( $\overline{AS}$ ,  $\overline{CS}$ ,  $\overline{OE}$ ,  $\overline{WE}$ ), the microcomputer's operating mode\*<sup>3</sup> will change according to the change in the microcomputer's operating mode\*<sup>3</sup>.


Therefore, care must be taken to make pin settings to prevent these pins from becoming signal pins during a reset, or to prevent collision with signals outside the microcomputer.

- Notes:
1. Mode pin and FWE pin input must satisfy the mode programming setup time (see table 19.6) with respect to the reset release timing.
  2. For further information on FWE application and disconnection, see section 19.6.2, Flash Memory Programming and Erasing Precautions.
  3. See appendix D, Pin States.

### 19.6.2 User Program Mode

When set to user program mode, the chip can program and erase its flash memory by executing a user program/erase control program. Therefore, on-board reprogramming of the on-chip flash memory can be carried out by providing on-board means of FWE control and supply of programming data, and storing a program/erase control program in part of the program memory if necessary.

Figure 19.9 shows the procedure for executing the program/erase control program when transferred to on-chip RAM.




**Figure 19.9 User Program Mode Execution Procedure**

(user program) that controls flash memory programming/erasing should be located and executed from on-chip RAM or external memory. If the program is to be located in external memory, the first instruction for writing to flash memory, and the following instruction, should be placed in on-chip RAM. Also ensure that the DTC is not activated before or after execution of the flash write instruction.

In the following operation descriptions, wait times after setting or clearing individual bits in FLMCR1 are given as parameters; for details of the wait times, see section 22.6, Flash Memory Characteristics.

- Notes:
1. Operation is not guaranteed if setting/resetting of the SWE1, ESU1, PSU1, E1, and P1 bits in FLMCR1 is executed by a program in flash memory.
  2. When programming or erasing, set FWE to 1 (programming/erasing will not be executed if FWE = 0).
  3. Programming must be executed in the erased state. Do not perform additional programming on addresses that have already been programmed.



Notes: In order to perform a normal read of flash memory, SWE1 must be cleared to 0. Also note that v can be performed during the programming/erasing process.

1. ○ : Normal mode    ○ : On-board programming mode
2. Do not make a state transition by setting or clearing multiple bits simultaneously.
3. After a transition from erase mode to the erase setup state, do not enter erase mode without through the software programming enable state.
4. After a transition from program mode to the program setup state, do not enter program mode passing through the software programming enable state.

**Figure 19.10 FLMCR1 Bit Settings and State Transitions**

the maximum number of programming operations (N) are shown in table 22.10.

Following the elapse of ( $\times 0$ )  $\mu\text{s}$  or more after the SWE1 bit is set to 1 in FLMCR1, 128 program data is stored in the program data area and reprogram data area, and the 128-  
the program data area in RAM is written consecutively to the program address (the low  
the first address written to must be H'00 or H'80). 128 consecutive byte data transfers  
performed. The program address and program data are latched in the flash memory. A  
data transfer must be performed even if writing fewer than 128 bytes; in this case, H'FF  
be written to the extra addresses.

Next, the watchdog timer is set to prevent overprogramming in the event of program r  
Set 6.6 ms as the WDT overflow period. After this, preparation for program mode (pro  
is carried out by setting the PSU1 bit in FLMCR1, and after the elapse of ( $y$ )  $\mu\text{s}$  or mo  
operating mode is switched to program mode by setting the P1 bit in FLMCR1. The ti  
which the P1 bit is set is the flash memory programming time. Refer to the table in fig  
for the programming time.

should be made to the addresses to be read. The dummy write should be executed after  $(\gamma)$   $\mu\text{s}$  or more. When the flash memory is read in this state (verify data is read in 16- the data at the latched address is read. Wait at least  $(\epsilon)$   $\mu\text{s}$  after the dummy write before this read operation. Next, the originally written data is compared with the verify data, a reprogram data is computed (see figure 19.11) and transferred to RAM. After verification bytes of data has been completed, exit program-verify mode, wait for at least  $(\eta)$   $\mu\text{s}$ , the SWE1 bit in FLMCR1. If reprogramming is necessary, set program mode again, and reprogram/program-verify sequence as before. The maximum number of repetitions of the program/program-verify sequence is indicated by the maximum programming count (N). However, ensure that the program/program-verify sequence is not repeated more than ( the same bits.

### Notes on Program/Program-Verify Procedure

1. In order to perform 128-byte-unit programming, the lower 8 bits of the write start address should be H'00 or H'80.
2. When performing continuous writing of 128-byte data to flash memory, byte-unit transfer should be used.  
128-byte data transfer is necessary even when writing fewer than 128 bytes of data. H'FF data to the extra addresses.
3. Verify data is read in word units.
4. The write pulse is applied and a flash memory write executed while the P1 bit in FLMCR1 is set. In the H8S/2626 and H8S/2623, write pulses should be applied as follows in the program/program-verify procedure to prevent voltage stress on the device and loss of data reliability.
  - a. After write pulse application, perform a verify-read in program-verify mode and apply a write pulse again for any bits read as 1 (reprogramming processing). When all the bits in the 128-byte write data are read as 0 in the verify-read operation, the program/program-verify procedure is completed. In the H8S/2626 and H8S/2623,

5. The period for which the P1 bit in FLMCR1 is set (the write pulse width) should be according to the degree of progress through the program/program-verify procedure  
 detailed wait time specifications, see section 22.6, Flash Memory Characteristics.
6. The program/program-verify flowchart for the H8S/2626 and H8S/2623 is shown in Figure 19.11.

To cover the points noted above, bits on which reprogramming processing is to be executed and bits on which additional programming is to be executed, must be determined as follows below.

Since reprogram data and additional-programming data vary according to the program/program-verify procedure, it is recommended that the following data storage areas (each) be provided in RAM.

Reprogram Data Computation Table

(D)	Result of Verify-Read after Write Pulse Application (V)	(X) Result of Operation	Comments
0	0	1	Programming completed: reprogramming processing not to be executed
	1	0	Programming incomplete: reprogramming processing to be executed
1	0	1	—
	1	1	Still in erased state: no action

Legend:

(D): Source data of bits on which programming is executed

(X): Source data of bits on which reprogramming is executed

---

1 0

---

1

---

incomplete: additional programming  
processing not to be executed

Programming already completed:  
programming processing not to be

Still in erased state: no action

---


Legend:

(Y): Data of bits on which additional programming is executed

(X): Data of bits on which reprogramming is executed in a certain reprogramming loop


7. It is necessary to execute additional programming processing during the course of the H8S/2626 or H8S/2623 program/program-verify procedure. However, once 128-byte programming is finished, additional programming should not be carried out on the same address area. When executing reprogramming, an erase must be executed first. Note that normal operation of reads, etc., is not guaranteed if additional programming is performed at addresses for which a program/program-verify operation has finished.





Note: 6. Programming Time

Number of Writes	P1 Bit Set Time (μs)	
	Programming	Additional Programming
1	z0	z1
2	z0	z1
.	.	.
.	.	.
N1-1	z0	z1
N1	z0	z1
N1+1	z2	—
N1+2	z2	—
N1+3	z2	—
.	.	.
.	.	.
N1+N2-2	z2	—
N1+N2-1	z2	—
N1+N2	z2	—




1. Data transfer is performed by byte transfer. The lower 8 bits of the first address written to must be H'00 or H'80. A 128-byte data transfer must be performed even if writing fewer than 128 bytes; in this case, HFF data must be written to the extra addresses.
2. Verify data is read in 16-bit (word) units.
3. Even bits for which programming has been completed in the 128-byte programming loop will be subject to programming again if they fail the subsequent verify operation.
4. A 128-byte area for storing program data, a 128-byte area for storing reprogram data, and a 128-byte area for storing additional-programming data must be provided in RAM. The reprogram and additional-programming data contents are modified as programming proceeds.
5. A write pulse of 30 μs or 200 μs is applied according to the progress of the programming operation. See note \*6 for details of the pulse widths. When writing of additional-programming data is executed, a 10 μs write pulse should be applied. Reprogram data X' means reprogram data when the write pulse is

Reprogram Data Computation Table

Original Data (D)	Verify Data (V)	Reprogram Data (X)	Comments
0	0	1	Programming complete
0	1	0	Programming is incomplete: reprogramming should be performed
1	0	1	
1	1	1	Left in the erased state

Sub-Routine-Call \*5



Additional-Programming Data Computation Table

Reprogram Data (X')	Verify Data (V)	Additional-Programming Data (X)	Comments
0	0	0	Additional programming successful
0	1	1	Additional programming successful
1	0	1	Additional programming successful
1	1	1	Additional programming successful

Figure 19.11 Program/Program-Verify Flowchart

setup) is performed next by setting the ESU1 bit in FLMCR1. The operating mode is then switched to erase mode by setting the E1 bit in FLMCR1 after the elapse of at least (y) time during which the E1 bit is set is the flash memory erase time. Ensure that the erase time does not exceed (z) ms.

Note: With flash memory erasing, preprogramming (setting all memory data in the memory to be erased to all 0) is not necessary before starting the erase procedure.

#### 19.7.4 Erase-Verify Mode

In erase-verify mode, data is read after memory has been erased to check whether it has been correctly erased.

After the elapse of the fixed erase time, clear the E1 bit in FLMCR1, then wait for at least (x) ms before clearing the ESU1 bit to exit erase mode. After exiting erase mode, the watchdog timer is cleared after the elapse of ( $\beta$ )  $\mu$ s or more. The operating mode is then switched to erase-verify mode by setting the EV1 bit in FLMCR1. Before reading in erase-verify mode, a dummy write of 0xFF data should be made to the addresses to be read. The dummy write should be executed after the elapse of ( $\gamma$ )  $\mu$ s or more. When the flash memory is read in this state (verify data is read in 1-bit units), the data at the latched address is read. Wait at least ( $\epsilon$ )  $\mu$ s after the dummy write before performing this read operation. If the read data has been erased (all 1), a dummy write is performed to the next address, and erase-verify is performed. If the read data is unerased, erase mode again and repeat the erase/erase-verify sequence in the same way. The maximum number of repetitions of the erase/erase-verify sequence is indicated by the maximum erase count. However, ensure that the erase/erase-verify sequence is not repeated more than (N) times. After verification is completed, exit erase-verify mode, and wait for at least ( $\eta$ )  $\mu$ s. If erasure is completed on all the erase blocks, clear the SWE1 bit in FLMCR1. If there are any un-erased blocks, make a 1 bit setting for the flash memory area to be erased, and repeat the erase/erase-verify sequence as before.



disabled or aborted. Hardware protection is reset by settings in flash memory control register 1 (FLMCR1), flash memory control register 2 (FLMCR2), erase block register 1 (EBR1), and erase block register 2 (EBR2). The FLMCR1, FLMCR2, EBR1, and EBR2 settings are retained in an error-protected state. (See table 19.8.)

**Table 19.8 Hardware Protection**

Item	Description	Function	
		Program	Erase
FWE pin protection	<ul style="list-style-type: none"> <li>When a low level is input to the FWE pin, FLMCR1, FLMCR2, (except bit FLER) EBR1, and EBR2 are initialized, and the program/erase-protected state is entered.</li> </ul>	Yes	Yes
Reset/standby protection	<ul style="list-style-type: none"> <li>In a reset (including a WDT reset) and in standby mode, FLMCR1, FLMCR2, EBR1, and EBR2 are initialized, and the program/erase-protected state is entered.</li> <li>In a reset via the <math>\overline{\text{RES}}</math> pin, the reset state is not entered unless the <math>\overline{\text{RES}}</math> pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the <math>\overline{\text{RES}}</math> pin low for the <math>\overline{\text{RES}}</math> pulse width specified in the AC Characteristics section.</li> </ul>	Yes	Yes


Item	Description	Program	Function
SWE bit protection	<ul style="list-style-type: none"> <li>Setting bit SWE1 in FLMCR1 to 0 will place area H'000000 to H'03FFFFFF in the program/erase-protected state. (Execute the program in the on-chip RAM, external memory)</li> </ul>	Yes	Y
Block specification protection	<ul style="list-style-type: none"> <li>Erase protection can be set for individual blocks by settings in erase block register 1 (EBR1) and erase block register 2 (EBR2).</li> <li>Setting EBR1 and EBR2 to H'00 places all blocks in the erase-protected state.</li> </ul>	—	Y
Emulation protection	<ul style="list-style-type: none"> <li>Setting the RAMS bit to 1 in the RAM emulation register (RAMER) places all blocks in the program/erase-protected state.</li> </ul>	Yes	Y

EBR1, and EBR2 settings are retained, but program mode or erase mode is aborted at the time which the error occurred. Program mode or erase mode cannot be re-entered by re-setting or E1 bit. However, PV1 and EV1 bit setting is enabled, and a transition can be made to program mode.


FLER bit setting conditions are as follows:

1. When the flash memory of the relevant address area is read during programming/erasing (including vector read and instruction fetch)
2. When a SLEEP instruction (including software standby) is executed during programming/erasing

Error protection is released only by a reset and in hardware standby mode.




**Figure 19.13 Flash Memory State Transitions**



**Figure 19.14 Flowchart for Flash Memory Emulation in RAM**





**Figure 19.15 Example of RAM Overlap Operation**

### Example in which Flash Memory Block Area EB0 is Overlapped

1. Set bits RAMS, RAM2 to RAM0 in RAMER to 1, 0, 0, 0, to overlap part of RAM area (EB0) for which real-time programming is required.
2. Real-time programming is performed using the overlapping RAM.
3. After the program data has been confirmed, the RAMS bit is cleared, releasing RAM area.
4. The data written in the overlapping RAM is written into the flash memory space (I

- Notes:
1. When the RAMS bit is set to 1, program/erase protection is enabled for all flash memory area regardless of the value of RAM2 to RAM0 (emulation protection). In this state, the P1 or E1 bit in flash memory control register 1 (FLMCR1), will not cause a transition to program mode or erase mode. When actually programming or erasing flash memory area, the RAMS bit should be cleared to 0.
  2. A RAM area cannot be erased by execution of software in accordance with the erase algorithm while flash memory emulation in RAM is being used.
  3. Block area EB0 contains the vector table. When performing RAM emulation, the vector table is needed in the overlap RAM.

2. In the interrupt exception handling sequence during programming or erasing, the vector cannot be read correctly<sup>\*2</sup>, possibly resulting in MCU runaway.
3. If interrupt occurred during boot program execution, it would not be possible to execute normal boot mode sequence.

For these reasons, in on-board programming mode alone there are conditions for disabling interrupt, as an exception to the general rule. However, this provision does not guarantee erasing and programming or MCU operation. All requests, including NMI interrupt, must therefore be restricted inside and outside the MCU when programming or erasing flash memory. NMI interrupt is also disabled in the error-protection state while the P1 or E1 bit remains set in FLMCR1.

- Notes:
1. Interrupt requests must be disabled inside and outside the MCU until the program control program has completed programming.
  2. The vector may not be read correctly in this case for the following two reasons:
    - If flash memory is read while being programmed or erased (while the P1 or E1 bit is set in FLMCR1), correct read data will not be obtained (undetermined data may be returned).
    - If the interrupt entry in the vector table has not been programmed yet, in the event of an exception handling will not be executed correctly.

## 19.11 Flash Memory Programmer Mode


Programs and data can be written and erased in programmer mode as well as in the on-board programming modes. In programmer mode, flash memory read mode, auto-program mode, auto-erase mode, and status read mode are supported. In auto-program mode, auto-erase mode, and status read mode, a status polling procedure is used, and in status read mode, detailed interrupt signals are output after execution of an auto-program or auto-erase operation.

In programmer mode, set the mode pins to programmer mode (see table 19.10) and input a 10 MHz input clock.


Table 19.10 shows the pin settings for programmer mode.

### 19.11.1 Socket Adapter Pin Correspondence Diagram

Connect the socket adapter to the chip as shown in figure 19.17. This will enable conventional 40-pin arrangement. The on-chip ROM memory map is shown in figure 19.16, and the adapter pin correspondence diagram in figure 19.17.



**Figure 19.16 On-Chip ROM Memory Map**



**Figure 19.17 Socket Adapter Pin Correspondence Diagram**

Auto-program mode supports programming of 128 bytes at a time. Status polling is used to confirm the end of auto-programming.

- Auto-Erase Mode

Auto-erase mode supports automatic erasing of the entire flash memory. Status polling is used to confirm the end of auto-programming.

- Status Read Mode

Status polling is used for auto-programming and auto-erasing, and normal termination is confirmed by reading the I/O6 signal. In status read mode, error information is output if an error occurs.

**Table 19.11 Settings for Various Operating Modes in Programmer Mode**

Mode	Pin Names				
	FWE	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	I/O7–I/O0
Read	H or L	L	L	H	Data output
Output disable	H or L	L	H	H	Hi-Z
Command write	H or L <sup>*3</sup>	L	H	L	Data input
Chip disable <sup>*1</sup>	H or L	H	X	X	Hi-Z

Notes: 1. Chip disable is not a standby state; internally, it is an operation state.

2. Ain indicates that there is also address input in auto-program mode.


3. For command writes in auto-program and auto-erase modes, input a high level to the FWE pin.

- Notes:
1. In auto-program mode, 129 cycles are required for command writing by a single 128-byte write.
  2. In memory read mode, the number of cycles depends on the number of address cycles (n).

### 19.11.3 Memory Read Mode


1. After completion of auto-program/auto-erase/status read operations, a transition is made to the command wait state. When reading memory contents, a transition to memory read mode must first be made with a command write, after which the memory contents are read.
2. In memory read mode, command writes can be performed in the same way as in the command wait state.
3. Once memory read mode has been entered, consecutive reads can be performed.
4. After powering on, memory read mode is entered.

Data hold time	$t_{dh}$	50	—	ns
Data setup time	$t_{ds}$	50	—	ns
Write pulse width	$t_{wep}$	70	—	ns
$\overline{WE}$ rise time	$t_r$	—	30	ns
$\overline{WE}$ fall time	$t_f$	—	30	ns



**Figure 19.18 Timing Waveforms for Memory Read after Memory Write**


Data hold time	$t_{dh}$	50	—	ns
Data setup time	$t_{ds}$	50	—	ns
Write pulse width	$t_{wep}$	70	—	ns
$\overline{WE}$ rise time	$t_r$	—	30	ns
$\overline{WE}$ fall time	$t_f$	—	30	ns




**Figure 19.19** Timing Waveforms in Transition from Memory Read Mode to Another Mode



Output disable delay time	$t_{df}$	—	100	ns
Data output hold time	$t_{oh}$	5	—	ns




**Figure 19.20  $\overline{CE}$  and  $\overline{OE}$  Enable State Read Timing Waveforms**



**Figure 19.21  $\overline{CE}$  and  $\overline{OE}$  Clock System Read Timing Waveforms**

- is input, processing will switch to a memory write operation but a write error will be
4. Memory address transfer is performed in the second cycle (figure 19.22). Do not perform transfer after the third cycle.
  5. Do not perform a command write during a programming operation.
  6. Perform one auto-program operation for a 128-byte block for each address. Two or additional programming operations cannot be performed on a previously programmed block.
  7. Confirm normal end of auto-programming by checking I/O6. Alternatively, status read can also be used for this purpose (I/O7 status polling uses the auto-program operation decision pin).
  8. Status polling I/O6 and I/O7 pin information is retained until the next command write as the next command write has not been performed, reading is possible by enabling  $\overline{\text{OE}}$ .

Data hold time	$t_{dh}$	50	—	ns
Data setup time	$t_{ds}$	50	—	ns
Write pulse width	$t_{wep}$	70	—	ns
Status polling start time	$t_{wsts}$	1	—	ms
Status polling access time	$t_{spa}$	—	150	ns
Address setup time	$t_{as}$	0	—	ns
Address hold time	$t_{ah}$	60	—	ns
Memory write time	$t_{write}$	1	3000	ms
Write setup time	$t_{pns}$	100	—	ns
Write end setup time	$t_{pnh}$	100	—	ns
$\overline{WE}$ rise time	$t_r$	—	30	ns
$\overline{WE}$ fall time	$t_f$	—	30	ns




**Figure 19.22 Auto-Program Mode Timing Waveforms**

### 19.11.5 Auto-Erase Mode

1. Auto-erase mode supports only entire memory erasing.
2. Do not perform a command write during auto-erasing.
3. Confirm normal end of auto-erasing by checking I/O6. Alternatively, status read mode can be used for this purpose (I/O7 status polling uses the auto-erase operation end decision).
4. Status polling I/O6 and I/O7 pin information is retained until the next command write is performed, as the next command write has not been performed, reading is possible by enabling  $\overline{OE}$ .

Data hold time	$t_{dh}$	50	—	ns
Data setup time	$t_{ds}$	50	—	ns
Write pulse width	$t_{wep}$	70	—	ns
Status polling start time	$t_{ests}$	1	—	ms
Status polling access time	$t_{spa}$	—	150	ns
Memory erase time	$t_{erase}$	100	40000	ms
Erase setup time	$t_{ens}$	100	—	ns
Erase end setup time	$t_{enh}$	100	—	ns
$\overline{WE}$ rise time	$t_r$	—	30	ns
$\overline{WE}$ fall time	$t_f$	—	30	ns



**Figure 19.23 Auto-Erase Mode Timing Waveforms**



Note: I/O2 and I/O3 are undefined.

### 19.11.7 Status Polling

1. The I/O7 status polling flag indicates the operating status in auto-program/auto-erase mode.
2. The I/O6 status polling flag indicates a normal or abnormal end in auto-program/auto-erase mode.

**Table 19.20 Status Polling Output Truth Table**

Pin Name	During Internal Operation	Abnormal End	—	Normal End
I/O7	0	1	0	1
I/O6	0	0	1	1
I/O0–I/O5	0	0	0	0

### 19.11.8 Programmer Mode Transition Time

Commands cannot be accepted during the oscillation stabilization period or the programmer mode setup period. After the programmer mode setup time, a transition is made to memory programming mode.

**Table 19.21 Stipulated Transition Times to Command Wait State**

Item	Symbol	Min	Max	Unit
Standby release (oscillation stabilization time)	$t_{osc1}$	30	—	ms
Programmer mode setup time	$t_{bmv}$	10	—	ms
$V_{cc}$ hold time	$t_{dwn}$	0	—	ms

FWE



Note: When using other than the automatic write mode and automatic erase mode, drive the input pin low.

**Figure 19.25 Oscillation Stabilization Time, Boot Program Transfer Time,  
Power-Down Sequence**

### 19.11.9 Notes on Memory Programming

1. When programming addresses which have previously been programmed, carry out auto-erasing before auto-programming.
2. When performing programming using programmer mode on a chip that has been programmed/erased in an on-board programming mode, auto-erasing is recommended. Carry out auto-programming.

Notes: 1. The flash memory is initially in the erased state when the device is shipped. For other chips for which the erasure history is unknown, it is recommended that auto-erasing be executed to check and supplement the initialization (erase) level.

2. Auto-programming should be performed once only on the same address block. Additional programming cannot be performed on previously programmed address blocks.



read when the LSI is operating on the subclock.

- (3) Standby mode: All flash memory circuits are halted, and the flash memory cannot be written to.

States (2) and (3) are flash memory power-down states. Table 19.22 shows the correspondence between the operating states of the LSI and the flash memory.

**Table 19.22 Flash Memory Operating States**

<b>LSI Operating State</b>	<b>Flash Memory Operating State</b>
High-speed mode	Normal mode (read/write)
Medium-speed mode	
Sleep mode	
Subactive mode	When PDWND = 0: Power-down mode (read-only)
Subsleep mode	When PDWND = 1: Normal mode (read-only)
Watch mode	Standby mode
Software standby mode	
Hardware standby mode	

### 19.12.1 Note on Power-Down States

When the flash memory is in a power-down state, part or all of the internal power supply is halted. Therefore, a power supply circuit stabilization period must be provided when returning to normal operation. When the flash memory returns to its normal operating state from a power-down state, bits STS2 to STS0 in SBYCR must be set to provide a wait time of at least  $t_{stabilization}$  (power supply stabilization time), even if an oscillation stabilization period is not necessary.

flash memory (1217A1250V3A).

Do not select the HN27C4096 setting for the PROM programmer, and only use the socket adapter. Failure to observe these points may result in damage to the device.

## 2. Powering on and off (see figures 19.26 to 19.28)

Do not apply a high level to the FWE pin until  $V_{cc}$  has stabilized. Also, drive the FWE pin low before turning off  $V_{cc}$ .

When applying or disconnecting  $V_{cc}$  power, fix the FWE pin low and place the flash memory in the hardware protection state.

The power-on and power-off timing requirements should also be satisfied in the event of a power failure and subsequent recovery.

## 3. FWE application/disconnection (see figures 19.26 to 19.28)

FWE application should be carried out when MCU operation is in a stable condition. If MCU operation is not stable, fix the FWE pin low and set the protection state.

The following points must be observed concerning FWE application and disconnection to prevent unintentional programming or erasing of flash memory:

- Apply FWE when the  $V_{cc}$  voltage has stabilized within its rated voltage range.  
Apply FWE when oscillation has stabilized (after the elapse of the oscillation settling time).
- In boot mode, apply and disconnect FWE during a reset.
- In user program mode, FWE can be switched between high and low level regardless of the  $\overline{RES}$  input.  
FWE input can also be switched during execution of a program in flash memory.
- Do not apply FWE if program runaway has occurred.
- Disconnect FWE only when the SWE1, ESU1, PSU1, EV1, PV1, P1, and E1 bits of the FLMCR1 are cleared.

Make sure that the SWE1, ESU1, PSU1, EV1, PV1, P1, and E1 bits are not set high when applying or disconnecting FWE.

subjecting the device to voltage stress or sacrificing program data reliability. When P1 or E1 bit in FLMCR1, the watchdog timer should be set beforehand as a precaution against program runaway, etc.

**6. Do not set or clear the SWE1 bit during execution of a program in flash memory.**

Do not set or clear the SWE1 bit during execution of a program in flash memory. Wait at least 100  $\mu$ s after clearing the SWE1 bit before executing a program or reading data from flash memory. When the SWE1 bit is set, data in flash memory can be rewritten, but when the SWE1 bit is cleared, flash memory can only be read in program-verify or erase-verify mode. Access flash memory only for verify operations (verification during programming/erasing). Do not set or clear the SWE1 bit during programming, erasing, or verifying.

Similarly, when using the RAM emulation function while a high level is being input to the FWE pin, the SWE1 bit must be cleared before executing a program or reading data from flash memory. However, the RAM area overlapping flash memory space can be read and written regardless of whether the SWE1 bit is set or cleared.

**7. Do not use interrupts while flash memory is being programmed or erased.**

All interrupt requests, including NMI, should be disabled during FWE application. Give FWE application priority to program/erase operations.

**8. Do not perform additional programming. Erase the memory before reprogramming.**


In on-board programming, perform only one programming operation on a 128-byte programming unit block. In programmer mode, also, perform only one programming operation on a 128-byte programming unit block.

**9. Before programming, check that the chip is correctly mounted in the PROM programmer.**


Overcurrent damage to the device can result if the index marks on the PROM programmer socket, socket adapter, and chip are not correctly aligned.

**10. Do not touch the socket adapter or chip during programming.**


Touching either of these can cause contact faults and write errors.



**Figure 19.26 Power-On/Off Timing (Boot Mode)**



**Figure 19.27 Power-On/Off Timing (User Program Mode)**



**Figure 19.28 Mode Transition Timing**  
**(Example: Boot Mode → User Mode ↔ User Program Mode)**

**Table 19.23 Registers Present in F-ZTAT Version but Absent in Mask ROM Ver**

<b>Register</b>	<b>Abbreviation</b>	<b>Address</b>
Flash memory control register 1	FLMCR1	H'FFA8
Flash memory control register 2	FLMCR2	H'FFA9
Erase block register 1	EBR1	H'FFAA
Erase block register 2	EBR2	H'FFAB
RAM emulation register	RAMER	H'FEDB
Flash memory power control register	FLPWCR	H'FFAC


Preliminary

Preliminary



The clock pulse generator consists of an oscillator, PLL (phase locked loop) circuit, bus master clock selection circuit, medium-speed clock divider, bus master clock selection circuit, subclock oscillator\*, and waveform shaping circuit\*. The frequency can be changed by means of control circuit in the CPG. Frequency changes are performed by software by means of setting system clock control register (SCKCR) and low-power control register (LPWRCR).

Note: \* Supported only in the H8S/2626 Group; not available in the H8S/2623 Group.



**Figure 20.1 Block Diagram of Clock Pulse Generator**

### 20.1.2 Register Configuration

The clock pulse generator is controlled by SCKCR and LPWRCR. Table 20.1 shows the configuration.

**Table 20.1 Clock Pulse Generator Register**

Name	Abbreviation	R/W	Initial Value	Address
System clock control register	SCKCR	R/W	H'00	H'00
Low-power control register	LPWRCR	R/W	H'00	H'00

Note: \* Lower 16 bits of the address.

SCKCR is an 8-bit readable/writable register that performs  $\phi$  clock output control, selection operation when the PLL circuit frequency multiplication factor is changed, and medium-speed mode control.

SCKCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bit 7— $\phi$  Clock Output Disable (PSTOP):** Controls  $\phi$  output.

		Description		
Bit 7				
PSTOP	High-speed Mode, Medium-Speed Mode	Sleep Mode	Software Standby Mode	Hardware Standby Mode
0	$\phi$ output (initial value)	$\phi$ output	Fixed high	High impedance
1	Fixed high	Fixed high	Fixed high	High impedance

**Bits 6 to 4—Reserved:** These bits are always read as 0 and cannot be modified.

**Bit 3—Frequency Multiplication Factor Switching Mode Select (STCS):** Selects the multiplication factor when the PLL circuit frequency multiplication factor is changed.

Bit 3	
STCS	Description
0	Specified multiplication factor is valid after transition to software standby mode.
1	Specified multiplication factor is valid immediately after STC bits are rewritten.

**Bits 2 to 0—System Clock Select 2 to 0 (SCK2 to SCK0):** These bits select the bus system clock.

### 20.2.2 Low-Power Control Register (LPWRCR)

Bit	7	6	5	4	3	2	1
	DTON	LSON	NESEL	SUBSTP	RFCUT	—	STC1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LPWRCR is an 8-bit readable/writable register that performs power-down mode control. LPWRCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized by a manual reset or in software standby mode.

**Bits 7 to 2—Reserved:** The function of these bits differs between the H8S/2623 Group and H8S/2626 Group.

For details see sections 21A.2.3, 21B.2.3, Low-Power Control Register (LPWRCR).


**Bits 1 and 0—Frequency Multiplication Factor (STC1, STC0):** The STC bits specify the frequency multiplication factor of the PLL circuit.

Bit 1	Bit 0	Description
STC1	STC0	
0	0	×1 (In
	1	×2
1	0	×4
	1	Setting prohibited

In either case, the input clock should not exceed 20 MHz.

### 20.3.1 Connecting a Crystal Resonator

**Circuit Configuration:** A crystal resonator can be connected as shown in the example 20.2. Select the damping resistance  $R_d$  according to table 20.2. An AT-cut parallel-resonant crystal should be used.



**Figure 20.2 Connection of Crystal Resonator (Example)**

**Table 20.2 Damping Resistance Value**

Frequency (MHz)	4	8	12	16
$R_d$ ( $\Omega$ )	500	200	0	0

**Figure 20.3 Crystal Resonator Equivalent Circuit**


**Table 20.3 Crystal Resonator Parameters**

Frequency (MHz)	4	8	12	16	20
R <sub>s</sub> max (Ω)	120	80	60	50	40
C <sub>0</sub> max (pF)	7	7	7	7	7


**Note on Board Design:** When a crystal resonator is connected, the following points should be noted:

Other signal lines should be routed away from the oscillator circuit to prevent induction interfering with correct oscillation. See figure 20.4.

When designing the board, place the crystal resonator and its load capacitors as close as possible to the XTAL and EXTAL pins.




**Figure 20.4 Example of Incorrect Board Design**




**Figure 20.5 Points for Attention when Using PLL Oscillation Circuit**

Place oscillation stabilization capacitor C1 and resistor R1 close to the PLLCAP pin, and ensure that no other signal lines cross this line. Supply the C1 ground from PLLVSS.

Separate PLLV<sub>cc</sub> and PLLV<sub>ss</sub> from the other V<sub>cc</sub>/V<sub>ss</sub> and PV<sub>cc</sub>/PV<sub>ss</sub> lines at the board supply source, and be sure to insert bypass capacitors CPB and CB close to the pins.



**(a) XTAL pin left open**




**(b) Complementary clock input at XTAL pin**

**Figure 20.6 External Clock Input (Examples)**



External clock input low pulse width	$t_{EXL}$	15	—	ns	Figure 20.7	
External clock input high pulse width	$t_{EXH}$	15	—	ns		
External clock rise time	$t_{EXr}$	—	5	ns		
External clock fall time	$t_{EXf}$	—	5	ns		
Clock low pulse width level	$t_{CL}$	0.4	0.6	$t_{cyc}$	$\phi \geq 5$ MHz	F
		80	—	ns	$\phi < 5$ MHz	
Clock high pulse width level	$t_{CH}$	0.4	0.6	$t_{cyc}$	$\phi \geq 5$ MHz	
		80	—	ns	$\phi < 5$ MHz	



**Figure 20.7 External Clock Input Timing**

When the multiplication factor of the PLL circuit is changed, the operation varies according to the setting of the STCS bit in SCKCR.

When STCS = 0 (initial value), the setting becomes valid after a transition to software standby mode. The transition time count is performed in accordance with the setting of bits STS2 to STS0 in SBYCR.

- [1] The initial PLL circuit multiplication factor is 1.
- [2] A value is set in bits STS2 to STS0 to give the specified transition time.
- [3] The target value is set in STC1 and STC0, and a transition is made to software standby mode.
- [4] The clock pulse generator stops and the value set in STC1 and STC0 becomes valid.
- [5] Software standby mode is cleared, and a transition time is secured in accordance with the setting in STS2 to STS0.
- [6] After the set transition time has elapsed, the LSI resumes operation using the target multiplication factor.

If a PC break is set for the SLEEP instruction that causes a transition to software standby mode, [3], software standby mode is entered and break exception handling is executed after the oscillation stabilization time. In this case, the instruction following the SLEEP instruction is executed after execution of the RTE instruction.


When STCS = 1, the LSI operates on the changed multiplication factor immediately after the STC1 and STC0 are rewritten.

## 20.5 Medium-Speed Clock Divider

The medium-speed clock divider divides the system clock to generate  $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ ,  $\phi/16$ , and  $\phi/32$ .


### (1) Connecting 32.768kHz Crystal Oscillator

To supply a clock to the subclock oscillator, connect a 32.768kHz crystal oscillator, as shown in figure 20.8. See section 20.3.1, Connecting a Crystal Resonator.




**Figure 20.8 Example Connection of 32.768 kHz Crystal Oscillator**

Figure 20.9 shows the equivalence circuit for a 32.768kHz oscillator.



**Figure 20.9 Equivalence Circuit for 32.768 kHz Oscillator**



**Figure 20.10 Pin Handling When Subclock Not Required**

## **20.8 Subclock Waveform Shaping Circuit (H8S/2626 Group Only)**

To eliminate noise from the subclock input to OSC1, the subclock is sampled using the clock  $\phi$ . The sampling frequency is set using the NESEL bit of LPWRCCR. For details, see Section 21B.2.3, Low Power Control Register (LPWRCCR).

No sampling is performed in sub-active mode, sub-sleep mode, or watch mode.

## **20.9 Note on Crystal Resonator**

Since various characteristics related to the crystal resonator are closely linked to the user's design, thorough evaluation is necessary on the user's part, for both the mask versions and F-ZTAT versions, using the resonator connection examples shown in this section as a guide. The resonator circuit ratings will depend on the floating capacitance of the resonator and the mounting circuit, the ratings should be determined in consultation with the resonator manufacturer. The design must ensure that a voltage exceeding the maximum rating is not applied to the oscillator pin.

In addition to the normal program execution state, the H8S/2623 Group has five power modes in which operation of the CPU and oscillator is halted and power dissipation is low. Low-power operation can be achieved by individually controlling the CPU, on-chip submodules, and so on.

The H8S/2623 operating modes are as follows:

- (1) High-speed mode
- (2) Medium-speed mode
- (3) Sleep mode
- (4) Module stop mode
- (5) Software standby mode
- (6) Hardware standby mode

(2) to (6) are power-down modes. Sleep mode is CPU states, medium-speed mode is a bus master state, and module stop mode is an internal peripheral function (including bus other than the CPU) state. Some of these states can be combined.

After a reset, the LSI is in high-speed mode with modules other than the DTC in module stop mode.

Note: Subclock functions (subactive mode, subsleep mode, and watch mode) are not available in the H8S/2623 Group.

Table 21A.1 shows the internal state of the LSI in the respective modes.

Figure 21A.1 is a mode transition diagram.


Interrupts	IRQ0-IRQ5						
Peripheral functions	WDT0	Functioning	Functioning	Functioning	—	Halted (retained)	H
	DTC	Functioning	Medium-speed operation	Functioning	Halted (retained)	Halted (retained)	H
	TPU	Functioning	Functioning (PBC medium-speed operation)	Functioning	Halted (retained)	Halted (retained)	H
	PBC						
	PPG						
	SCI0	Functioning	Functioning	Functioning	Halted (reset)	Halted (reset)	H
	SCI1						
	SCI2						
	PWM						
	A/D						
	RAM	Functioning	Functioning	Functioning (DTC)	Functioning	Retained	R
	I/O	Functioning	Functioning	Functioning	Functioning	Retained	H
	HCAN	Functioning	Functioning*	Functioning	Halted (reset)	Halted (reset)	H

Notes: “Halted (retained)” means that internal register values are retained. The internal “operation suspended.”

“Halted (reset)” means that internal register values and internal states are initialized.

In module stop mode, only modules for which a stop setting has been made are (reset or retained).

\* Note, however, that registers cannot be read or written to.



**Figure 21A.1 Mode Transition Diagram**

System clock control register	SCKCR	R/W	H'00	H'FF
Low power control register	LPWRCR	R/W	H'00	H'FF
Module stop control register A, B, C	MSTPCRA	R/W	H'3F	H'FF
	MSTPCRB	R/W	H'FF	H'FF
	MSTPCRC	R/W	H'FF	H'FF

Note: \* Lower 16 bits of the address.

## 21A.2 Register Descriptions

### 21A.2.1 Standby Control Register (SBYCR)

Bit	:	7	6	5	4	3	2	1
		SSBY	STS2	STS1	STS0	OPE	—	—
Initial value	:	0	0	0	0	1	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	—	—

SBYCR is an 8-bit readable/writable register that performs power-down mode control.

SBYCR is initialized to H'08 by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bit 7—Software Standby (SSBY):** When making a low power dissipation mode transition by executing the SLEEP instruction, the operating mode is determined in combination with the control bits.

Note that the value of the SSBY bit does not change even when shifting between modes or by interrupts.



for clock stabilization when shifting to high-speed mode or medium-speed mode by using a specific interrupt or command to cancel software standby mode. With a quartz oscillator (21A.4), select a wait time of 8ms (oscillation stabilization time) or more, depending on the operating frequency. With an external clock, there are no specific wait requirements.

Bit 6	Bit 5	Bit 4	Description
STS2	STS1	STS0	
0	0	0	Standby time = 8192 states
		1	Standby time = 16384 states
	1	0	Standby time = 32768 states
		1	Standby time = 65536 states
1	0	0	Standby time = 131072 states
		1	Standby time = 262144 states
	1	0	Reserved
		1	Standby time = 16 states

**Bit 3—Output Port Enable (OPE):** This bit specifies whether the output of the address bus control signals ( $\overline{AS}$ ,  $\overline{RD}$ ,  $\overline{HWR}$ ,  $\overline{LWR}$ ) is retained or set to high-impedance state in software standby mode.

Bit 3	Description
OPE	
0	In software standby mode, address bus and bus control signals are high-impedance.
1	In software standby mode, the output state of the address bus and bus control signals is retained.

**Bits 2 to 0—Reserved:** These bits always return 0 when read, and cannot be written to.

speed mode control.

SCKCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bit 7— $\phi$  Clock Output Disable (PSTOP):** In combination with the DDR of the applicable pin, this bit controls  $\phi$  output. See section 21A.8,  $\phi$  Clock Output Disable Function, for details.

Bit 7 PSTOP	Description			
	High-Speed Mode, Medium-Speed Mode	Sleep Mode	Software Standby Mode	Hardware Standby Mode
0	$\phi$ output (initial value)	$\phi$ output	Fixed high	High impedance
1	Fixed high	Fixed high	Fixed high	High impedance

**Bits 6 to 4—Reserved:** These bits are always read as 0 and cannot be modified.

**Bit 3—Frequency Multiplication Factor Switching Mode Select (STCS):** Selects the multiplication factor when the PLL circuit frequency multiplication factor is changed.

Bit 3 STCS	Description
0	Specified multiplication factor is valid after transition to software standby mode.
1	Specified multiplication factor is valid immediately after STC bits are rewritten.

**Bits 2 to 0—System clock select (SCK2 to SCK0):** These bits select the bus master clock in high-speed mode, and medium-speed mode.

### 21A.2.3 Low-Power Control Register (LPWRCR)

Bit	:	7	6	5	4	3	2	1
		DTON	LSON	NESEL	SUBSTP	RFCUT	—	STC
Initial value :		0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The LPWRCR is an 8-bit read/write register that controls the low power dissipation mode.

The LPWRCR is initialized to H'00 at a reset and when in hardware standby mode. It is initialized in software standby mode. The following describes bits 7 to 2. For details of the LPWRCR, see section 20.2.2, Low-Power Control Register (LPWRCR).

**Bits 7 to 4—Reserved:** Bits DTON, LSON, NESEL, and SUBSTP must always be written 0 in the H8S/2623 Group, as this version does not support subclock operation.

**Bit 3—Oscillation Circuit Feedback Resistance Control Bit (RFCUT):** This bit turns the internal feedback resistance of the main clock oscillation circuit ON/OFF.

#### Bit 3

RFCUT	Description
0	When the main clock is oscillating, sets the feedback resistance ON. When the clock is stopped, sets the feedback resistance OFF.
1	Sets the feedback resistance OFF.

**Bit 2—Reserved:** Only write 0 to this bit.

### MSTPCRB

Bit	:	7	6	5	4	3	2	1
		MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1
Initial value	:	1	1	1	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

### MSTPCRC

Bit	:	7	6	5	4	3	2	1
		MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1
Initial value	:	1	1	1	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MSTPCR, comprising three 8-bit readable/writable registers, performs module stop mo

MSTPCRA to MSTPCRC are initialized to H'3FFFFFF by a reset and in hardware stand  
They are not initialized in software standby mode.

**MSTPCRA/MSTPCRB/MSTPCRC Bits 7 to 0—Module Stop (MSTPA7 to MSTPA0, MSTPB7 to MSTPB0, MSTPC7 to MSTPC0, MSTPD7 and MSTPD6):** These bits  
module stop mode. See table 21A.3 for the method of selecting the on-chip peripheral f

#### MSTPCRA/MSTPCRB/ MSTPCRC Bits 7 to 0

**MSTPA7 to MSTPA0,  
MSTPB7 to MSTPB0,  
MSTPC7 to MSTPC0**

#### Description

0	Module stop mode is cleared (initial value of MSTPA7 and MS
1	Module stop mode is set (initial value of MSTPA5–0, MSTPB7– MSTPC7–0)

the bus master operating clock. For example, if  $\phi/4$  is selected as the operating clock, memory is accessed in 4 states, and internal I/O registers in 8 states.

Medium-speed mode is cleared by clearing all of bits SCK2 to SCK0 to 0. A transition from high-speed mode and medium-speed mode is cleared at the end of the current bus cycle.


If a SLEEP instruction is executed when the SSBY bit in SBYCR is cleared to 0, a transition is made to sleep mode. When sleep mode is cleared by an interrupt, medium-speed mode is restored.

When the SLEEP instruction is executed with the SSBY bit = 1, operation shifts to software standby mode. When software standby mode is cleared by an external interrupt, medium-speed mode is restored.

When the  $\overline{\text{RES}}$  pin is set low and medium-speed mode is cancelled, operation shifts to hardware standby mode. The same applies in the case of a reset caused by overflow of the watchdog timer.

When the  $\overline{\text{STBY}}$  pin is driven low, a transition is made to hardware standby mode.

Figure 21A.2 shows the timing for transition to and clearance of medium-speed mode.



**Figure 21A.2 Medium-Speed Mode Transition and Clearance Timing**

## 21A.4.2 Exiting Sleep Mode

Sleep mode is exited by any interrupt, or signals at the  $\overline{\text{RES}}$ , or  $\overline{\text{STBY}}$  pins.

**Exiting Sleep Mode by Interrupts:** When an interrupt occurs, sleep mode is exited and exception processing starts. Sleep mode is not exited if the interrupt is disabled, or interrupts other than NMI are masked by the CPU.

**Exiting Sleep Mode by  $\overline{\text{RES}}$  pin:** Setting the  $\overline{\text{RES}}$  pin level Low selects the reset state. A stipulated reset input duration, driving the  $\overline{\text{RES}}$  pin High starts the CPU performing reset exception processing.

**Exiting Sleep Mode by  $\overline{\text{STBY}}$  Pin:** When the  $\overline{\text{STBY}}$  pin level is driven Low, a transition is made to hardware standby mode.

## 21A.5 Module Stop Mode

### 21A.5.1 Module Stop Mode

Module stop mode can be set for individual on-chip supporting modules.

When the corresponding MSTP bit in MSTPCR is set to 1, module operation stops at the end of the bus cycle and a transition is made to module stop mode. The CPU continues operating independently.

Table 21A.3 shows MSTP bits and the corresponding on-chip supporting modules.

When the corresponding MSTP bit is cleared to 0, module stop mode is cleared and the module starts operating at the end of the bus cycle. In module stop mode, the internal states of modules other than the SCI, A/D converter and HCAN are retained.

After reset clearance, all modules other than DTC are in module stop mode.

	MSTPA5	16-bit timer/pulse unit (TPU)
	MSTPA4*	
	MSTPA3	Programmable pulse generator (PPG)
	MSTPA2*	
	MSTPA1	A/D converter
	MSTPA0*	
MSTPCRB	MSTPB7	Serial communication interface 0 (SCI0)
	MSTPB6	Serial communication interface 1 (SCI1)
	MSTPB5	Serial communication interface 2 (SCI2)
	MSTPB4*	
	MSTPB3*	
	MSTPB2*	
	MSTPB1*	
	MSTPB0*	
MSTPCRC	MSTPC7*	
	MSTPC6*	
	MSTPC5*	
	MSTPC4	PC break controller (PBC)
	MSTPC3	HCAN
	MSTPC2*	
	MSTPC1*	
	MSTPC0*	

Note: \* MSTPA7 is a readable/writable bit with an initial value of 0.  
MSTPA4, MSTPA2, MSTPA0, MSTPB4 to MSTPB0, MSTPC7 to MSTPC5,  
MSTPC2 to MSTPC0 are readable/writable bits with an initial value of 1 and  
always be written with 1.

module stop mode. Consequently, if module stop mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source or the DTC activation source. Interrupts should therefore be disabled before entering module stop mode.

**Writing to MSTPCR:** MSTPCR should only be written to by the CPU.

## 21A.6 Software Standby Mode

### 21A.6.1 Software Standby Mode

A transition is made to software standby mode when the SLEEP instruction is executed and SBYCR SSBY bit = 1. In this mode, the CPU, on-chip supporting modules, and oscillator stop. However, the contents of the CPU's internal registers, RAM data, and the states of on-chip supporting modules other than the SCI, A/D converter, HCAN and I/O ports, are retained. Whether the address bus and bus control signals are placed in the high-impedance state or the output state can be specified by the OPE bit in SBYCR.

In this mode the oscillator stops, and therefore power dissipation is significantly reduced.

### 21A.6.2 Clearing Software Standby Mode

Software standby mode is cleared by an external interrupt (NMI pin, or pins  $\overline{IRQ0}$  to  $\overline{IRQ5}$ ) or by means of the  $\overline{RES}$  pin or  $\overline{STBY}$  pin.

- Clearing with an interrupt

When an NMI or  $\overline{IRQ0}$  to  $\overline{IRQ5}$  interrupt request signal is input, clock oscillation stops. After the elapse of the time set in bits STS2 to STS0 in SYSCR, stable clocks are supplied to the entire chip, software standby mode is cleared, and interrupt exception handling resumes.

When clearing software standby mode with an  $\overline{IRQ0}$  to  $\overline{IRQ5}$  interrupt, set the corresponding interrupt enable bit to 1 and ensure that no interrupt with a higher priority than interrupts  $\overline{IRQ0}$  to  $\overline{IRQ5}$  is generated. Software standby mode cannot be cleared if the interrupt has been masked on the CPU side or has been designated as a DTC activation source.



### 21A.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby

Bits STS2 to STS0 in SBYCR should be set as described below.

**Using a Crystal Oscillator:** Set bits STS2 to STS0 so that the standby time is at least (oscillation stabilization time).

Table 21A.4 shows the standby times for different operating frequencies and settings of STS2 to STS0.

**Table 21A.4 Oscillation Stabilization Time Settings**


STS2	STS1	STS0	Standby Time	20 MHz	16 MHz	12 MHz	10 MHz	8 MHz	6 MHz
0	0	0	8192 states	0.41	0.51	0.68	0.8	1.0	1.3
		1	16384 states	0.82	1.0	1.3	1.6	2.0	2.7
	1	0	32768 states	1.6	2.0	2.7	3.3	4.1	5.5
		1	65536 states	3.3	4.1	5.5	6.6	8.2	10.9
1	0	0	131072 states	6.6	8.2	10.9	13.1	16.4	21.8
		1	262144 states	13.1	16.4	21.8	26.2	32.8	43.6
	1	0	Reserved	—	—	—	—	—	—
		1	16 states*	0.8	1.0	1.3	1.6	2.0	1.7

  : Recommended time setting

Note: \* Do not use this setting.

**Using an External Clock:** It is necessary to allow time for the PLL circuit to stabilize. the standby time should be set to a value of 2 ms or greater.

Software standby mode is then cleared at the rising edge on the NMI pin.



**Figure 21A.3 Software Standby Mode Application Example**

**Write Data Buffer Function:** The write data buffer function and software standby mode should not be used at the same time. When the write data buffer function is used, the WDBE bit in SYSCR should be cleared to 0 to cancel the write data buffer function before entering software standby mode. Also check that external writes have finished, by reading external addresses, etc. After executing a SLEEP instruction to enter software standby mode. See section 7.7, Write Data Buffer Function, for details of the write data buffer function.

## 21A.7 Hardware Standby Mode

### 21A.7.1 Hardware Standby Mode


When the  $\overline{\text{STBY}}$  pin is driven low, a transition is made to hardware standby mode from program execution state.

In hardware standby mode, all functions enter the reset state and stop operation, resulting in a significant reduction in power dissipation. As long as the prescribed voltage is supplied, on-chip RAM data is retained. I/O ports are set to the high-impedance state.

In order to retain on-chip RAM data, the RAME bit in SYSCR should be cleared to 0 before driving the  $\overline{\text{STBY}}$  pin low.

Do not change the state of the mode pins (MD2 to MD0) while the H8S/2623 Group is in hardware standby mode.

Hardware standby mode is cleared by means of the  $\overline{\text{STBY}}$  pin and the  $\overline{\text{RES}}$  pin. When the  $\overline{\text{STBY}}$  pin is driven high while the  $\overline{\text{RES}}$  pin is low, the reset state is set and clock oscillation is stopped. Ensure that the  $\overline{\text{RES}}$  pin is held low until the clock oscillator stabilizes (at least 8 ms—oscillation stabilization time—when using a crystal oscillator). When the  $\overline{\text{RES}}$  pin is driven high, a transition is made to the program execution state via the reset exception state.



**Figure 21A.4 Hardware Standby Mode Timing**

## 21A.8 $\phi$ Clock Output Disabling Function

Output of the  $\phi$  clock can be controlled by means of the PSTOP bit in SCKCR, and DD for the corresponding port. When the PSTOP bit is set to 1, the  $\phi$  clock stops at the end of the current cycle and  $\phi$  output goes high.  $\phi$  clock output is enabled when the PSTOP bit is cleared to 0. When the PSTOP bit for the corresponding port is cleared to 0,  $\phi$  clock output is disabled and input port mode is set to high impedance. Table 21A.5 shows the state of the  $\phi$  pin in each processing state.

**Table 21A.5  $\phi$  Pin State in Each Processing State**

DDR	0	1	1
PSTOP	—	0	1
Hardware standby mode	High impedance	High impedance	High impedance
Software standby	High impedance	Fixed high	Fixed high
Sleep mode	High impedance	$\phi$ output	Fixed high
High-speed mode, medium-speed mode	High impedance	$\phi$ output	Fixed high

Low-power operation can be achieved by individually controlling the CPU, on-chip modules, and so on.

The H8S/2626 operating modes are as follows:

- (1) High-speed mode
- (2) Medium-speed mode
- (3) Subactive mode\*
- (4) Sleep mode
- (5) Subsleep mode\*
- (6) Watch mode\*
- (7) Module stop mode
- (8) Software standby mode
- (9) Hardware standby mode

(2) to (9) are power-down modes. Sleep mode and sub-sleep mode are CPU states, module stop mode is a CPU and bus master state, sub-active mode is a CPU and bus master and internal peripheral function state, and module stop mode is an internal peripheral function (internal bus masters other than the CPU) state. Some of these states can be combined.

After a reset, the LSI is in high-speed mode with modules other than the DTC in module stop mode.

Note: \* Subclock functions are available in the H8S/2626 Group.  
See section 20.7, Subclock Oscillator (H8S/2626 Group Only), for the method of setting pins OSC1 and OSC2 when not used.

Table 21B.1 shows the internal state of the LSI in the respective modes. Table 21B.2 shows the conditions for shifting between the power-down modes.


Figure 21B.1 is a mode transition diagram.

External interrupts	NMI IRQ0–IRQ5	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing
Peripheral functions	WDT1	Function- ing	Function- ing	Function- ing	—	Subclock operation	Subclock operation	Subclock operation	Halted (retained)	
	WDT0	Function- ing	Function- ing	Function- ing	—	Halted (retained)	Subclock operation	Subclock operation	Halted (retained)	
	DTC	Function- ing	Medium- speed operation	Function- ing	Halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)	
	TPU	Function- ing	Function- ing (PBC medium- speed operation)	Function- ing	Halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)
	PBC									
	PPG									
	D/A2, 3									
	SCI0	Function- ing	Function- ing	Function- ing	Halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)	
	SCI1									
	SCI2									
PWM										
A/D										
RAM	Function- ing	Function- ing	Function- ing (DTC)	Function- ing	Retained	Function- ing	Retained	Retained	Retained	
I/O	Function- ing	Function- ing	Function- ing	Function- ing	Retained	Function- ing	Retained	Retained	Retained	
HCAN	Function- ing	Function- ing*	Function- ing	Halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)	

Notes: “Halted (retained)” means that internal register values are retained. The internal “operation suspended.”

“Halted (reset)” means that internal register values and internal states are initialized. In module stop mode, only modules for which a stop setting has been made are (reset or retained).

\* Note, however, that registers cannot be read or written to.



Notes: When a transition is made between modes by means of an interrupt, the transition cannot be on interrupt source generation alone. Ensure that interrupt handling is performed after accepting interrupt request.

From any state except hardware standby mode, a transition to the reset state occurs when  $\overline{STBY}$  driven Low.

From any state, a transition to hardware standby mode occurs when  $\overline{STBY}$  is driven low.

Always select high-speed mode before making a transition to watch mode or sub-active mode.

1. NMI, IRQ0 to IRQ5, and WDT1 interrupts
2. NMI, IRQ0 to IRQ5, WDT0 interrupts, and WDT1 interrupt.
3. NMI and IRQ0 to IRQ5

**Figure 21B.1 Mode Transition Diagram**

	1	0	1	*	—	—
	1	1	0	0	Watch	High-speed
	1	1	1	0	Watch	Sub-active
	1	1	0	1	—	—
	1	1	1	1	Sub-active	—
Sub-active	0	0	*	*	—	—
	0	1	0	*	—	—
	0	1	1	*	Sub-sleep	Sub-active
	1	0	*	*	—	—
	1	1	0	0	Watch	High-speed
	1	1	1	0	Watch	Sub-active
	1	1	0	1	High-speed	—
	1	1	1	1	—	—

Legend:

—: Do not set.

\*: Don't care



System clock control register	SCKCR	R/W	H'00	H
Low-power control register	LPWRCR	R/W	H'00	H
Timer control/status register	TCSR	R/W	H'00	H
Module stop control register A, B, C	MSTPCRA	R/W	H'3F	H
	MSTPCRB	R/W	H'FF	H
	MSTPCRC	R/W	H'FF	H

Note: \* Lower 16 bits of the address.

## 21B.2 Register Descriptions

### 21B.2.1 Standby Control Register (SBYCR)

Bit	:	7	6	5	4	3	2	1
		SSBY	STS2	STS1	STS0	OPE	—	—
Initial value	:	0	0	0	0	1	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	—	—

SBYCR is an 8-bit readable/writable register that performs power-down mode control.

SBYCR is initialized to H'08 by a reset and in hardware standby mode. It is not initialized in software standby mode.

0	Shifts to sleep mode when the SLEEP instruction is executed in high-speed mode or medium-speed mode. Shifts to sub-sleep mode when the SLEEP instruction is executed in sub-active mode.	(In
1	Shifts to software standby mode, sub-active mode, and watch mode when the SLEEP instruction is executed in high-speed mode or medium-speed mode. Shifts to watch mode or high-speed mode when the SLEEP instruction is executed in sub-active mode.	

**Bits 6 to 4—Standby Timer Select 2 to 0 (STS2 to STS0):** These bits select the MCU wait time for clock stabilization when shifting to high-speed mode or medium-speed mode by using a specific interrupt or command to cancel software standby mode, watch mode, or sub-active mode. With a quartz oscillator (table 21B.5), select a wait time of 8ms (oscillation stabilization time) or more, depending on the operating frequency. With an external clock, there are no specific requirements.

Bit 6	Bit 5	Bit 4	Description
STS2	STS1	STS0	
0	0	0	Standby time = 8192 states
		1	Standby time = 16384 states
	1	0	Standby time = 32768 states
		1	Standby time = 65536 states
1	0	0	Standby time = 131072 states
		1	Standby time = 262144 states
	1	0	Reserved
		1	Standby time = 16 states

**Bits 2 to 0—Reserved:** These bits always return 0 when read, and cannot be written to.

### 21B.2.2 System Clock Control Register (SCKCR)

Bit	:	7	6	5	4	3	2	1
		PSTOP	—	—	—	STCS	SCK2	SCK1
Initial value	:	0	0	0	0	0	0	0
R/W	:	R/W	—	—	—	R/W	R/W	R/W

SCKCR is an 8-bit readable/writable register that performs  $\phi$  clock output control and speed mode control.

SCKCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bit 7— $\phi$  Clock Output Disable (PSTOP):** In combination with the DDR of the applicable pin, this bit controls  $\phi$  output. See section 21B.12,  $\phi$  Clock Output Disabling Function, for details.

		Description			
Bit 7	PSTOP	High-Speed Mode, Medium-Speed Mode, Sub-Active Mode	Sleep Mode, Sub-Sleep Mode	Software Standby Mode, Watch Mode, Direct Transition	Hardware Standby Mode
0		$\phi$ output (initial value)	$\phi$ output	Fixed high	High impedance
1		Fixed high	Fixed high	Fixed high	High impedance

**Bits 6 to 4—Reserved:** These bits are always read as 0 and cannot be modified.

**Bits 2 to 0—System clock select (SCK2 to SCK0):** These bits select the bus master clock in high-speed mode, medium-speed mode, and sub-active mode.

Set SCK2 to SCK0 all to 0 when shifting to operation in watch mode or sub-active mode.

Bit 2	Bit 1	Bit 0	Description
SCK2	SCK1	SCK0	
0	0	0	Bus master in high-speed mode
		1	Medium-speed clock is $\phi/2$
	1	0	Medium-speed clock is $\phi/4$
		1	Medium-speed clock is $\phi/8$
1	0	0	Medium-speed clock is $\phi/16$
		1	Medium-speed clock is $\phi/32$
	1	—	—

### 21B.2.3 Low-Power Control Register (LPWRCR)

Bit	:	7	6	5	4	3	2	1
		DTON	LSON	NESEL	SUBSTP	RFCUT	—	STC1
Initial value	:	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The LPWRCR is an 8-bit read/write register that controls the low power dissipation mode.

The LPWRCR is initialized to H'00 at a reset and when in hardware standby mode. It is also initialized in software standby mode. The following describes bits 7 to 2. For details of the register, see section 20.2.2, Low-Power Control Register (LPWRCR).

- 0 • When the SLEEP instruction is executed in high-speed mode or medium-speed mode, operation shifts to sleep mode, software standby mode, or watch mode.
- When the SLEEP instruction is executed in sub-active mode, operation shifts to sub-sleep mode or watch mode. (If

- 1 • When the SLEEP instruction is executed in high-speed mode or medium-speed mode, operation shifts directly to sub-active mode\*, or shifts to sleep mode or software standby mode.
- When the SLEEP instruction is executed in sub-active mode, operation shifts to high-speed mode, or shifts to sub-sleep mode.

Note: \* Always set high-speed mode when shifting to watch mode or sub-active mode.

**Bit 6—Low-Speed ON Flag (LSON):** When shifting to low power dissipation mode with the SLEEP instruction, this bit specifies the operating mode, in combination with other bits. This bit also controls whether to shift to high-speed mode or sub-active mode when watch mode is cancelled.

### Bit 6

LSON	Description
------	-------------

- |   |  |
|---|--|
| 0 | <ul style="list-style-type: none"> <li>• When the SLEEP instruction is executed in high-speed mode or medium-speed mode, operation shifts to sleep mode, software standby mode, or watch mode.</li> <li>• When the SLEEP instruction is executed in sub-active mode, operation shifts to watch mode or shifts directly to high-speed mode.</li> <li>• Operation shifts to high-speed mode when watch mode is cancelled.</li> </ul> |
| 1 | <ul style="list-style-type: none"> <li>• When the SLEEP instruction is executed in high-speed mode, operation shifts to watch mode or sub-active mode.</li> <li>• When the SLEEP instruction is executed in sub-active mode, operation shifts to sleep mode or watch mode.</li> <li>• Operation shifts to sub-active mode when watch mode is cancelled.</li> </ul>   |

Note: \* Always set high-speed mode when shifting to watch mode or sub-active mode.

**Bit 4—Subclock enable (SUBSTP):** This bit enables/disables subclock generation.

**Bit 4**

**SUBSTP Description**

0	Enables subclock generation	(In
1	Disables subclock generation	

**Bit 3—Oscillation Circuit Feedback Resistance Control Bit (RFCUT):** This bit turns on/off the internal feedback resistance of the main clock oscillation circuit ON/OFF.

**Bit 3**

**RFCUT Description**

0	When the main clock is oscillating, sets the feedback resistance ON. When the main clock is stopped, sets the feedback resistance OFF.	(In
1	Sets the feedback resistance OFF.	

**Bit 2—Reserved:** Only write 0 to this bit.

TCSR is an 8-bit read/write register that selects the clock input to WDT1 TCNT and t

Here, we describe bit 4. For details of the other bits in this register, see section 12.2.2, Control/Status Register (TCSR).

The TCSR is initialized to H'00 at a reset and when in hardware standby mode. It is no in software standby mode.

**Bit 4—Prescaler select (PSS):** This bit selects the clock source input to WDT1 TCNT.

It also controls operation when shifting low power dissipation modes. The operating m selected after the SLEEP instruction is executed is determined in combination with oth bits.

For details, see the description for clock selection in section 12.2.2, Timer Control/Sta (TCSR), and this section.

#### Bit 4

PSS	Description
0	<ul style="list-style-type: none"><li>TCNT counts the divided clock from the <math>\phi</math>-based prescaler (PSM).</li><li>When the SLEEP instruction is executed in high-speed mode or medium mode, operation shifts to sleep mode or software standby mode.</li></ul>
1	<ul style="list-style-type: none"><li>TCNT counts the divided clock from the <math>\phi</math>subclock-based prescaler (PSS).</li><li>When the SLEEP instruction is executed in high-speed mode or medium mode, operation shifts to sleep mode, watch mode*, or sub-active mode*.</li><li>When the SLEEP instruction is executed in sub-active mode*, operation shifts to sub-sleep mode*, watch mode*, or high-speed mode.</li></ul>

Note: \* Always set high-speed mode when shifting to watch mode or sub-active mode.

### MSTPCRB

Bit	:	7	6	5	4	3	2	1
		MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1
Initial value	:	1	1	1	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

### MSTPCRC

Bit	:	7	6	5	4	3	2	1
		MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1
Initial value	:	1	1	1	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MSTPCR, comprising three 8-bit readable/writable registers, performs module stop mode

MSTPCRA to MSTPCRC are initialized to H'3FFFFFF by a reset and in hardware standby mode. They are not initialized in software standby mode.

**MSTPCRA/MSTPCRB/MSTPCRC Bits 7 to 0—Module Stop (MSTPA7 to MSTPA0, MSTPB7 to MSTPB0, MSTPC7 to MSTPC0):** These bits specify module stop mode. Refer to Section 21B.4 for the method of selecting the on-chip peripheral functions.

#### MSTPCRA/MSTPCRB/ MSTPCRC Bits 7 to 0

**MSTPA7 to MSTPA0,  
MSTPB7 to MSTPB0,  
MSTPC7 to MSTPC0**

	Description
0	Module stop mode is cleared (initial value of MSTPA7 and MSTPB7–MSTPC7–0)
1	Module stop mode is set (initial value of MSTPA5–0, MSTPB7–MSTPC7–0)



the bus master operating clock. For example, if  $\phi/4$  is selected as the operating clock, memory is accessed in 4 states, and internal I/O registers in 8 states.

Medium-speed mode is cleared by clearing all of bits SCK2 to SCK0 to 0. A transition from high-speed mode and medium-speed mode is cleared at the end of the current bus cycle.


If a SLEEP instruction is executed when the SSBY bit in SBYCR is cleared to 0, and LPWRCR is cleared to 0, a transition is made to sleep mode. When sleep mode is cleared by an interrupt, medium-speed mode is restored.

When the SLEEP instruction is executed with the SSBY bit = 1, LPWRCR LSON bit = 1, and TCSR (WDT1) PSS bit = 0, operation shifts to the software standby mode. When software standby mode is cleared by an external interrupt, medium-speed mode is restored.

When the  $\overline{\text{RES}}$  pin is set low and medium-speed mode is cancelled, operation shifts to reset state. The same applies in the case of a reset caused by overflow of the watchdog timer.

When the  $\overline{\text{STBY}}$  pin is driven low, a transition is made to hardware standby mode.

Figure 21B.2 shows the timing for transition to and clearance of medium-speed mode.



**Figure 21B.2 Medium-Speed Mode Transition and Clearance Timing**

## 21B.4.2 Exiting Sleep Mode

Sleep mode is exited by any interrupt, or signals at the  $\overline{\text{RES}}$ , or  $\overline{\text{STBY}}$  pins.

**Exiting Sleep Mode by Interrupts:** When an interrupt occurs, sleep mode is exited and exception processing starts. Sleep mode is not exited if the interrupt is disabled, or interrupts other than NMI are masked by the CPU.

**Exiting Sleep Mode by  $\overline{\text{RES}}$  pin:** Setting the  $\overline{\text{RES}}$  pin level Low selects the reset state. A stipulated reset input duration, driving the  $\overline{\text{RES}}$  pin High starts the CPU performing reset exception processing.

**Exiting Sleep Mode by  $\overline{\text{STBY}}$  Pin:** When the  $\overline{\text{STBY}}$  pin level is driven Low, a transition is made to hardware standby mode.

## 21B.5 Module Stop Mode

### 21B.5.1 Module Stop Mode

Module stop mode can be set for individual on-chip supporting modules.

When the corresponding MSTP bit in MSTPCR is set to 1, module operation stops at the end of the bus cycle and a transition is made to module stop mode. The CPU continues operating independently.

Table 21B.4 shows MSTP bits and the corresponding on-chip supporting modules.

When the corresponding MSTP bit is cleared to 0, module stop mode is cleared and the module starts operating at the end of the bus cycle. In module stop mode, the internal states of modules other than the SCI, A/D converter and HCAN are retained.

After reset clearance, all modules other than DTC are in module stop mode.

	MSTPA5	16-bit timer/pulse unit (TPU)
	MSTPA4*	
	MSTPA3	Programmable pulse generator (PPG)
	MSTPA2*	
	MSTPA1	A/D converter
	MSTPA0*	
MSTPCRB	MSTPB7	Serial communication interface 0 (SCI0)
	MSTPB6	Serial communication interface 1 (SCI1)
	MSTPB5	Serial communication interface 2 (SCI2)
	MSTPB4*	
	MSTPB3*	
	MSTPB2*	
	MSTPB1*	
	MSTPB0*	
MSTPCRC	MSTPC7*	
	MSTPC6*	
	MSTPC5	D/A converter (channels 2, 3)
	MSTPC4	PC break controller (PBC)
	MSTPC3	HCAN
	MSTPC2*	
	MSTPC1*	
	MSTPC0*	

Note: \* MSTPA7 is a readable/writable bit with an initial value of 0.  
MSTPA4, MSTPA2, MSTPA0, MSTPB4 to MSTPB0, MSTPC7 to MSTPC4,  
MSTPC2 to MSTPC0 are readable/writable bits with an initial value of 1 and  
always be written with 1.

module stop mode. Consequently, if module stop mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source or the DTC activation. Interrupts should therefore be disabled before entering module stop mode.

**Writing to MSTPCR:** MSTPCR should only be written to by the CPU.

## 21B.6 Software Standby Mode

### 21B.6.1 Software Standby Mode

A transition is made to software standby mode when the SLEEP instruction is executed with SBYCR SSBY bit = 1 and the LPWRCR LSON bit = 0, and the TCSR (WDT1) PSS bit = 0. In this mode, the CPU, on-chip supporting modules, and oscillator all stop. However, the CPU's internal registers, RAM data, and the states of on-chip supporting modules such as the SCI, A/D converter, HCAN and I/O ports, are retained. Whether the address bus and control signals are placed in the high-impedance state or retain the output state can be set by the OPE bit in SBYCR.

In this mode the oscillator stops, and therefore power dissipation is significantly reduced.

### 21B.6.2 Clearing Software Standby Mode

Software standby mode is cleared by an external interrupt (NMI pin, or pins  $\overline{\text{IRQ0}}$  to  $\overline{\text{IRQ5}}$ ) or by means of the  $\overline{\text{RES}}$  pin or  $\overline{\text{STBY}}$  pin.

- Clearing with an interrupt

When an NMI or IRQ0 to IRQ5 interrupt request signal is input, clock oscillation stops. After the elapse of the time set in bits STS2 to STS0 in SYSCR, stable clocks are supplied to the entire chip, software standby mode is cleared, and interrupt exception handling resumes.

When clearing software standby mode with an IRQ0 to IRQ5 interrupt, set the corresponding interrupt enable bit to 1 and ensure that no interrupt with a higher priority than interrupts IRQ0 to IRQ5 is pending.

- Clearing with the  $\overline{\text{STBY}}$  pin

When the  $\overline{\text{STBY}}$  pin is driven Low, a transition is made to hardware standby mode.

### 21B.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby

Bits STS2 to STS0 in SBYCR should be set as described below.

**Using a Crystal Oscillator:** Set bits STS2 to STS0 so that the standby time is at least (oscillation stabilization time).

Table 21B.5 shows the standby times for different operating frequencies and settings of STS2 to STS0.

**Table 21B.5 Oscillation Stabilization Time Settings**


STS2	STS1	STS0	Standby Time	20 MHz	16 MHz	12 MHz	10 MHz	8 MHz	6 MHz
0	0	0	8192 states	0.41	0.51	0.68	0.8	1.0	1.3
		1	16384 states	0.82	1.0	1.3	1.6	2.0	2.7
	1	0	32768 states	1.6	2.0	2.7	3.3	4.1	5.5
		1	65536 states	3.3	4.1	5.5	6.6	8.2	10.9
1	0	0	131072 states	6.6	8.2	10.9	13.1	16.4	21.8
		1	262144 states	13.1	16.4	21.8	26.2	32.8	43.6
	1	0	Reserved	—	—	—	—	—	—
		1	16 states*	0.8	1.0	1.3	1.6	2.0	1.7

  : Recommended time setting

Note: \* Do not use this setting.

**Using an External Clock:** It is necessary to allow time for the PLL circuit to stabilize. The standby time should be set to a value of 2 ms or greater.

Software standby mode is then cleared at the rising edge on the NMI pin.



**Figure 21B.3 Software Standby Mode Application Example**

**Write Data Buffer Function:** The write data buffer function and software standby mode should not be used at the same time. When the write data buffer function is used, the WDBE bit in SYSCR should be cleared to 0 to cancel the write data buffer function before entering software standby mode. Also check that external writes have finished, by reading external addresses, etc. After executing a SLEEP instruction to enter software standby mode. See section 7.7, Write Data Buffer Function, for details of the write data buffer function.

## 21B.7 Hardware Standby Mode

### 21B.7.1 Hardware Standby Mode


When the  $\overline{\text{STBY}}$  pin is driven low, a transition is made to hardware standby mode from program execution state.

In hardware standby mode, all functions enter the reset state and stop operation, resulting in a significant reduction in power dissipation. As long as the prescribed voltage is supplied, on-chip RAM data is retained. I/O ports are set to the high-impedance state.

In order to retain on-chip RAM data, the RAME bit in SYSCR should be cleared to 0 before driving the  $\overline{\text{STBY}}$  pin low.

Do not change the state of the mode pins (MD2 to MD0) while the H8S/2626 Group is in hardware standby mode.

Hardware standby mode is cleared by means of the  $\overline{\text{STBY}}$  pin and the  $\overline{\text{RES}}$  pin. When the  $\overline{\text{STBY}}$  pin is driven high while the  $\overline{\text{RES}}$  pin is low, the reset state is set and clock oscillation is stopped. Ensure that the  $\overline{\text{RES}}$  pin is held low until the clock oscillator stabilizes (at least 8 ms—oscillation stabilization time—when using a crystal oscillator). When the  $\overline{\text{RES}}$  pin is driven high, a transition is made to the program execution state via the reset exception state.



**Figure 21B.4 Hardware Standby Mode Timing**

## 21B.8 Watch Mode

### 21B.8.1 Watch Mode

CPU operation makes a transition to watch mode when the SLEEP instruction is executed in sleep mode or sub-active mode with SBYCR SSBY=1, LPWRCR DTON = 0, and TC (WDT1) PSS = 1.

In watch mode, the CPU is stopped and supporting modules other than WDT1 are also stopped. The contents of the CPU internal registers, the data in internal RAM, and the statuses of internal supporting modules (excluding the SCI, ADC, HCAN) and I/O ports are retained.



= 1. When a transition is made to high-speed mode, a stable clock is supplied to all LS and interrupt exception processing starts after the time set in SBYCR STS2 to STS0 h. In the case of IRQ0 to IRQ5 interrupts, no transition is made from watch mode if the corresponding enable bit has been cleared to 0, and, in the case of interrupts from the supporting modules, the interrupt enable register has been set to disable the reception of an interrupt, or is masked by the CPU.

See section 21B.6.3, Setting Oscillation Stabilization Time after Clearing Software Standby Mode for how to set the oscillation stabilization time when making a transition from watch mode to high-speed mode.

### **(2) Exiting Watch Mode by $\overline{\text{RES}}$ pins**

For exiting watch mode by the  $\overline{\text{RES}}$  pins, see, Clearing with the  $\overline{\text{RES}}$  pins in section 21B.8.2, Clearing Software Standby Mode.

### **(3) Exiting Watch Mode by $\overline{\text{STBY}}$ pin**

When the  $\overline{\text{STBY}}$  pin level is driven Low, a transition is made to hardware standby mode.

## **21B.8.3 Notes**

### **(1) I/O Port Status**

The status of the I/O ports is retained in watch mode. Also, when the OPE bit is set to 1, the address bus and bus control signals continue to be output. Therefore, when a High level is output, the current consumption is not diminished by the amount of current to support the High level output.

### **(2) Current Consumption when Waiting for Oscillation Stabilization**

The current consumption increases during stabilization of oscillation.

also stopped. The contents of the CPUs internal registers, the data in internal RAM, and the statuses of the internal supporting modules (excluding the SCI, ADC, HCAN) and I/O are retained.

### 21B.9.2 Exiting Sub-Sleep Mode

Sub-sleep mode is exited by an interrupt (interrupts from internal supporting modules,  $\overline{\text{IRQ0}}$  to  $\overline{\text{IRQ5}}$ ), or signals at the  $\overline{\text{RES}}$  or  $\overline{\text{STBY}}$  pins.

#### (1) Exiting Sub-Sleep Mode by Interrupts

When an interrupt occurs, sub-sleep mode is exited and interrupt exception processing

In the case of  $\overline{\text{IRQ0}}$  to  $\overline{\text{IRQ5}}$  interrupts, sub-sleep mode is not cancelled if the corresponding enable bit has been cleared to 0, and, in the case of interrupts from the internal supporting modules, the interrupt enable register has been set to disable the reception of that interrupt masked by the CPU.

#### (2) Exiting Sub-Sleep Mode by $\overline{\text{RES}}$

For exiting sub-sleep mode by the  $\overline{\text{RES}}$  pins, see, Clearing with the  $\overline{\text{RES}}$  pins in section Clearing Software Standby Mode.

#### (3) Exiting Sub-Sleep Mode by $\overline{\text{STBY}}$ Pin

When the  $\overline{\text{STBY}}$  pin level is driven Low, a transition is made to hardware standby mode

is made to sub-active mode.

In sub-active mode, the CPU operates at low speed on the subclock, and the program is executed step by step. Supporting modules other than WDT0, and WDT1 are also stopped.

When operating the CPU in sub-active mode, the SCKCR SCK2 to SCK0 bits must be set to 0.

### 21B.10.2 Exiting Sub-Active Mode

Sub-active mode is exited by the SLEEP instruction or the  $\overline{\text{RES}}$  or  $\overline{\text{STBY}}$  pins.

#### (1) Exiting Sub-Active Mode by SLEEP Instruction

When the SLEEP instruction is executed with the SBYCR SSBY bit = 1, LPWRCR DLPSON bit = 0, and TCSR (WDT1) PSS bit = 1, the CPU exits sub-active mode and a transition is made to watch mode. When the SLEEP instruction is executed with the SBYCR SSBY bit = 0, LPWRCR DLPSON bit = 1, and TCSR (WDT1) PSS bit = 1, a transition is made to sub-sleep mode. When the SLEEP instruction is executed with the SBYCR SSBY bit = 1, LPWRCR DLPSON bit = 0, and TCSR (WDT1) PSS bit = 1, a direct transition is made to high-speed mode (SCK0 to SCK2 all 0).

See section 21B.11, Direct Transitions, for details of direct transitions.

#### (2) Exiting Sub-Active Mode by $\overline{\text{RES}}$ Pins

For exiting sub-active mode by the  $\overline{\text{RES}}$  pins, see, Clearing with the  $\overline{\text{RES}}$  pins in section 21B.10.1, Clearing Software Standby Mode.

#### (3) Exiting Sub-Active Mode by $\overline{\text{STBY}}$ Pin

When the  $\overline{\text{STBY}}$  pin level is driven Low, a transition is made to hardware standby mode.

transition interrupt exception processing starts.

### (1) Direct Transitions from High-Speed Mode to Sub-Active Mode

Execute the SLEEP instruction in high-speed mode when the SBYCR SSBY bit = 1, LPSON bit = 1, and DTON bit = 1, and TSCR (WDT1) PSS bit = 1 to make a transition to sub-active mode.

### (2) Direct Transitions from Sub-Active Mode to High-Speed Mode

Execute the SLEEP instruction in sub-active mode when the SBYCR SSBY bit = 1, LPSON bit = 0, and DTON bit = 1, and TSCR (WDT1) PSS bit = 1 to make a direct transition to high-speed mode after the time set in SBYCR STS2 to STS0 has elapsed.

## 21B.12 $\phi$ Clock Output Disabling Function

Output of the  $\phi$  clock can be controlled by means of the PSTOP bit in SCKCR, and DDPCORR bit in the corresponding port. When the PSTOP bit is set to 1, the  $\phi$  clock stops at the end of the current cycle and  $\phi$  output goes high.  $\phi$  clock output is enabled when the PSTOP bit is cleared to 0. When the DDPCORR bit for the corresponding port is cleared to 0,  $\phi$  clock output is disabled and input port mode is set to input mode. Table 21B.6 shows the state of the  $\phi$  pin in each processing state.

**Table 21B.6  $\phi$  Pin State in Each Processing State**

DDR	0	1	1
PSTOP	—	0	1
Hardware standby mode	High impedance	High impedance	High impedance
Software standby mode, watch mode, and direct transition	High impedance	Fixed high	Fixed high
Sleep mode and subsleep mode	High impedance	$\phi$ output	Fixed high
High-speed mode, medium-speed mode, and subactive mode	High impedance	$\phi$ output	Fixed high

module stop mode has been cleared and high-speed mode or medium-speed mode entered.

2. The on-chip peripheral modules (DTC and TPU) which halt operation in sub-active mode cannot clear an interrupt in sub-active mode. Therefore, if a transition is made to sleep mode while an interrupt is requested, the CPU interrupt source cannot be cleared. Clear all interrupts of each on-chip peripheral module before executing a SLEEP instruction in sub-active mode or watch mode.



Item	Symbol	Value
Power supply voltage	$V_{CC}$	-0.3 to +4.3
	$PLL V_{CC}$	
	$PV_{CC1-4}$	-0.3 to +7.0
Input voltage (XTAL, EXTAL, OSC1, OSC2)	$V_{in}$	-0.3 to $V_{CC} + 0.3$
Input voltage (ports 4 and 9)	$V_{in}$	-0.3 to $AV_{CC} + 0.3$
Input voltage (except ports 4 and 9)	$V_{in}$	-0.3 to $PV_{CC} + 0.3$
Reference voltage	$V_{ref}$	-0.3 to $AV_{CC} + 0.3$
Analog power supply voltage	$AV_{CC}$	-0.3 to +7.0
Analog input voltage	$V_{AN}$	-0.3 to $AV_{CC} + 0.3$
Operating temperature	$T_{opr}$	Regular specifications: -20 to +75
		Wide-range specifications: -40 to +85
Storage temperature	$T_{stg}$	-55 to +125

Caution: Permanent damage to the chip may result if absolute maximum ratings are exceeded.

Item		Symbol	Min	Typ	Max	Unit	Te Co	
Schmitt trigger input voltage	$\overline{\text{IRQ0}}$ to $\overline{\text{IRQ5}}$	$V_T^-$	$PV_{CC} \times 0.2$	—	—	V		
		$V_T^+$	—	—	$PV_{CC} \times 0.7$	V		
		$V_T^+ - V_T^-$	$PV_{CC} \times 0.05$	—	—	V		
Input high voltage	$\overline{\text{RES}}$ , $\overline{\text{STBY}}$ , NMI, MD2 to MD0, FWE	$V_{IH}$	$PV_{CC} \times 0.9$	—	$PV_{CC} + 0.3$	V		
			EXTAL, OSC1	$V_{CC} \times 0.7$	—	$V_{CC} + 0.3$	V	
			Ports 1, A to F, HRxD	$PV_{CC} \times 0.7$	—	$PV_{CC} + 0.3$	V	
			Port 4 and 9	$AV_{CC} \times 0.7$	—	$AV_{CC} + 0.3$	V	
Input low voltage	$\overline{\text{RES}}$ , $\overline{\text{STBY}}$ , NMI, MD2 to MD0, FWE	$V_{IL}$	—0.3	—	$PV_{CC} \times 0.1$	V		
			EXTAL, OSC1	—0.3	—	$V_{CC} \times 0.2$	V	
			Ports 1, A to F, HRxD	—0.3	—	$PV_{CC} \times 0.2$	V	
			Ports 4 and 9	—0.3	—	$AV_{CC} \times 0.2$	V	
Output high voltage	All output pins	$V_{OH}$	$PV_{CC} - 0.5$	—	—	V	$I_{OH}$	
			$PV_{CC} - 1.0$	—	—	V	$I_{OH}$	
Output low voltage	All output pins	$V_{OL}$	—	—	0.4	V	$I_{OL}$	
Input leakage current	$\overline{\text{RES}}$	$ I_{in} $	—	—	1.0	$\mu\text{A}$	$V_I$	
	$\overline{\text{STBY}}$ , NMI, HRxD, MD2 to MD0, FWE		—	—	1.0	$\mu\text{A}$	$P_I$	
	Ports 4 and 9		—	—	1.0	$\mu\text{A}$	$V_I$ A'	



capacitance	NMI	—	—	30	pF		
	All input pins except $\overline{\text{RES}}$ and NMI	—	—	15	pF		
Current dissipation* <sup>2</sup>	Normal operation	$I_{\text{CC}}^{*4}$	—	55 $V_{\text{CC}} = 3.3 \text{ V}$	65 $V_{\text{CC}} = 3.6 \text{ V}$	mA	
	Sleep mode		—	40 $V_{\text{CC}} = 3.3 \text{ V}$	50 $V_{\text{CC}} = 3.6 \text{ V}$	mA	
	All modules stopped		—	40	—	mA	
	Medium-speed mode ( $\phi/32$ )		—	30	—	mA	
	Subactive mode		—	90 $V_{\text{CC}} = 3.3 \text{ V}$	200	$\mu\text{A}$	
	Subsleep mode		—	60 $V_{\text{CC}} = 3.3 \text{ V}$	120	$\mu\text{A}$	
	Watch mode		—	12 $V_{\text{CC}} = 3.3 \text{ V}$	30	$\mu\text{A}$	
	Standby mode* <sup>3</sup>			—	2.0	5.0	$\mu\text{A}$
				—	—	20	$\mu\text{A}$

Analog power supply current	During A/D and D/A conversion	$I_{CC}$	—	1.0	2.0	mA	$V_{ref}$
	Idle		—	—	5.0	$\mu$ A	
Reference power supply current	During A/D and D/A conversion	$I_{CC}$	—	2.5	4.0	mA	$V_{ref}$
	Idle		—	—	5.0	$\mu$ A	
RAM standby voltage		$V_{RAM}$	2.0	—	—	V	

- Notes:
1. If the A/D and D/A converter is not used, do not leave the  $AV_{CC}$ ,  $V_{ref}$ , and  $AV_{ref}$  open. Apply a voltage between 4.5 V and 5.5 V to the  $AV_{CC}$  and  $V_{ref}$  pins by them to  $PV_{CC}$ , for instance. Set  $V_{ref} \leq AV_{CC}$ .
  2. Current dissipation values are for  $V_{IH} = V_{CC}$  (EXTAL, OSC1),  $AV_{CC}$  (ports 4 and  $PV_{CC}$  (other), and  $V_{IL} = 0$  V, with all output pins unloaded and the on-chip MOS transistors in the off state.
  3. The values are for  $V_{RAM} \leq PV_{CC} < 3.0$  V,  $V_{IH} \text{ min} = V_{CC} - 0.1$  V, and  $V_{IL} \text{ max} = 0$  V.
  4.  $I_{CC}$  depends on  $V_{CC}$  and  $f$  as follows:  
 $I_{CC} \text{ max} = 8.0 \text{ (mA)} + 0.8 \text{ (mA/(MHz} \times \text{V))} \times V_{CC} \times f$  (normal operation)  
 $I_{CC} \text{ max} = 8.0 \text{ (mA)} + 0.58 \text{ (mA/(MHz} \times \text{V))} \times V_{CC} \times f$  (sleep mode)
  5. Applies to the mask ROM version only.

Permissible output low current (total)	Total of all output pins	$PV_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$\sum I_{OL}$	—	—	1
Permissible output high current (per pin)	All output pins	$PV_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$-I_{OH}$	—	—	2
Permissible output high current (total)	Total of all output pins	$PV_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$\sum -I_{OH}$	—	—	3

Note: \* To protect chip reliability, do not exceed the output current values in table 2

## 22.3 AC Characteristics

Figure 22.1 show, the test conditions for the AC characteristics.






Figure 22.1 Output Load Circuit

Item	Symbol	Min	Max	Unit	Test Co
Clock cycle time	$t_{cyc}$	50	250	ns	Figure 2
Clock high pulse width	$t_{CH}$	15	—	ns	
Clock low pulse width	$t_{CL}$	15	—	ns	
Clock rise time	$t_{Cr}$	—	5	ns	
Clock fall time	$t_{Cf}$	—	5	ns	
Oscillation stabilization time at reset (crystal)	$t_{OSC1}$	20	—	ms	Figure 2
Oscillation stabilization time in software standby (crystal)	$t_{OSC2}$	8	—	ms	Figure 2 Figure 2
External clock output stabilization delay time	$t_{DEXT}$	2	—	ms	Figure 2
32-kHz clock oscillation settling time	$t_{OSC3}$	—	2	s	
Sub clock oscillator frequency	$f_{SUB}$	32.768	—	kHz	
Sub clock ( $\phi_{SUB}$ ) cycle time	$t_{SUB}$	30.5	—	$\mu$ s	



**Figure 22.2 System Clock Timing**



**Figure 22.3 Oscillation Stabilization Timing**

### 22.3.2 Control Signal Timing

Table 22.5 lists the control signal timing.

**Table 22.5 Control Signal Timing**

Conditions:  $V_{CC} = PLLV_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $PV_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $AV_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{ref} = 4.5\text{ V to }AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ ,  $\phi = 32.768\text{ kHz}$ , 4 to 20 MHz,  $T_a = +25^\circ\text{C}$  (regular specifications),  $T_a = -40^\circ\text{C to }+85^\circ\text{C}$  (wide-range specifications)

Item	Symbol	Min	Max	Unit	Test
$\overline{\text{RES}}$ setup time	$t_{\text{RESS}}$	200	—	ns	Figure 22.3
$\overline{\text{RES}}$ pulse width	$t_{\text{RESW}}$	20	—	$t_{\text{cyc}}$	Figure 22.3
NMI setup time	$t_{\text{NMIS}}$	150	—	ns	Figure 22.3
NMI hold time	$t_{\text{NMIH}}$	10	—	ns	Figure 22.3
NMI pulse width (exiting software standby mode)	$t_{\text{NMIW}}$	200	—	ns	Figure 22.3
$\overline{\text{IRQ}}$ setup time	$t_{\text{IRQS}}$	150	—	ns	Figure 22.3
$\overline{\text{IRQ}}$ hold time	$t_{\text{IRQH}}$	10	—	ns	Figure 22.3
$\overline{\text{IRQ}}$ pulse width (exiting software standby mode)	$t_{\text{IRQW}}$	200	—	ns	Figure 22.3

Figure 22.4 Reset Input Timing






Figure 22.5 Interrupt Input Timing

Item	Symbol	Min	Max	Unit	Test
Address delay time	$t_{AD}$	—	25	ns	Figure 10
Address setup time	$t_{AS}$	$0.5 \times t_{cyc} - 20$	—	ns	Figure 10
Address hold time	$t_{AH}$	$0.5 \times t_{cyc} - 15$	—	ns	
$\overline{AS}$ delay time	$t_{ASD}$	—	20	ns	
$\overline{RD}$ delay time 1	$t_{RSD1}$	—	20	ns	
$\overline{RD}$ delay time 2	$t_{RSD2}$	—	20	ns	
Read data setup time	$t_{RDS}$	15	—	ns	
Read data hold time	$t_{RDH}$	0	—	ns	
Read data access time 1	$t_{ACC1}$	—	$1.0 \times t_{cyc} - 35$	ns	
Read data access time 2	$t_{ACC2}$	—	$1.5 \times t_{cyc} - 25$	ns	
Read data access time 3	$t_{ACC3}$	—	$2.0 \times t_{cyc} - 35$	ns	
Read data access time 4	$t_{ACC4}$	—	$2.5 \times t_{cyc} - 25$	ns	
Read data access time 5	$t_{ACC5}$	—	$3.0 \times t_{cyc} - 35$	ns	
$\overline{WR}$ delay time 1	$t_{WRD1}$	—	20	ns	
$\overline{WR}$ delay time 2	$t_{WRD2}$	—	20	ns	
$\overline{WR}$ pulse width 1	$t_{WSW1}$	$1.0 \times t_{cyc} - 20$	—	ns	
$\overline{WR}$ pulse width 2	$t_{WSW2}$	$1.5 \times t_{cyc} - 20$	—	ns	
Write data delay time	$t_{WDD}$	—	30	ns	
Write data setup time	$t_{WDS}$	$0.5 \times t_{cyc} - 20$	—	ns	
Write data hold time	$t_{WDH}$	$0.5 \times t_{cyc} - 10$	—	ns	
$\overline{WAIT}$ setup time	$t_{WTS}$	30	—	ns	Figure 10
$\overline{WAIT}$ hold time	$t_{WTH}$	5	—	ns	




**Figure 22.6 Basic Bus Timing (Two-State Access)**






**Figure 22.7 Basic Bus Timing (Three-State Access)**




**Figure 22.8 Basic Bus Timing (Three-State Access with One Wait State)**




**Figure 22.9 Burst ROM Access Timing (Two-State Access)**

Preliminary



**Figure 22.10 Burst ROM Access Timing (One-State Access)**



**Figure 22.11 External Bus Release Timing**


Preliminary

---


Rev. 5.00 Jan 10, 2006 page  
REJ05

**RENESAS**

Item		Symbol	Min	Max	Unit	Test C	
I/O port	Output data delay time	$t_{PWD}$	—	50	ns	Figure	
	Input data setup time	$t_{PRS}$	30	—			
	Input data hold time	$t_{PRH}$	30	—			
TPU	Timer output delay time	$t_{TOCD}$	—	50	ns	Figure	
	Timer input setup time	$t_{TICS}$	30	—			
	Timer clock input setup time	$t_{TCKS}$	30	—	ns	Figure	
	Timer clock pulse width	Single edge	$t_{TCKWH}$	1.5	—	$t_{cyc}$	
		Both edges	$t_{TCKWL}$	2.5	—		
SCI	Input clock cycle	Asynchronous	$t_{Scyc}$	4	—	$t_{cyc}$	Figure
		Synchronous		6	—		
	Input clock pulse width	$t_{SCKW}$	0.4	0.6	$t_{Scyc}$		
	Input clock rise time	$t_{SCKr}$	—	1.5	$t_{cyc}$		
	Input clock fall time	$t_{SCKf}$	—	1.5			
	Transmit data delay time	$t_{TXD}$	—	50	ns	Figure	
	Receive data setup time (synchronous)	$t_{RXS}$	50	—			
	Receive data hold time (synchronous)	$t_{RXH}$	50	—			
A/D converter	Trigger input setup time	$t_{TRGS}$	30	—	ns	Figure	
HCAN*	Transmit data delay time	$t_{HTXD}$	—	100	ns	Figure	
	Transmit data setup time	$t_{HRXS}$	100	—			
	Transmit data hold time	$t_{HRXH}$	100	—			




**Figure 22.13 I/O Port Input/Output Timing**




**Figure 22.14 TPU Input/Output Timing**


**Figure 22.15 TPU Clock Input Timing**



**Figure 22.16 SCK Clock Input Timing**



**Figure 22.17 SCI Input/Output Timing (Clock Synchronous Mode)**




**Figure 22.18 A/D Converter External Trigger Input Timing**




RX  
(receive data)


**Figure 22.19 HCAN Input/Output Timing**



**Figure 22.20 PPG Output Timing**



**Figure 22.21 WDT0 Output Timing**



**Figure 22.22 WDT1 Output Timing**

Item	Min	Typ	Max	Unit	Test C
Resolution	10	10	10	bits	
Conversion time	—	—	—	$\mu\text{s}$	$AV_{CC} <$
	10	—	—		$AV_{CC} \geq$
Analog input capacitance	—	—	20	pF	
Permissible signal-source impedance	—	—	5	k $\Omega$	
Nonlinearity error	—	—	$\pm 3.5$	LSB	
Offset error	—	—	$\pm 3.5$	LSB	
Full-scale error	—	—	$\pm 3.5$	LSB	
Quantization	—	$\pm 0.5$	—	LSB	
Absolute accuracy	—	—	$\pm 4.0$	LSB	

## 22.5 D/A Conversion Characteristics

Table 22.9 shows the D/A conversion characteristics.

**Table 22.9 D/A Conversion Characteristics**

Conditions:  $V_{CC} = PLLV_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ ,  $PV_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ ,  $AV_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{ref} = 4.5 \text{ V to } AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 4 \text{ to } 20 \text{ MHz}$ ,  $T_a = -20^\circ\text{C to } +85^\circ\text{C}$  (regular specifications),  $T_a = -40^\circ\text{C to } +85^\circ\text{C}$  (wide-range specifications)

Item	Min	Typ	Max	Unit	Test Condition
Resolution	8	8	8	bits	
Conversion time	—	—	10	$\mu\text{s}$	20-pF capacitance
Absolute accuracy	—	$\pm 1.5$	$\pm 2.0$	LSB	2-M $\Omega$ resistive load
	—	—	$\pm 1.5$	LSB	4-M $\Omega$ resistive load

Erase time		$t_E$	—	100	1000
Number of rewrites		$N_{WEC}$	—	—	100
Programming	Wait time after SWE1 bit setting <sup>*1</sup>	x0	1	—	—
	Wait time after PSU1 bit setting <sup>*1</sup>	y	50	—	—
	Wait time after P1 bit setting <sup>*1 *4</sup>	z0	—	—	30
		z1	—	—	10
		z2	—	—	200
	Wait time after P1 bit clearing <sup>*1</sup>	$\alpha$	5	—	—
	Wait time after PSU1 bit clearing <sup>*1</sup>	$\beta$	5	—	—
	Wait time after PV1 bit setting <sup>*1</sup>	$\gamma$	4	—	—
	Wait time after H'FF dummy write <sup>*1</sup>	$\epsilon$	2	—	—
	Wait time after PV1 bit clearing <sup>*1</sup>	$\eta$	2	—	—
	Maximum number of writes <sup>*1 *4</sup>	N1	—	—	6
N2		—	—	994	
Common	Wait time after SWE1 bit clearing <sup>*1</sup>	x1	100	—	—
Erasing	Wait time after SWE1 bit setting <sup>*1</sup>	x	1	—	—
	Wait time after ESU1 bit setting <sup>*1</sup>	y	100	—	—
	Wait time after E1 bit setting <sup>*1 *5</sup>	z	—	—	10
	Wait time after E1 bit clearing <sup>*1</sup>	$\alpha$	10	—	—
	Wait time after ESU1 bit clearing <sup>*1</sup>	$\beta$	10	—	—
	Wait time after EV1 bit setting <sup>*1</sup>	$\gamma$	6	—	—
	Wait time after H'FF dummy write <sup>*1</sup>	$\epsilon$	2	—	—
	Wait time after EV1 bit clearing <sup>*1</sup>	$\eta$	4	—	—
	Maximum number of erases <sup>*1 *5</sup>	N	—	—	100

- Notes:
1. Follow the program/erase algorithms when making the time settings.
  2. Programming time per 128 bytes. (Indicates the total time during which the P1 bit is memory control register 1 (FLMCR1). Does not include the program-verify time.)
  3. Time to erase one block. (Indicates the time during which the E1 bit is set in FLMCR1 include the erase-verify time.)
  4. Maximum programming time  
 $(t_p(\max) = \text{Wait time after P1 bit setting (z)} \times \text{maximum number of writes (N)})$   
 $(z0 + z1) \times 6 + z2 \times 994$
  5. Maximum erase time  
 $(t_e(\max) = \text{Wait time after E1 bit setting (z)} \times \text{maximum number of erases (N)})$

Preliminary

Rn	General register (source)
Rn	General register*
ERn	General register (32-bit register)
MAC	Multiply-and-accumulate register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
C	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Add
-	Subtract
×	Multiply
÷	Divide
^	Logical AND
∨	Logical OR
⊕	Logical exclusive OR
→	Transfer from the operand on the left to the operand on the right transition from the state on the left to the state on the right
¬	Logical NOT (logical complement)
( ) < >	Contents of operand
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length

Note: \* General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers (ER0 to ER7).









	Mnemonic	Operand Size	Addressing Mode/ Instruction Length (Bytes)										Condi							
			#xx	Rn	@ ERn	@ (d, ERn)	@ -ERn/ ERn+	@ aa	@ (d, PC)	@ aa	I			H	L					
MOV	MOV.L ERs, @ERd MOV.L ERs, @(d:16, ERd) MOV.L ERs, @(d:32, ERd) MOV.L ERs, @-ERd MOV.L ERs, @aa:16 MOV.L ERs, @aa:32	L L L L L L			4		6	10	4							ERs32→@ERd ERs32→@(d:16, ERd) ERs32→@(d:32, ERd) ERd32-4→ERd32, ERs32→@ERd ERs32→@aa:16 ERs32→@aa:32				
POP	POP.W Rn POP.L ERn	W L						6	8							@SP→Rn16, SP+2→SP @SP→ERn32, SP+4→SP				
PUSH	PUSH.W Rn PUSH.L ERn	W L														SP-2→SP, Rn16→@SP SP-4→SP, ERn32→@SP				
LDM	LDM @SP+, (ERm-ERn)	L														(@SP→ERn32, SP+4→SP) Repeated for each register restored				
STM	STM (ERm-ERn), @-SP	L														(SP-4→SP, ERn32→@SP) Repeated for each register saved				
MOVFP	MOVFP @aa:16, Rd															Cannot be used in the H8S/2626 Group or H8S/2623 Group				
MOVTP	MOVTP Rs, @aa:16															Cannot be used in the H8S/2626 Group or H8S/2623 Group				





	Mnemonic	Operand Size	Addressing Mode/ Instruction Length (Bytes)							Operation	Condi		
			#xx	Rn	@ERn	@(d,ERn)	@ERn/ERn+	@aa	@(d,PC)		@aa	I	H
DIVXU	DIVXU.B Rs,Rd	B	2								Rd16:Rs8→Rd16 (RdH: remainder, RdL: quotient) (unsigned division)	—	—
	DIVXU.W Rs,ERd	W	2								ERd32:Rs16→ERd32 (Ed: remainder, Rd: quotient) (unsigned division)	—	—
DIVXS	divxs.B Rs,Rd	B	4								Rd16:Rs8→Rd16 (RdH: remainder, RdL: quotient) (signed division)	—	—
	DIVXS.W Rs,ERd	W	4								ERd32:Rs16→ERd32 (Ed: remainder, Rd: quotient) (signed division)	—	—
CMP	CMP.B #xx:8,Rd	B	2								Rd8:#xx:8	↕	↕
	CMP.B Rs,Rd	B	2								Rd8:Rs8	↕	↕
	CMP.W #xx:16,Rd	W	4								Rd16:#xx:16	[3]	[3]
	CMP.W Rs,Rd	W	2								Rd16:Rs16	[3]	[3]
NEG	NEG.B Rd	B	2								ERd32:#xx:32	—	—
	NEG.W Rd	W	2								ERd32:ERs32	—	—
EXTU	EXTU.W Rd	W	2								0-Rd8→Rd8	↕	↕
	EXTU.L ERd	L	2								0-Rd16→Rd16	↕	↕
											0-ERd32→ERd32	↕	↕
											0→(<bit 15 to 8> of Rd16)	—	—
											0→(<bit 31 to 16> of ERd32)	—	—




	Mnemonic	Operand Size	Addressing Mode/ Instruction Length (Bytes)							Operation	Condi												
			#xx	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)		@aa	I	H	L									
EXTS	EXTS.W Rd	W	2																				
	EXTS.L ERd	L	2																				
TAS	TAS @ERd *3	B		4																			
MAC	MAC @ERn+, @ERm+	—				4																	
CLRMAC	CLRMAC	—								2													
LDMAC	LDMAC ERs, MACH	L	2																				
	LDMAC ERs, MACL	L	2																				
STMAC	STMAC MACH, ERd	L	2																				
	STMAC MACL, ERd	L	2																				







Mnemonic	Operand Size	Addressing Mode/ Instruction Length (Bytes)							Operation	Condition Code					
		#xx	Fn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)		@aa	I	H	N	Z	
SHAL	SHAL.B Rd	B	2									↕	↕	↕	↕
	SHAL.B #2,Rd	B	2									↕	↕	↕	↕
	SHAL.W Rd	W	2									↕	↕	↕	↕
	SHAL.W #2,Rd	W	2									↕	↕	↕	↕
	SHAL.L ERd	L	2									↕	↕	↕	↕
	SHAL.L #2,ERd	L	2									↕	↕	↕	↕
SHAR	SHAR.B Rd	B	2									↕	↕	↕	↕
	SHAR.B #2,Rd	B	2									↕	↕	↕	↕
	SHAR.W Rd	W	2									↕	↕	↕	↕
	SHAR.W #2,Rd	W	2									↕	↕	↕	↕
	SHAR.L ERd	L	2									↕	↕	↕	↕
	SHAR.L #2,ERd	L	2									↕	↕	↕	↕
SHLL	SHLL.B Rd	B	2									↕	↕	↕	↕
	SHLL.B #2,Rd	B	2									↕	↕	↕	↕
	SHLL.W Rd	W	2									↕	↕	↕	↕
	SHLL.W #2,Rd	W	2									↕	↕	↕	↕
	SHLL.L ERd	L	2									↕	↕	↕	↕
	SHLL.L #2,ERd	L	2									↕	↕	↕	↕



Mnemonic	Operand Size	Addressing Mode/ Instruction Length (Bytes)							Operation	Condi
		#xx	Rn	@ERn	@(d,ERn)	@-ERn/ERn+	@aa	@(d,PC)		
SHLR	B	2								I
	B	2								
	W	2								
	W	2								
	L	2								
	L	2								
ROTXL	B	2								
	B	2								
	W	2								
	W	2								
	L	2								
	L	2								
ROTXR	B	2								
	B	2								
	W	2								
	W	2								
	L	2								
	L	2								





Mnemonic	Operand Size	Addressing Mode/ Instruction Length (Bytes)							Operation	Condi		
		#xx	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)			@aa	
ROTL	ROTL.B,Rd	B	2							I		
	ROTL.B #2,Rd	B	2									
	ROTL.W,Rd	W	2									
	ROTL.W #2,Rd	W	2									
	ROTL.L,ERd	L	2									
	ROTL.L #2,ERd	L	2									
ROTR	ROTR.B,Rd	B	2									
	ROTR.B #2,Rd	B	2									
	ROTR.W,Rd	W	2									
	ROTR.W #2,Rd	W	2									
	ROTR.L,ERd	L	2									
	ROTR.L #2,ERd	L	2									

Mnemonic	Operand Size	Addressing Mode/ Instruction Length (Bytes)										Operation	Condition Code				
		Rn	@ERn	@(d,ERn)	@ERn/ERn+	@aa	@(d,PC)	@@aa	I	H	N		Z				
BSET	B	2											(#xx:3 of Rd8)←-1				
	B	4											(#xx:3 of @ERd)←-1				
	B		4										(#xx:3 of @aa:8)←-1				
	B			4									(#xx:3 of @aa:16)←-1				
	B				6								(#xx:3 of @aa:32)←-1				
	B					8							(Rn8 of Rd8)←-1				
	B	2											(Rn8 of @ERd)←-1				
	B		4										(Rn8 of @aa:8)←-1				
	B			4									(Rn8 of @aa:16)←-1				
	B				6								(Rn8 of @aa:32)←-1				
BCLR	B	2											(#xx:3 of Rd8)←-0				
	B	4											(#xx:3 of @ERd)←-0				
	B		4										(#xx:3 of @aa:8)←-0				
	B			6									(#xx:3 of @aa:16)←-0				
	B				8								(Rn8 of Rd8)←-0				
	B	2											(Rn8 of @ERd)←-0				
	B		4										(Rn8 of @aa:8)←-0				
	B			4									(Rn8 of @aa:16)←-0				
	B				6								(Rn8 of @aa:32)←-0				
	B					6							(Rn8 of @aa:16)←-0				





Mnemonic	Operand Size	Addressing Mode/ Instruction Length (Bytes)										Operation	Cond							
		#xx	Rn	@ERn	@ERn (d,ERn)	@ERn/ @ERn+	@aa	@aa (d,PC)	8	4	6		8	I	H	I				
																	I	H	I	
BTST	#xx:3, @aa:32	B						8									¬ (#xx:3 of @aa:32) → Z	—	—	—
	Rn, Rd	B	2														¬ (Rn8 of Rd8) → Z	—	—	—
	@ERd	B		4													¬ (Rn8 of @ERd) → Z	—	—	—
	@aa:8	B					4										¬ (Rn8 of @aa:8) → Z	—	—	—
	@aa:16	B						6									¬ (Rn8 of @aa:16) → Z	—	—	—
	@aa:32	B							8								¬ (Rn8 of @aa:32) → Z	—	—	—
BLD	#xx:3, Rd	B	2														(#xx:3 of Rd8) → C	—	—	—
	@ERd	B		4													(#xx:3 of @ERd) → C	—	—	—
	@aa:8	B					4										(#xx:3 of @aa:8) → C	—	—	—
	@aa:16	B						6									(#xx:3 of @aa:16) → C	—	—	—
	@aa:32	B							8								(#xx:3 of @aa:32) → C	—	—	—
	Rd	B	2														¬ (#xx:3 of Rd8) → C	—	—	—
BILD	#xx:3, @ERd	B		4													¬ (#xx:3 of @ERd) → C	—	—	—
	@aa:8	B					4										¬ (#xx:3 of @aa:8) → C	—	—	—
	@aa:16	B						6									¬ (#xx:3 of @aa:16) → C	—	—	—
	@aa:32	B							8								¬ (#xx:3 of @aa:32) → C	—	—	—
	Rd	B	2														¬ (#xx:3 of Rd8) → C	—	—	—
	Rd	B	4														¬ (#xx:3 of @ERd) → C	—	—	—
BST	#xx:3, @aa:8	B					4										¬ (#xx:3 of @aa:8) → C	—	—	—
	@aa:16	B						6									¬ (#xx:3 of @aa:16) → C	—	—	—
	@aa:32	B							8								¬ (#xx:3 of @aa:32) → C	—	—	—
	Rd	B	2														C → (#xx:3 of Rd8)	—	—	—
	@ERd	B		4													C → (#xx:3 of @ERd24)	—	—	—
	@aa:8	B					4										C → (#xx:3 of @aa:8)	—	—	—



Mnemonic	Operand Size	Addressing Mode/ Instruction Length (Bytes)							Operation	Condi	
		#xx	Rn	@ERn	@{d,ERn}	@-ERn/@ERn+	@aa	@{d,PC}			@aa
BST	B					6			C→{#xx:3 of @aa:16}	---	
	B					8			C→{#xx:3 of @aa:32}	---	
BIST	B	2							¬ C→{#xx:3 of Rd8}	---	
	B	4							¬ C→{#xx:3 of @ERd24}	---	
	B		4			4			¬ C→{#xx:3 of @aa:8}	---	
	B					6			¬ C→{#xx:3 of @aa:16}	---	
BAND	B					8			¬ C→{#xx:3 of @aa:32}	---	
	B	2							C∧{#xx:3 of Rd8}→C	---	
	B	4							C∧{#xx:3 of @ERd24}→C	---	
	B					4			C∧{#xx:3 of @aa:8}→C	---	
	B					6			C∧{#xx:3 of @aa:16}→C	---	
	B					8			C∧{#xx:3 of @aa:32}→C	---	
BIAND	B	2							C∧¬ {#xx:3 of Rd8}→C	---	
	B	4							C∧¬ {#xx:3 of @ERd24}→C	---	
	B					4			C∧¬ {#xx:3 of @aa:8}→C	---	
	B					6			C∧¬ {#xx:3 of @aa:16}→C	---	
BOR	B	2				8			C∧¬ {#xx:3 of @aa:32}→C	---	
	B	4							C∧{#xx:3 of Rd8}→C	---	



Mnemonic	Operand Size	Addressing Mode/ Instruction Length (Bytes)								Operation	Condition			
		#xx	Rn	@(d,ERn)	@(d,ERn)/ERn+	@(d,PC)	@(d,PC)	@(d,PC)	I		H	N		
BOR	B					4					Cv{#xx:3 of @aa:8}→C	—	—	—
	B					6					Cv{#xx:3 of @aa:16}→C	—	—	—
	B					8					Cv{#xx:3 of @aa:32}→C	—	—	—
BIOR	B	2									Cv{-(#xx:3 of Rd8)}→C	—	—	—
	B	4									Cv{-(#xx:3 of @ERd24)}→C	—	—	—
	B		4								Cv{-(#xx:3 of @aa:8)}→C	—	—	—
	B			6							Cv{-(#xx:3 of @aa:16)}→C	—	—	—
BXOR	B					8					Cv{-(#xx:3 of @aa:32)}→C	—	—	—
	B	2									C@{#xx:3 of Rd8}→C	—	—	—
	B	4									C@{#xx:3 of @ERd24}→C	—	—	—
	B			4							C@{#xx:3 of @aa:8}→C	—	—	—
BIXOR	B					6					C@{#xx:3 of @aa:16}→C	—	—	—
	B					8					C@{#xx:3 of @aa:32}→C	—	—	—
	B	2									C@{-(#xx:3 of @ERd8)}→C	—	—	—
	B	4									C@{-(#xx:3 of @ERd24)}→C	—	—	—
BIXOR	B					4					C@{-(#xx:3 of @aa:8)}→C	—	—	—
	B										C@{-(#xx:3 of @aa:16)}→C	—	—	—
	B					6					C@{-(#xx:3 of @aa:16)}→C	—	—	—
	B					8					C@{-(#xx:3 of @aa:32)}→C	—	—	—





Mnemonic	Operand Size	Addressing Mode/ Instruction Length (Bytes)								Operation	Condition					
		#xx	Rn	@ERn	@(d,ERn)	@ERn/@ERn+	@aa	@(d,PC)	@aa		Branching Condition	I	H	N		
Bcc	—									2			V=1	—	—	—
BVS d:8	—									4			N=0	—	—	—
BVS d:16	—									2			N=0	—	—	—
BPL d:8	—									4			N=1	—	—	—
BPL d:16	—									2			N=1	—	—	—
BMI d:8	—									4			N $\oplus$ V=0	—	—	—
BMI d:16	—									2			N $\oplus$ V=0	—	—	—
BGE d:8	—									4			N $\oplus$ V=1	—	—	—
BGE d:16	—									2			N $\oplus$ V=1	—	—	—
BLT d:8	—									4			Z $\vee$ (N $\oplus$ V)=0	—	—	—
BLT d:16	—									2			Z $\vee$ (N $\oplus$ V)=0	—	—	—
BGT d:8	—									4			Z $\vee$ (N $\oplus$ V)=1	—	—	—
BGT d:16	—									2			Z $\vee$ (N $\oplus$ V)=1	—	—	—
BLE d:8	—									4			Z $\vee$ (N $\oplus$ V)=1	—	—	—
BLE d:16	—									2			Z $\vee$ (N $\oplus$ V)=1	—	—	—



	Mnemonic	Operand Size	Addressing Mode/ Instruction Length (Bytes)										Operation	Condi			
			#xx	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)	@@aa	I	H		I			
JMP	JMP @ERn	—		2										PC←ERn	—	—	—
	JMP @aa:24	—			4									PC←aa:24	—	—	—
	JMP @ @aa:8	—					2							PC← @aa:8	—	—	—
BSR	BSR d:8	—				2								PC→@-SP,PC←PC+d:8	—	—	—
	BSR d:16	—				4								PC→@-SP,PC←PC+d:16	—	—	—
JSR	JSR @ERn	—		2										PC→@-SP,PC←ERn	—	—	—
	JSR @aa:24	—			4									PC→@-SP,PC←aa:24	—	—	—
	JSR @ @aa:8	—					2							PC→@-SP,PC← @aa:8	—	—	—
RTS	RTS	—												PC← @SP+	—	—	—

Mnemonic	Operand Size	Addressing Mode/ Instruction Length (Bytes)										Condition					
		#xx	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)	@aa	I	H	N	Z				
TRAPA	TRAPA #xx:2													1	—	—	
RTE	RTE													↑	↑	↑	↑
SLEEP	SLEEP													—	—	—	—
LDC	LDC #xx:8,CCR	B	2											↑	↓	↑	↓
	LDC #xx:8,EXR	B	4											—	—	—	—
	LDC Rs,CCR	B	2											↑	↓	↑	↓
	LDC Rs,EXR	B	2											—	—	—	—
	LDC @ERs,CCR	W	4											↑	↓	↑	↓
	LDC @ERs,EXR	W	4											—	—	—	—
	LDC @(d:16,ERs),CCR	W	6											↑	↓	↑	↓
	LDC @(d:16,ERs),EXR	W	6											—	—	—	—
	LDC @(d:32,ERs),CCR	W	10											↑	↓	↑	↓
	LDC @(d:32,ERs),EXR	W	10											—	—	—	—
	LDC @ERs+,CCR	W					4							↑	↓	↑	↓
	LDC @ERs+,EXR	W					4							—	—	—	—
	LDC @aa:16,CCR	W					6							↑	↓	↑	↓
	LDC @aa:16,EXR	W					6							—	—	—	—
LDC @aa:32,CCR	W					8							↑	↓	↑	↓	
LDC @aa:32,EXR	W					8							—	—	—	—	





	Mnemonic	Operand Size	Addressing Mode/ Instruction Length (Bytes)								Operation	Condition Code				
			#xx	Rn	@ERn	@(d,ERn)	@ERn/ERn+	@aa	@(d,PC)	@aa		I	H	N	Z	
EEPMOV	EEPMOV.B	—									4	if R4L≠0 Repeat @ER5→@ER6 ER5+1→ER5 ER6+1→ER6 R4L-1→R4L Until R4L=0 else next;	—	—	—	—
	EEPMOV.W	—									4	if R4≠0 Repeat @ER5→@ER6 ER5+1→ER5 ER6+1→ER6 R4-1→R4 Until R4=0 else next;	—	—	—	—

- Notes:
1. The number of states is the number of states required for execution when the instruction and its operands are in the initial state.
  2. n is the initial value of R4L or R4.
  3. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
  - [1] Seven states for saving or restoring two registers, nine states for three registers, or eleven states for four registers.
  - [2] Cannot be used in the H8S/2626 Group or H8S/2623 Group.
  - [3] Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
  - [4] Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.
  - [5] Retains its previous value when the result is zero; otherwise cleared to 0.
  - [6] Set to 1 when the divisor is negative; otherwise cleared to 0.
  - [7] Set to 1 when the divisor is zero; otherwise cleared to 0.
  - [8] Set to 1 when the quotient is negative; otherwise cleared to 0.
  - [9] One additional state is required for execution when EXP is valid.



Instruc- tion	Mnemonic	Size	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte			
ADD	ADD.B #xx:8,Rd	B	8	rd	IMM								
	ADD.B Rs,Rd	B	0	8	rs	rd							
	ADD.W #xx:16,Rd	W	7	9	1	rd	IMM						
	ADD.W Rs,Rd	W	0	9	rs	rd							
	ADD.L #xx:32,ERd	L	7	A	1	0:erd		IMM					
	ADD.L ERs,ERd	L	0	A	1	ers:0:erd							
ADDS	ADDS #1,ERd	L	0	B	0	0:erd							
	ADDS #2,ERd	L	0	B	8	0:erd							
	ADDS #4,ERd	L	0	B	9	0:erd							
	ADDS #x:8,Rd	B	9	rd	IMM								
AND	ADDX Rs,Rd	B	0	E	rs	rd							
	AND.B #xx:8,Rd	B	E	rd	IMM								
	AND.B Rs,Rd	B	1	6	rs	rd							
	AND.W #xx:16,Rd	W	7	9	6	rd	IMM						
	AND.W Rs,Rd	W	6	6	rs	rd							
	AND.L #xx:32,ERd	L	7	A	6	0:erd		IMM					
ANDC	AND.L ERs,ERd	L	0	1	F	0	6	0:ers:0:erd					
	ANDC #xx:8,CCR	B	0	6	IMM								
	ANDC #xx:8,EXR	B	0	1	4	1	0	6	IMM				
	BAND #xx:3,Rd	B	7	6	0:IMM:rd								
Bcc	BAND #xx:3,@ERd	B	7	C	0:erc	0	7	6	0:IMM:0				
	BAND #xx:3,@aa:8	B	7	E	abs		7	6	0:IMM:0				
	BAND #xx:3,@aa:16	B	6	A	1	0	abs	7	6	0:IMM:0			
	BAND #xx:3,@aa:32	B	6	A	3	0	abs	7	6	0:IMM:0			
	BRA d:8 (BT d:8)	—	4	0	disp								
	BRA d:16 (BT d:16)	—	5	8	0	0	disp						
BRN	BRN d:8 (BF d:8)	—	4	1	disp								
	BRN d:16 (BF d:16)	—	5	8	1	0	disp						

Instruction	Mnemonic	Size	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8			
Bcc	BHI d:8	—	4	2	disp								
	BHI d:16	—	5	8	2	0	disp						
	BLS d:8	—	4	3	disp								
	BLS d:16	—	5	8	3	0	disp						
	BCC d:8 (BHS d:8)	—	4	4	disp								
	BCC d:16 (BHS d:16)	—	5	8	4	0	disp						
	BCS d:8 (BLO d:8)	—	4	5	disp								
	BCS d:16 (BLO d:16)	—	5	8	5	0	disp						
	BNE d:8	—	4	6	disp								
	BNE d:16	—	5	8	6	0	disp						
	BEQ d:8	—	4	7	disp								
	BEQ d:16	—	5	8	7	0	disp						
	BVC d:8	—	4	8	disp								
	BVC d:16	—	5	8	8	0	disp						
	BVS d:8	—	4	9	disp								
	BVS d:16	—	5	8	9	0	disp						
	BPL d:8	—	4	A	disp								
	BPL d:16	—	5	8	A	0	disp						
	BMI d:8	—	4	B	disp								
	BMI d:16	—	5	8	B	0	disp						
BGE d:8	—	4	C	disp									
BGE d:16	—	5	8	C	0	disp							
BLT d:8	—	4	D	disp									
BLT d:16	—	5	8	D	0	disp							
BGT d:8	—	4	E	disp									
BGT d:16	—	5	8	E	0	disp							
BLE d:8	—	4	F	disp									
BLE d:16	—	5	8	F	0	disp							



Instruc- tion	Mnemonic	Size	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8			
BCLR	BCLR #xx:3,Rd	B	7 2	0:IMM; rd									
	BCLR #xx:3,@ERd	B	7 D	0; erd 0	7 2	0:IMM; 0							
	BCLR #xx:3,@aa:8	B	7 F	abs	7 2	0:IMM; 0							
	BCLR #xx:3,@aa:16	B	6 A	1 8		abs		7 2	0:IMM; 0				
	BCLR #xx:3,@aa:32	B	6 A	3 8			abs						
	BCLR Rn,Rd	B	6 2	rn rd									
	BCLR Rn,@ERd	B	7 D	0; erd 0	6 2	rn 0							
	BCLR Rn,@aa:8	B	7 F	abs	6 2	rn 0							
	BCLR Rn,@aa:16	B	6 A	1 8		abs		6 2	rn 0				
	BCLR Rn,@aa:32	B	6 A	3 8			abs						
BIAND	BIAND #xx:3,Rd	B	7 6	1:IMM; rd									
	BIAND #xx:3,@ERd	B	7 C	0; erd 0	7 6	1:IMM; 0							
	BIAND #xx:3,@aa:8	B	7 E	abs	7 6	1:IMM; 0							
	BIAND #xx:3,@aa:16	B	6 A	1 0		abs		7 6	1:IMM; 0				
	BIAND #xx:3,@aa:32	B	6 A	3 0			abs						
	BILD #xx:3,Rd	B	7 7	1:IMM; rd									
BILD	BILD #xx:3,@ERd	B	7 C	0; erd 0	7 7	1:IMM; 0							
	BILD #xx:3,@aa:8	B	7 E	abs	7 7	1:IMM; 0							
	BILD #xx:3,@aa:16	B	6 A	1 0		abs		7 7	1:IMM; 0				
	BILD #xx:3,@aa:32	B	6 A	3 0			abs						
BIOR	BIOR #xx:3,Rd	B	7 4	1:IMM; rd									
	BIOR #xx:3,@ERd	B	7 C	0; erd 0	7 4	1:IMM; 0							
	BIOR #xx:3,@aa:8	B	7 E	abs	7 4	1:IMM; 0							
	BIOR #xx:3,@aa:16	B	6 A	1 0		abs		7 4	1:IMM; 0				
	BIOR #xx:3,@aa:32	B	6 A	3 0			abs						



Instruction	Mnemonic	Size	Instruction Format																	
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8										
BIST	BIST #xx:3,Rd	B	6	7	1:IMM; rd															
	BIST #xx:3,@ERd	B	7	D	0; erd	0	6	7	1:IMM; 0											
	BIST #xx:3,@aa:8	B	7	F	abs		6	7	1:IMM; 0											
	BIST #xx:3,@aa:16	B	6	A	1	8			abs				6	7	1:IMM; 0					
	BIST #xx:3,@aa:32	B	6	A	3	8				abs										
	BIXOR	BIXOR #xx:3,Rd	B	7	5	1:IMM; rd														
BIXOR	BIXOR #xx:3,@ERd	B	7	C	0; erd	0	7	5	1:IMM; 0											
	BIXOR #xx:3,@aa:8	B	7	E	abs		7	5	1:IMM; 0											
	BIXOR #xx:3,@aa:16	B	6	A	1	0			abs				7	5	1:IMM; 0					
	BIXOR #xx:3,@aa:32	B	6	A	3	0				abs										
	BLD #xx:3,Rd	B	7	7	0:IMM; rd															
	BLD #xx:3,@ERd	B	7	C	0; erd	0	7	7	0:IMM; 0											
BLD	BLD #xx:3,@aa:8	B	7	E	abs		7	7	0:IMM; 0											
	BLD #xx:3,@aa:16	B	6	A	1	0			abs				7	7	0:IMM; 0					
	BLD #xx:3,@aa:32	B	6	A	3	0				abs										
	BNOT #xx:3,Rd	B	7	1	0:IMM; rd															
	BNOT #xx:3,@ERd	B	7	D	0; erd	0	7	1	0:IMM; 0											
	BNOT #xx:3,@aa:8	B	7	F	abs		7	1	0:IMM; 0											
BNOT	BNOT #xx:3,@aa:16	B	6	A	1	8			abs				7	1	0:IMM; 0					
	BNOT #xx:3,@aa:32	B	6	A	3	8				abs										
	BNOT Rn,Rd	B	6	1	rn	rd														
	BNOT Rn,@ERd	B	7	D	0; erd	0	6	1	rn	0										
	BNOT Rn,@aa:8	B	7	F	abs		6	1	rn	0										
	BNOT Rn,@aa:16	B	6	A	1	8			abs				6	1	rn	0				
BNOT Rn,@aa:32	B	6	A	3	8				abs											

Instruc- tion	Mnemonic	Size	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8			
BOR	BOR #xx:3,Rd	B	7 4	0:IMM: rd									
	BOR #xx:3,@ERd	B	7 C	0:erd: 0	7 4	0:IMM: 0							
	BOR #xx:3,@aa:8	B	7 E	abs	7 4	0:IMM: 0							
	BOR #xx:3,@aa:16	B	6 A	1 0		abs			7 4	0:IMM: 0			
	BOR #xx:3,@aa:32	B	6 A	3 0					abs				
	BSET	BSET #xx:3,Rd	B	7 0	0:IMM: rd								
BSET	BSET #xx:3,@ERd	B	7 D	0:erd: 0	7 0	0:IMM: 0							
	BSET #xx:3,@aa:8	B	7 F	abs	7 0	0:IMM: 0							
	BSET #xx:3,@aa:16	B	6 A	1 8		abs			7 0	0:IMM: 0			
	BSET #xx:3,@aa:32	B	6 A	3 8					abs				
	BSET Rn,Rd	B	6 0	rn rd									
	BSET Rn,@ERd	B	7 D	0:erd: 0	6 0	rn	0						
BSET	BSET Rn,@aa:8	B	7 F	abs	6 0	rn	0						
	BSET Rn,@aa:16	B	6 A	1 8		abs			6 0	rn	0		
	BSET Rn,@aa:32	B	6 A	3 8					abs				
	BSR d:8	—	5 5	disp									
	BSR d:16	—	5 C	0 0			disp						
	BST	BST #xx:3,Rd	B	6 7	0:IMM: rd								
BST	BST #xx:3,@ERd	B	7 D	0:erd: 0	6 7	0:IMM: 0							
	BST #xx:3,@aa:8	B	7 F	abs	6 7	0:IMM: 0							
	BST #xx:3,@aa:16	B	6 A	1 8		abs			6 7	0:IMM: 0			
	BST #xx:3,@aa:32	B	6 A	3 8					abs				
	BTST #xx:3,Rd	B	7 3	0:IMM: rd									
	BTST #xx:3,@ERd	B	7 C	0:erd: 0	7 3	0:IMM: 0							
BTST	BTST #xx:3,@aa:8	B	7 E	abs	7 3	0:IMM: 0							
	BTST #xx:3,@aa:16	B	6 A	1 0		abs			7 3	0:IMM: 0			
	BTST #xx:3,@aa:32	B	6 A	3 0					abs				
	BTST Rn,Rd	B	6 3	rn rd									

Instruction	Mnemonic	Size	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte			
BTST	BTST Rn, #aa:8	B	7	E	abs	6	3	rn	0				
	BTST Rn, #aa:16	B	6	A	1	0	abs		6	3	rn	0	
	BTST Rn, #aa:32	B	6	A	3	0	abs						
BXOR	BXOR #xx:3,Rd	B	7	5	0:IMM	rd							
	BXOR #xx:3,@ERd	B	7	C	0	erd	0	7	5	0:IMM	0		
	BXOR #xx:3,@aa:8	B	7	E	abs	7	5	0:IMM	0				
	BXOR #xx:3,@aa:16	B	6	A	1	0	abs		7	5	0:IMM	0	
	BXOR #xx:3,@aa:32	B	6	A	3	0	abs						
CLRMAC	CLRMAC	—	0	1	A	0							
CMP	CMP.B #xx:8,Rd	B	A	rd	IMM								
	CMP.B Rs,Rd	B	1	C	rs	rd							
	CMP.W #xx:16,Rd	W	7	9	2	rd	IMM						
	CMP.W Rs,Rd	W	1	D	rs	rd							
	CMP.L #xx:32,ERd	L	7	A	2	0:erd	IMM						
CMP.L ERs,ERd	L	1	F	1	ers	0:erd							
DAA	DAA Rd	B	0	F	0	rd							
DAS	DAS Rd	B	1	F	0	rd							
DEC	DEC.B Rd	B	1	A	0	rd							
	DEC.W #1,Rd	W	1	B	5	rd							
	DEC.W #2,Rd	W	1	B	D	rd							
	DEC.L #1,ERd	L	1	B	7	0:erd							
	DEC.L #2,ERd	L	1	B	F	0:erd							
DIVXS	DIVXS.B Rs,Rd	B	0	1	D	0	5	1	rs	rd			
	DIVXS.W Rs,ERd	W	0	1	D	0	5	3	rs	0:erd			
DIVXU	DIVXU.B Rs,Rd	B	5	1	rs	rd							
	DIVXU.W Rs,ERd	W	5	3	rs	0:erd							
EEMOV	EEMOV.B	—	7	B	5	C	5	9	8	F			
	EEMOV.W	—	7	B	D	4	5	9	8	F			

Instruc- tion	Mnemonic	Size	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8			
EXTS	EXTS.W,Rd	W	1 7	D rd									
	EXTS.L,ERd	L	1 7	F 0:erd									
EXTU	EXTU.W,Rd	W	1 7	5 rd									
	EXTU.L,ERd	L	1 7	7 0:erd									
INC	INC.B,Rd	B	0 A	0 rd									
	INC.W #1,Rd	W	0 B	5 rd									
	INC.W #2,Rd	W	0 B	D rd									
	INC.L #1,ERd	L	0 B	7 0:erd									
	INC.L #2,ERd	L	0 B	F 0:erd									
JMP	JMP @,ERn	—	5 9	0:ern 0									
	JMP @aa:24	—	5 A			abs							
	JMP @aa:8	—	5 B	abs									
JSR	JSR @,ERn	—	5 D	0:ern 0									
	JSR @aa:24	—	5 E			abs							
	JSR @aa:8	—	5 F	abs									
LDC	LDC #xx:8,CCR	B	0 7	IMM									
	LDC #xx:8,EXR	B	0 1	4 1	0 7	IMM							
	LDC Rs,CCR	B	0 3	0 rs									
	LDC Rs,EXR	B	0 3	1 rs									
	LDC @,ERs,CCR	W	0 1	4 0	6 9	0:ers 0							
	LDC @,ERs,EXR	W	0 1	4 1	6 9	0:ers 0							
	LDC @(d:16,ERs),CCR	W	0 1	4 0	6 F	0:ers 0	disp						
	LDC @(d:16,ERs),EXR	W	0 1	4 1	6 F	0:ers 0	disp						
LDC @(d:32,ERs),CCR	W	0 1	4 0	7 8	0:ers 0	6 B	2 0						
LDC @(d:32,ERs),EXR	W	0 1	4 1	7 8	0:ers 0	6 B	2 0						
LDC @,ERs+,CCR	W	0 1	4 0	6 D	0:ers 0								
LDC @,ERs+,EXR	W	0 1	4 1	6 D	0:ers 0								
LDC @aa:16,CCR	W	0 1	4 0	6 B	0 0							disp	

Instruction	Mnemonic	Size	Instruction Format									
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte		
LDC	LDC @aa:32,CCR	W	0	1	4	0	0	6	B	2	0	abs
	LDC @aa:32,EXR	W	0	1	4	1	0	6	B	2	0	abs
LDM	LDM.L @SP+, (ERn-ERn+1)	L	0	1	1	0	0	6	D	7	0:erm+1	
	LDM.L @SP+, (ERn-ERn+2)	L	0	1	2	0	0	6	D	7	0:erm+2	
	LDM.L @SP+, (ERn-ERn+3)	L	0	1	3	0	0	6	D	7	0:erm+3	
LDMAC	LDMAC ERs,MACH	L	0	3	2	0:ers						
	LDMAC ERs,MACL	L	0	3	3	0:ers						
MAC	MAC @ERn+,@ERm+	—	0	1	6	0	0	6	D	0:erm;0:erm		
MOV	MOV.B #xx:8,Rd	B	F	rd	IMM							
	MOV.B Rs,Rd	B	0	C	rs	rd						
	MOV.B @ERS,Rd	B	6	8	0:ers	rd						
	MOV.B @(d:16,ERS),Rd	B	6	E	0:ers	rd	disp					
	MOV.B @(d:32,ERS),Rd	B	7	8	0:ers	0	6	A	2	rd	disp	
	MOV.B @ERS+,Rd	B	6	C	0:ers	rd						
	MOV.B @aa:8,Rd	B	2	rd	abs							
	MOV.B @aa:16,Rd	B	6	A	0	rd	abs					
	MOV.B @aa:32,Rd	B	6	A	2	rd	abs					
	MOV.B Rs,@ERd	B	6	8	1:erd	rs						
	MOV.B Rs,@(d:16,ERd)	B	6	E	1:erd	rs	disp					
	MOV.B Rs,@(d:32,ERd)	B	7	8	0:erd	0	6	A	A	rs	disp	
	MOV.B Rs,@-ERd	B	6	C	1:erd	rs						
	MOV.B Rs,@aa:8	B	3	rs	abs							
MOV.B Rs,@aa:16	B	6	A	8	rs	abs						
MOV.B Rs,@aa:32	B	6	A	A	rs	abs						
MOV.W #xx:16,Rd	W	7	9	0	rd	IMM						
MOV.W Rs,Rd	W	0	D	rs	rd							
MOV.W @ERS,Rd	W	6	9	0:ers	rd							
MOV.W @(d:16,ERS),Rd	W	6	F	0:ers	rd	disp						

Instruction	Mnemonic	Size	Instruction Format																	
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8										
MOV	MOV.W @ERs+,Rd	W	6	D	0:ers	rd														
	MOV.W @aa:16,Rd	W	6	B	0	rd														
	MOV.W @aa:32,Rd	W	6	B	2	rd														
	MOV.W Rs,@ERd	W	6	9	1:erd	rs														
	MOV.W Rs,@(d:16,ERd)	W	6	F	1:erd	rs														
	MOV.W Rs,@(d:32,ERd)	W	7	8	0:erd	0	6	B	A	rs										
	MOV.W Rs,@-ERd	W	6	D	1:erd	rs														
	MOV.W Rs,@aa:16	W	6	B	8	rs														
	MOV.W Rs,@aa:32	W	6	B	A	rs														
	MOV.L #xx:32,Rd	L	7	A	0:0:erd															
	MOV.L ERs,ERd	L	0	F	1:ers	0:0:erd														
	MOV.L @ERs,ERd	L	0	1	0	0	6	9	0:ers	0:erd										
	MOV.L @(d:16,ERs),ERd	L	0	1	0	0	6	F	0:ers	0:erd										
	MOV.L @(d:32,ERs),ERd	L	0	1	0	0	7	8	0:ers	0	6	B	2	0:erd						
	MOV.L @ERs+,ERd	L	0	1	0	0	6	D	0:ers	0:erd										
MOV.L @aa:16,ERd	L	0	1	0	0	6	B	0	0:erd											
MOV.L @aa:32,ERd	L	0	1	0	0	6	B	2	0:erd											
MOV.L ERs,@ERd	L	0	1	0	0	6	9	1:erd	0:ers											
MOV.L ERs,@(d:16,ERd)	L	0	1	0	0	6	F	1:erd	0:ers											
MOV.L ERs,@(d:32,ERd)*1	L	0	1	0	0	7	8	0:erd	0	6	B	A	0:ers							
MOV.L ERs,@-ERd	L	0	1	0	0	6	D	1:erd	0:ers											
MOV.L ERs,@aa:16	L	0	1	0	0	6	B	8	0:ers											
MOV.L ERs,@aa:32	L	0	1	0	0	6	B	A	0:ers											
MOVFPPE @aa:16,Rd	B	Cannot be used in the HBS/2626 Group or HBS/2623 Group.																		
MOVTPPE	B																			
MULXS	MULXS.B Rs,Rd	B	0	1	C	0	5	0	rs	rd										
	MULXS.W Rs,ERd	W	0	1	C	0	5	2	rs	0:erd										
	MULXU.B Rs,Rd	B	5	0	rs	rd														



Instruction	Mnemonic	Size	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8			
NEG	NEG.B Rd	B	1	7	8	rd							
	NEG.W Rd	W	1	7	9	rd							
	NEG.L ERd	L	1	7	B	0:erd							
NOP	NOP	—	0	0	0	0							
NOT	NOT.B Rd	B	1	7	0	rd							
	NOT.W Rd	W	1	7	1	rd							
	NOT.L ERd	L	1	7	3	0:erd							
	OR.B #xx:8,Rd	B	C	rd	IMM								
OR	OR.B Rs,Rd	B	1	4	rs	rd							
	OR.W #xx:16,Rd	W	7	9	4	rd	IMM						
	OR.W Rs,Rd	W	6	4	rs	rd							
	OR.L #xx:32,ERd	L	7	A	4	0:erd							
	OR.L ERs,ERd	L	0	1	F	0	6	4	0:ers	0:erd			
	ORC #xx:8,CCR	B	0	4	IMM								
	ORC #xx:8,EXR	B	0	1	4	1	0	4	IMM				
POP	POP.W Rn	W	6	D	7	m							
PUSH	POP.L ERn	L	0	1	0	0	6	D	7	0:ern			
	PUSH.W Rn	W	6	D	F	m							
ROT	PUSH.L ERn	L	0	1	0	0	6	D	F	0:ern			
	ROTL.B Rd	B	1	2	8	rd							
	ROTL.B #2, Rd	B	1	2	C	rd							
	ROTL.W Rd	W	1	2	9	rd							
	ROTL.W #2, Rd	W	1	2	D	rd							
	ROTL.L ERd	L	1	2	B	0:erd							
ROTL.L #2, ERd	L	1	2	F	0:erd								

Instruction	Mnemonic	Size	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8			
ROTR	ROTR.B Rd	B	1	3	8	rd							
	ROTR.B #2, Rd	B	1	3	C	rd							
	ROTR.W Rd	W	1	3	9	rd							
	ROTR.W #2, Rd	W	1	3	D	rd							
	ROTR.L ERd	L	1	3	B	0:erd							
	ROTR.L #2, ERd	L	1	3	F	0:erd							
ROTXL	ROTXL.B Rd	B	1	2	0	rd							
	ROTXL.B #2, Rd	B	1	2	4	rd							
	ROTXL.W Rd	W	1	2	1	rd							
	ROTXL.W #2, Rd	W	1	2	5	rd							
	ROTXL.L ERd	L	1	2	3	0:erd							
	ROTXL.L #2, ERd	L	1	2	7	0:erd							
ROTXR	ROTXR.B Rd	B	1	3	0	rd							
	ROTXR.B #2, Rd	B	1	3	4	rd							
	ROTXR.W Rd	W	1	3	1	rd							
	ROTXR.W #2, Rd	W	1	3	5	rd							
	ROTXR.L ERd	L	1	3	3	0:erd							
	ROTXR.L #2, ERd	L	1	3	7	0:erd							
RTE		—	5	6	7	0							
RTS		—	5	4	7	0							
SHAL	SHAL.B Rd	B	1	0	8	rd							
	SHAL.B #2, Rd	B	1	0	C	rd							
	SHAL.W Rd	W	1	0	9	rd							
	SHAL.W #2, Rd	W	1	0	D	rd							
	SHALL ERd	L	1	0	B	0:erd							
	SHALL #2, ERd	L	1	0	F	0:erd							



Instruction	Mnemonic	Size	Instruction Format																
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8									
SHAR	SHAR.B Rd	B	1	1	8	rd													
	SHAR.B #2, Rd	B	1	1	C	rd													
	SHAR.W Rd	W	1	1	9	rd													
	SHAR.W #2, Rd	W	1	1	D	rd													
	SHAR.L ERd	L	1	1	B	0:erd													
	SHAR.L #2, ERd	L	1	1	F	0:erd													
	SHAR.L Rd	B	1	0	0	rd													
SHLL	SHLL.B #2, Rd	B	1	0	4	rd													
	SHLL.W Rd	W	1	0	1	rd													
	SHLL.W #2, Rd	W	1	0	5	rd													
	SHLL.L ERd	L	1	0	3	0:erd													
	SHLL.L #2, ERd	L	1	0	7	0:erd													
	SHLL.RB Rd	B	1	1	0	rd													
	SHLL.RB #2, Rd	B	1	1	4	rd													
SHLR	SHLR.W Rd	W	1	1	1	rd													
	SHLR.W #2, Rd	W	1	1	5	rd													
	SHLR.L ERd	L	1	1	3	0:erd													
	SHLR.L #2, ERd	L	1	1	7	0:erd													
	SLEEP	—	0	1	8	0													
	STC.B CCR,Rd	B	0	2	0	rd													
	STC.B EXR,Rd	B	0	2	1	rd													
STC	STC.W CCR,@ERd	W	0	1	4	0	6	9	1:erd	0									
	STC.W EXR,@ERd	W	0	1	4	1	6	9	1:erd	0									
	STC.W CCR,@(d:16,ERd)	W	0	1	4	0	6	F	1:erd	0									
	STC.W EXR,@(d:16,ERd)	W	0	1	4	1	6	F	1:erd	0									
	STC.W CCR,@(d:32,ERd)	W	0	1	4	0	7	8	0:erd	0									
	STC.W EXR,@(d:32,ERd)	W	0	1	4	1	7	8	0:erd	0									
	STC.W CCR,@-ERd	W	0	1	4	0	6	D	1:erd	0									



Instruc- tion	Mnemonic	Size	Instruction Format							
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8
STC	STC.W CCR, @aa:16	W	0 1	4 0	6 B	8 0	abs			
	STC.W EXR, @aa:16	W	0 1	4 1	6 B	8 0	abs			
	STC.W CCR, @aa:32	W	0 1	4 0	6 B	A 0				abs
	STC.W EXR, @aa:32	W	0 1	4 1	6 B	A 0				abs
STM	STM.L (ERn-ERn+1), @-SP	L	0 1	1 0	6 D	F 0:ern				
	STM.L (ERn-ERn+2), @-SP	L	0 1	2 0	6 D	F 0:ern				
	STM.L (ERn-ERn+3), @-SP	L	0 1	3 0	6 D	F 0:ern				
	STM.L (ERn-ERn+1), @-SP	L	0 2	2 0:ers						
STMAC	STMAC MACL,ERd	L	0 2	3 0:ers						
	STMAC MACL,ERd	L	0 2	3 0:ers						
SUB	SUB.B Rs,Rd	B	1 8	rs rd						
	SUB.W #xx:16,Rd	W	7 9	3 rd	IMM					
	SUB.W Rs,Rd	W	1 9	rs rd						
	SUB.L #xx:32,ERd	L	7 A	3 0:erd			IMM			
	SUB.L ERs,ERd	L	1 A	1:ers 0:erd						
	SUBS #1,ERd	L	1 B	0 0:erd						
SUBS	SUBS #2,ERd	L	1 B	8 0:erd						
	SUBS #4,ERd	L	1 B	9 0:erd						
	SUBX #xx:8,Rd	B	B rd	IMM						
SUBX	SUBX Rs,Rd	B	1 E	rs rd						
	TAS @ERd*2	B	0 1	E 0	7 B 0:erd C					
TAS	TAS @ERd*2	B	0 1	E 0	7 B 0:erd C					
TRAPA	TRAPA #x:2	—	5 7	00:IMM 0						
XOR	XOR.B #xx:8,Rd	B	D rd	IMM						
	XOR.B Rs,Rd	B	1 5	rs rd						
	XOR.W #xx:16,Rd	W	7 9	5 rd	IMM					
	XOR.W Rs,Rd	W	6 5	rs rd						
	XOR.L #xx:32,ERd	L	7 A	5 0:erd			IMM			
	XOR.L ERs,ERd	L	0 1	F 0	6 5 0:ers 0:erd					



Instruction	Mnemonic	Size	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte			
XORC	XORC #xx:8,CCR	B	0	5	IMM								
	XORC #xx:8,EXR	B	0	1	4	1	0	5	IMM				

Notes: 1. Bit 7 of the 4th byte of the MOV.L ERs, @(d:32:ERd) instruction can be either 1 or 0.  
2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

Legend:

IMM:

abs:

disp:

rs, rd, rn:

ers, erd, ern, erm:

Immediate data (2, 3, 8, 16, or 32 bits)

Absolute address (8, 16, 24, or 32 bits)

Displacement (8, 16, or 32 bits)

Register field (4 bits specifying an 8-bit or 16-bit register. The symbols rs, rd, and rn correspond to operations rs, rd, and rn.)

Register field (3 bits specifying an address register or 32-bit register. The symbols ers, erd, ern, and erm correspond to operations ers, erd, ern, and erm.)

The register fields specify general registers as follows.

**Address Register**

**32-Bit Register**

**General Register**

**Register Field**

000 ER0

001 ER1

• •

• •

111 ER7

**16-Bit Register**

**General Register**

**Register Field**

0000 R0

0001 R1

• •

• •

0111 R7

1000 E0

1001 E1

• •

• •

1111 E7

**8-Bit Register**

**Register Field**

0000 R0H

0001 R1H

• •

• •

• •

0111 R7H

1000 R0L

1001 R1L

• •

• •

1111 R7L





1st byte		2nd byte	
AH	AL	BH	BL

Instruction code

BH	0	1	2	3	4	5	6	7	8	9	A	B	C
AH/AL	MOV	LDM	STM	LDC	STC		MAC*		SLEEP		CLRMAC*		Table A.3(9)
0A	INC												ADD
0B	ADDS					INC		INC	ADDS				MOV
0F	DAA												
10	SHLL			SHLL				SHLL	SHAL				SHAL
11	SHLR			SHLR				SHLR	SHAR				SHAR
12	ROTXL			ROTXL				ROTXL	ROTL				ROTL
13	ROTXR			ROTXR				ROTXR	ROTR				ROTR
17	NOT			NOT		EXTU		EXTU	NEG			NEG	
1A	DEC												SUB
1B	SUBS					DEC		DEC	SUBS				
1F	DAS												CMP
58	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE
6A	MOV	Table A.3(4)	MOV	Table A.3(4)	MOVFP				MOV		MOV		MOVTP
79	MOV	ADD	CMP	SUB	OR	XOR	AND						
7A	MOV	ADD	CMP	SUB	OR	XOR	AND						





Instruction code	1st byte		2nd byte		3rd byte		4th byte	
	AH	AL	BH	BL	CH	CL	DH	DL

CL	0	1	2	3	4	5	6	7	8	9	A	B	C
AH/ALBH/BL/CH	MULXS	MULXS	MULXS										
01C05	MULXS	MULXS	MULXS										
01D05		DIVXS		DIVXS									
01F06					OR	XOR	AND						
7Cr06 *1				BTST									
7Cr07 *1				BTST	BOR	BXOR	BAND	BLD	BIOR	BIXOR	BIAND	BILD	BIST
7Dr06 *1	BSET	BNOT	BCLR										
7Dr07 *1	BSET	BNOT	BCLR										
7Eaa6 *2				BTST									
7Eaa7 *2				BTST	BOR	BXOR	BAND	BLD	BIOR	BIXOR	BIAND	BILD	BIST
7Faa6 *2	BSET	BNOT	BCLR										
7Faa7 *2	BSET	BNOT	BCLR										

Notes: 1. r is the register specification field.  
 2. aa is the absolute address specification.

Instruction code	1st byte		2nd byte		3rd byte		4th byte		5th byte		6th byte	
	AH	AL	BH	BL	CH	CL	DH	DL	EH	EL	FH	FL



Instruction code	1st byte		2nd byte		3rd byte		4th byte		5th byte		6th byte		7th byte		8th byte	
	AH	AL	BH	BL	CH	CL	DH	DL	EH	EL	FH	FL	GH	GL	HH	HL
6A10aaaa6*					BTST											
6A10aaaa7*							BOR BIOR	BAND BIAND	BLD BLD							
6A18aaaa6*										BST BST						
6A18aaaa7*																



Instruction code	1st byte		2nd byte		3rd byte		4th byte		5th byte		6th byte		7th byte		8th byte	
	AH	AL	BH	BL	CH	CL	DH	DL	EH	EL	FH	FL	GH	GL	HH	HL
6A30aaaaaaa6*					BTST											
6A30aaaaaaa7*							BOR BIOR	BAND BIAND	BLD BLD							
6A38aaaaaaa6*										BST BST						
6A38aaaaaaa7*																



**Examples:** Advanced mode, program code and stack located in external memory, on-chip supporting modules accessed in two states with 8-bit bus width, external devices accessed in two states with one wait state and 16-bit bus width.

1. BSET #0, @FFFFC7:8

From table A.5:

$$I = L = 2, \quad J = K = M = N = 0$$

From table A.4:

$$S_I = 4, \quad S_L = 2$$

$$\text{Number of states required for execution} = 2 \times 4 + 2 \times 2 = 12$$

2. JSR @@30

From table A.5:

$$I = J = K = 2, \quad L = M = N = 0$$

From table A.4:

$$S_I = S_J = S_K = 4$$

$$\text{Number of states required for execution} = 2 \times 4 + 2 \times 4 + 2 \times 4 = 24$$



Branch address read	$S_J$						
Stack operation	$S_K$						
Byte data access	$S_L$		2		2	3 + m	
Word data access	$S_M$		4		4	6 + 2m	
Internal operation	$S_N$	1	1	1	1	1	1

Legend:

m: Number of wait states inserted into external device access

	ADD.L ERs,ERd	1	
ADDS	ADDS #1/2/4,ERd	1	
ADDX	ADDX #xx:8,Rd	1	
	ADDX Rs,Rd	1	
AND	AND.B #xx:8,Rd	1	
	AND.B Rs,Rd	1	
	AND.W #xx:16,Rd	2	
	AND.W Rs,Rd	1	
	AND.L #xx:32,ERd	3	
	AND.L ERs,ERd	2	
ANDC	ANDC #xx:8,CCR	1	
	ANDC #xx:8,EXR	2	
BAND	BAND #xx:3,Rd	1	
	BAND #xx:3,@ERd	2	1
	BAND #xx:3,@aa:8	2	1
	BAND #xx:3,@aa:16	3	1
	BAND #xx:3,@aa:32	4	1
Bcc	BRA d:8 (BT d:8)	2	
	BRN d:8 (BF d:8)	2	
	BHI d:8	2	
	BLS d:8	2	
	BCC d:8 (BHS d:8)	2	
	BCS d:8 (BLO d:8)	2	
	BNE d:8	2	
	BEQ d:8	2	
	BVC d:8	2	
	BVS d:8	2	
	BPL d:8	2	
	BMI d:8	2	
	BGE d:8	2	
	BLT d:8	2	
	BGT d:8	2	
	BLE d:8	2	

	BEQ d:16	2	
	BVC d:16	2	
	BVS d:16	2	
	BPL d:16	2	
	BMI d:16	2	
	BGE d:16	2	
	BLT d:16	2	
	BGT d:16	2	
	BLE d:16	2	
BCLR	BCLR #xx:3,Rd	1	
	BCLR #xx:3,@ERd	2	2
	BCLR #xx:3,@aa:8	2	2
	BCLR #xx:3,@aa:16	3	2
	BCLR #xx:3,@aa:32	4	2
	BCLR Rn,Rd	1	
	BCLR Rn,@ERd	2	2
	BCLR Rn,@aa:8	2	2
	BCLR Rn,@aa:16	3	2
	BCLR Rn,@aa:32	4	2
BIAND	BIAND #xx:3,Rd	1	
	BIAND #xx:3,@ERd	2	1
	BIAND #xx:3,@aa:8	2	1
	BIAND #xx:3,@aa:16	3	1
	BIAND #xx:3,@aa:32	4	1
BILD	BILD #xx:3,Rd	1	
	BILD #xx:3,@ERd	2	1
	BILD #xx:3,@aa:8	2	1
	BILD #xx:3,@aa:16	3	1
	BILD #xx:3,@aa:32	4	1

	BIST #xx:3.@aa:8	2	2
	BIST #xx:3.@aa:16	3	2
	BIST #xx:3.@aa:32	4	2
BIXOR	BIXOR #xx:3,Rd	1	
	BIXOR #xx:3.@ERd	2	1
	BIXOR #xx:3.@aa:8	2	1
	BIXOR #xx:3.@aa:16	3	1
	BIXOR #xx:3.@aa:32	4	1
BLD	BLD #xx:3,Rd	1	
	BLD #xx:3.@ERd	2	1
	BLD #xx:3.@aa:8	2	1
	BLD #xx:3.@aa:16	3	1
	BLD #xx:3.@aa:32	4	1
BNOT	BNOT #xx:3,Rd	1	
	BNOT #xx:3.@ERd	2	2
	BNOT #xx:3.@aa:8	2	2
	BNOT #xx:3.@aa:16	3	2
	BNOT #xx:3.@aa:32	4	2
	BNOT Rn,Rd	1	
	BNOT Rn,@ERd	2	2
	BNOT Rn,@aa:8	2	2
	BNOT Rn,@aa:16	3	2
BNOT Rn,@aa:32	4	2	
BOR	BOR #xx:3,Rd	1	
	BOR #xx:3.@ERd	2	1
	BOR #xx:3.@aa:8	2	1
	BOR #xx:3.@aa:16	3	1
	BOR #xx:3.@aa:32	4	1

	BSET Rn, @aa:8	2	2
	BSET Rn, @aa:16	3	2
	BSET Rn, @aa:32	4	2
BSR	BSR d:8	2	2
	BSR d:16	2	2
BST	BST #xx:3,Rd	1	
	BST #xx:3,@ERd	2	2
	BST #xx:3,@aa:8	2	2
	BST #xx:3,@aa:16	3	2
	BST #xx:3,@aa:32	4	2
BTST	BTST #xx:3,Rd	1	
	BTST #xx:3,@ERd	2	1
	BTST #xx:3,@aa:8	2	1
	BTST #xx:3,@aa:16	3	1
	BTST #xx:3,@aa:32	4	1
	BTST Rn,Rd	1	
	BTST Rn,@ERd	2	1
	BTST Rn,@aa:8	2	1
	BTST Rn,@aa:16	3	1
	BTST Rn,@aa:32	4	1
BXOR	BXOR #xx:3,Rd	1	
	BXOR #xx:3,@ERd	2	1
	BXOR #xx:3,@aa:8	2	1
	BXOR #xx:3,@aa:16	3	1
	BXOR #xx:3,@aa:32	4	1
CLRMAC	CLRMAC	1	
CMP	CMP.B #xx:8,Rd	1	
	CMP.B Rs,Rd	1	
	CMP.W #xx:16,Rd	2	
	CMP.W Rs,Rd	1	
	CMP.L #xx:32,ERd	3	
	CMP.L ERs,ERd	1	
DAA	DAA Rd	1	

	DIVXU.W Rs,ERd	1		
EEPMOV	EEPMOV.B	2		$2n + 2^{*2}$
	EEPMOV.W	2		$2n + 2^{*2}$
EXTS	EXTS.W Rd	1		
	EXTS.L ERd	1		
EXTU	EXTU.W Rd	1		
	EXTU.L ERd	1		
INC	INC.B Rd	1		
	INC.W #1/2,Rd	1		
	INC.L #1/2,ERd	1		
JMP	JMP @ERn	2		
	JMP @aa:24	2		
	JMP @@aa:8	2	2	
JSR	JSR @ERn	2		2
	JSR @aa:24	2		2
	JSR @@aa:8	2	2	2
LDC	LDC #xx:8,CCR	1		
	LDC #xx:8,EXR	2		
	LDC Rs,CCR	1		
	LDC Rs,EXR	1		
	LDC @ERs,CCR	2		1
	LDC @ERs,EXR	2		1
	LDC @(d:16,ERs),CCR	3		1
	LDC @(d:16,ERs),EXR	3		1
	LDC @(d:32,ERs),CCR	5		1
	LDC @(d:32,ERs),EXR	5		1
	LDC @ERs+,CCR	2		1
	LDC @ERs+,EXR	2		1
	LDC @aa:16,CCR	3		1
	LDC @aa:16,EXR	3		1
	LDC @aa:32,CCR	4		1
	LDC @aa:32,EXR	4		1

MOV.B Rs,Rd	1	
MOV.B @ERs,Rd	1	1
MOV.B @(d:16,ERs),Rd	2	1
MOV.B @(d:32,ERs),Rd	4	1
MOV.B @ERs+,Rd	1	1
MOV.B @aa:8,Rd	1	1
MOV.B @aa:16,Rd	2	1
MOV.B @aa:32,Rd	3	1
MOV.B Rs,@ERd	1	1
MOV.B Rs,@(d:16,ERd)	2	1
MOV.B Rs,@(d:32,ERd)	4	1
MOV.B Rs,@-ERd	1	1
MOV.B Rs,@aa:8	1	1
MOV.B Rs,@aa:16	2	1
MOV.B Rs,@aa:32	3	1
MOV.W #xx:16,Rd	2	
MOV.W Rs,Rd	1	
MOV.W @ERs,Rd	1	1
MOV.W @(d:16,ERs),Rd	2	1
MOV.W @(d:32,ERs),Rd	4	1
MOV.W @ERs+,Rd	1	1
MOV.W @aa:16,Rd	2	1
MOV.W @aa:32,Rd	3	1
MOV.W Rs,@ERd	1	1
MOV.W Rs,@(d:16,ERd)	2	1
MOV.W Rs,@(d:32,ERd)	4	1
MOV.W Rs,@-ERd	1	1
MOV.W Rs,@aa:16	2	1
MOV.W Rs,@aa:32	3	1
MOV.L #xx:32,ERd	3	
MOV.L ERs,ERd	1	
MOV.L @ERs,ERd	2	2

	MOV.L ERs,@(d:32,ERd)	5	2
	MOV.L ERs,@-ERd	2	2
	MOV.L ERs,@aa:16	3	2
	MOV.L ERs,@aa:32	4	2
MOVFP	MOVFP @:aa:16,Rd	Can not be used in the H8S/2626 Group or H8S/2623 Group.	
MOVTPE	MOVTPE Rs,@:aa:16		
MULXS	MULXS.B Rs,Rd	2	
	MULXS.W Rs,ERd	2	
MULXU	MULXU.B Rs,Rd	1	
	MULXU.W Rs,ERd	1	
NEG	NEG.B Rd	1	
	NEG.W Rd	1	
	NEG.L ERd	1	
NOP	NOP	1	
NOT	NOT.B Rd	1	
	NOT.W Rd	1	
	NOT.L ERd	1	
OR	OR.B #xx:8,Rd	1	
	OR.B Rs,Rd	1	
	OR.W #xx:16,Rd	2	
	OR.W Rs,Rd	1	
	OR.L #xx:32,ERd	3	
	OR.L ERs,ERd	2	
ORC	ORC #xx:8,CCR	1	
	ORC #xx:8,EXR	2	
POP	POP.W Rn	1	1
	POP.L ERn	2	2
PUSH	PUSH.W Rn	1	1
	PUSH.L ERn	2	2



	ROTR.B #2,Rd	1	
	ROTR.W Rd	1	
	ROTR.W #2,Rd	1	
	ROTR.L ERd	1	
	ROTR.L #2,ERd	1	
ROTXL	ROTXL.B Rd	1	
	ROTXL.B #2,Rd	1	
	ROTXL.W Rd	1	
	ROTXL.W #2,Rd	1	
	ROTXL.L ERd	1	
	ROTXL.L #2,ERd	1	
ROTXR	ROTXR.B Rd	1	
	ROTXR.B #2,Rd	1	
	ROTXR.W Rd	1	
	ROTXR.W #2,Rd	1	
	ROTXR.L ERd	1	
	ROTXR.L #2,ERd	1	
RTE	RTE	2	2/3 <sup>*1</sup>
RTS	RTS	2	2
SHAL	SHAL.B Rd	1	
	SHAL.B #2,Rd	1	
	SHAL.W Rd	1	
	SHAL.W #2,Rd	1	
	SHAL.L ERd	1	
	SHAL.L #2,ERd	1	
SHAR	SHAR.B Rd	1	
	SHAR.B #2,Rd	1	
	SHAR.W Rd	1	
	SHAR.W #2,Rd	1	
	SHAR.L ERd	1	
	SHAR.L #2,ERd	1	

	SHLR.B #2,Rd	1	
	SHLR.W Rd	1	
	SHLR.W #2,Rd	1	
	SHLR.L ERd	1	
	SHLR.L #2,ERd	1	
SLEEP	SLEEP	1	
STC	STC.B CCR,Rd	1	
	STC.B EXR,Rd	1	
	STC.W CCR,@ERd	2	1
	STC.W EXR,@ERd	2	1
	STC.W CCR,@(d:16,ERd)	3	1
	STC.W EXR,@(d:16,ERd)	3	1
	STC.W CCR,@(d:32,ERd)	5	1
	STC.W EXR,@(d:32,ERd)	5	1
	STC.W CCR,@-ERd	2	1
	STC.W EXR,@-ERd	2	1
	STC.W CCR,@aa:16	3	1
	STC.W EXR,@aa:16	3	1
	STC.W CCR,@aa:32	4	1
	STC.W EXR,@aa:32	4	1
STM	STM.L (ERn-ERn+1),@-SP	2	4
	STM.L (ERn-ERn+2),@-SP	2	6
	STM.L (ERn-ERn+3),@-SP	2	8
STMAC <sup>*3</sup>	STMAC MACH,ERd	1	
	STMAC MACL,ERd	1	
SUB	SUB.B Rs,Rd	1	
	SUB.W #xx:16,Rd	2	
	SUB.W Rs,Rd	1	
	SUB.L #xx:32,ERd	3	
	SUB.L ERs,ERd	1	
SUBS	SUBS #1/2/4,ERd	1	
SUBX	SUBX #xx:8,Rd	1	
	SUBX Rs,Rd	1	


	XOR.L ERs,ERd	2
XORC	XORC #xx:8,CCR	1
	XORC #xx:8,EXR	2

- Notes:
1. 2 when EXR is invalid, 3 when EXR is valid.
  2. 5 for concatenated execution, 4 otherwise.
  3. An internal operation may require between 0 and 3 additional states, depending on the preceding instruction.
  4. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

## A.5 Bus States during Instruction Execution


Table A.6 indicates the types of cycles that occur during instruction execution by the processor. Table A.4 for the number of states per cycle.

### How to Read the Table:



3rd	Address of 3rd word (5th and 6th bytes)
4th	Address of 4th word (7th and 8th bytes)
5th	Address of 5th word (9th and 10th bytes)
NEXT	Address of next instruction
EA	Effective address
VEC	Vector address

Figure A.1 shows timing waveforms for the address bus and the  $\overline{RD}$ ,  $\overline{HWR}$ , and  $\overline{LWR}$  during execution of the above instruction with an 8-bit bus, using three-state access with no wait states.



**Figure A.1 Address Bus,  $\overline{RD}$ ,  $\overline{HWR}$ , and  $\overline{LWR}$  Timing (8-Bit Bus, Three-State Access, No Wait States)**

Instruction	1	2	3	4	5	6	7
ADD.B #xx:8,Rd	R:W NEXT						
ADD.B Rs,Rd	R:W NEXT						
ADD.W #xx:16,Rd	R:W 2nd	R:W NEXT					
ADD.W Rs,Rd	R:W NEXT						
ADD.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT				
ADD.L ERs,ERd	R:W NEXT						
ADDS #1/2/4,ERd	R:W NEXT						
ADDX #xx:8,Rd	R:W NEXT						
ADDX Rs,Rd	R:W NEXT						
AND.B #xx:8,Rd	R:W NEXT						
AND.B Rs,Rd	R:W NEXT						
AND.W #xx:16,Rd	R:W 2nd	R:W NEXT					
AND.W Rs,Rd	R:W NEXT						
AND.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT				
AND.L ERs,ERd	R:W 2nd	R:W NEXT					
ANDC #xx:8,CCR	R:W NEXT						
ANDC #xx:8,EXR	R:W 2nd	R:W NEXT					
BAND #xx:3,Rd	R:W NEXT						
BAND #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BAND #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BAND #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BAND #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		
BRA d:8 (BT d:8)	R:W NEXT	R:W EA					
BRN d:8 (BF d:8)	R:W NEXT	R:W EA					
BHI d:8	R:W NEXT	R:W EA					
BLS d:8	R:W NEXT	R:W EA					
BCC d:8 (BHS d:8)	R:W NEXT	R:W EA					
BCS d:8 (BLO d:8)	R:W NEXT	R:W EA					
BNE d:8	R:W NEXT	R:W EA					
BEQ d:8	R:W NEXT	R:W EA					
BVC d:8	R:W NEXT	R:W EA					
BVS d:8	R:W NEXT	R:W EA					
BPL d:8	R:W NEXT	R:W EA					
BMI d:8	R:W NEXT	R:W EA					
BGE d:8	R:W NEXT	R:W EA					
BLT d:8	R:W NEXT	R:W EA					

Instruction	1	2	3	4	5	6	7
BLE d:8	R:W NEXT	R:W EA					
BRA d:16 (BT d:16)	R:W 2nd	Internal operation, 1 state	R:W EA				
BRN d:16 (BF d:16)	R:W 2nd	Internal operation, 1 state	R:W EA				
BHI d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BLS d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BCC d:16 (BHS d:16)	R:W 2nd	Internal operation, 1 state	R:W EA				
BCS d:16 (BLO d:16)	R:W 2nd	Internal operation, 1 state	R:W EA				
BNE d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BEQ d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BVC d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BVS d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BPL d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BMI d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BGE d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BLT d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BGT d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BLE d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BCLR #xx:3,Rd	R:W NEXT						
BCLR #xx:3,@ERd	R:W 2nd	R:BM EA	R:W:M NEXT	W:BM EA			

Instruction	1	2	3	4	5	6	7
BCLR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B M EA	R:W:M NEXT	W:B EA	
BCLR Rn,Rd	R:W NEXT						
BCLR Rn,@ERd	R:W 2nd	R:B M EA	R:W:M NEXT	W:B EA			
BCLR Rn,@aa:8	R:W 2nd	R:B M EA	R:W:M NEXT	W:B EA			
BCLR Rn,@aa:16	R:W 2nd	R:W 3rd	R:B M EA	R:W:M NEXT	W:B EA		
BCLR Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B M EA	R:W:M NEXT	W:B EA	
BIAND #xx:3,Rd	R:W NEXT						
BIAND #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BIAND #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BIAND #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BIAND #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		
BILD #xx:3,Rd	R:W NEXT						
BILD #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BILD #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BILD #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BILD #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		
BIOR #xx:3,Rd	R:W NEXT						
BIOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BIOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BIOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BIOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		
BIST #xx:3,Rd	R:W NEXT						
BIST #xx:3,@ERd	R:W 2nd	R:B M EA	R:W:M NEXT	W:B EA			
BIST #xx:3,@aa:8	R:W 2nd	R:B M EA	R:W:M NEXT	W:B EA			
BIST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B M EA	R:W:M NEXT	W:B EA		
BIST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B M EA	R:W:M NEXT	W:B EA	
BIXOR #xx:3,Rd	R:W NEXT						
BIXOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BIXOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BIXOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BIXOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		
BLD #xx:3,Rd	R:W NEXT						
BLD #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BLD #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BLD #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BLD #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		

Instruction	1	2	3	4	5	6	7
BNOT #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BNOT #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BNOT #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA		
BNOT #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA	
BNOT Rn,Rd	R:W NEXT						
BNOT Rn,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BNOT Rn,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BNOT Rn,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA		
BNOT Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA	
BOR #xx:3,Rd	R:W NEXT						
BOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		
BSET #xx:3,Rd	R:W NEXT						
BSET #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BSET #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BSET #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA		
BSET #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA	
BSET Rn,Rd	R:W NEXT						
BSET Rn,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BSET Rn,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BSET Rn,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA		
BSET Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA	
BSR d:8	R:W NEXT	R:W EA	W:W:M stack (H)	W:W stack (L)			
BSR d:16	R:W 2nd	Internal operation, 1 state	R:W EA	W:W:M stack (H)	W:W stack (L)		
BST #xx:3,Rd	R:W NEXT						
BST #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BST #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA		
BST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA	
BTST #xx:3,Rd	R:W NEXT						
BTST #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT				





Instruction	1	2	3	4	5	6	7
BTST #xx:3, @aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BTST #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BTST #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		
BTST Rn, Rd	R:W NEXT						
BTST Rn, @ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BTST Rn, @aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BTST Rn, @aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BTST Rn, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		
BXOR #xx:3, Rd	R:W NEXT						
BXOR #xx:3, @ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BXOR #xx:3, @aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BXOR #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BXOR #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		
CLRMAC	R:W NEXT	Internal operation, 1 state					
CMP.B #xx:8, Rd	R:W NEXT						
CMP.B Rs, Rd	R:W NEXT						
CMP.W #xx:16, Rd	R:W 2nd	R:W NEXT					
CMP.W Rs, Rd	R:W NEXT						
CMP.L #xx:32, ERd	R:W 2nd	R:W 3rd	R:W NEXT				
CMP.L ERs, ERd	R:W NEXT						
DAA Rd	R:W NEXT						
DAS Rd	R:W NEXT						
DEC.B Rd	R:W NEXT						
DEC.W #1/2, Rd	R:W NEXT						
DEC.L #1/2, ERd	R:W NEXT						
DIVXS.B Rs, Rd	R:W 2nd	R:W NEXT	Internal operation, 11 states				
DIVXS.W Rs, ERd	R:W 2nd	R:W NEXT	Internal operation, 19 states				
DIVXU.B Rs, Rd	R:W NEXT	Internal operation, 11 states					
DIVXU.W Rs, ERd	R:W NEXT	Internal operation, 19 states					
EEMOV.B	R:W 2nd	R:B EAs*1	R:B EAd*1	R:B EAs*2	W:B EAd*2	R:W NEXT	
EEMOV.W	R:W 2nd	R:B EAs*1	R:B EAd*1	R:B EAs*2	W:B EAd*2	R:W NEXT	
EXTS.W Rd	R:W NEXT				← Repeated n times*2 →		
EXTS.L ERd	R:W NEXT						
EXTU.W Rd	R:W NEXT						

Instruction	1	2	3	4	5	6	7
INC.W #1/2,Rd	R:W NEXT						
INC.L #1/2,ERd	R:W NEXT						
JMP @ERn	R:W NEXT	R:W EA					
JMP @aa:24	R:W 2nd	Internal operation, 1 state	R:W EA				
JMP @ @aa:8	R:W NEXT	R:W:M aa:8	R:W aa:8	Internal operation, 1 state	R:W EA		
JSR @ERn	R:W NEXT	R:W EA	W:W:M stack (H)	W:W:M stack (L)			
JSR @aa:24	R:W 2nd	Internal operation, 1 state	R:W EA	W:W:M stack (H)	W:W stack (L)		
JSR @ @aa:8	R:W NEXT	R:W:M aa:8	R:W aa:8	W:W:M stack (H)	W:W stack (L)	R:W EA	
LDC #xx:8,CCR	R:W NEXT						
LDC #xx:8,EXR	R:W 2nd	R:W NEXT					
LDC Rs,CCR	R:W NEXT						
LDC Rs,EXR	R:W 2nd						
LDC @ERs,CCR	R:W 2nd	R:W NEXT	R:W EA				
LDC @ERs,EXR	R:W 2nd	R:W NEXT	R:W EA				
LDC @(d:16,ERs),CCR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA			
LDC @(d:16,ERs),EXR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA			
LDC @(d:32,ERs),CCR	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	R:W EA	
LDC @(d:32,ERs),EXR	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	R:W EA	
LDC @ERs+,CCR	R:W 2nd	R:W NEXT	Internal operation, 1 state	R:W EA			
LDC @ERs+,EXR	R:W 2nd	R:W NEXT	Internal operation, 1 state	R:W EA			
LDC @aa:16,CCR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA			
LDC @aa:16,EXR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA			
LDC @aa:32,CCR	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA		
LDC @aa:32,EXR	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA		
LDM.L @SP+, (ERn-ERn+1)	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	R:W:M stack (H) <sup>#3</sup>	R:W stack (L) <sup>#3</sup>		

Instruction	1	2	3	4	5	6	7
LDM.L @SP+, (ERn-ERn+2)	R:W 2nd	R:W NEXT	Internal operation, 1 state	R:W/M stack (H) <sup>*3</sup>	R:W stack (L) <sup>*3</sup>		
LDM.L @SP+, (ERn-ERn+3)	R:W 2nd	R:W NEXT	Internal operation, 1 state	R:W/M stack (H) <sup>*3</sup>	R:W stack (L) <sup>*3</sup>		
LDMAC ERs, MACH	R:W NEXT	Internal operation, 1 state		← Repeated n times <sup>*3</sup> →			
LDMAC ERs, MACL	R:W NEXT	Internal operation, 1 state					
MAC @ERn+, @ERm+	R:W 2nd	R:W NEXT	R:W EAn	R:W EAm			
MOV.B #xx:8, Rd	R:W NEXT						
MOV.B Rs, Rd	R:W NEXT						
MOV.B @ERs, Rd	R:W NEXT	R:W EA					
MOV.B @(d:16, ERs), Rd	R:W 2nd	R:W NEXT	R:W EA				
MOV.B @(d:32, ERs), Rd	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA		
MOV.B @ERs+, Rd	R:W NEXT	Internal operation, 1 state	R:W EA				
MOV.B @aa:8, Rd	R:W NEXT	R:W EA					
MOV.B @aa:16, Rd	R:W 2nd	R:W NEXT	R:W EA				
MOV.B @aa:32, Rd	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA			
MOV.B Rs, @ERd	R:W NEXT	W:W EA		R:W EA			
MOV.B Rs, @(d:16, ERd)	R:W 2nd	R:W NEXT	W:W EA				
MOV.B Rs, @(d:32, ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA		
MOV.B Rs, @-ERd	R:W NEXT	Internal operation, 1 state	W:W EA				
MOV.B Rs, @aa:8	R:W NEXT	W:W EA					
MOV.B Rs, @aa:16	R:W 2nd	R:W NEXT	W:W EA				
MOV.B Rs, @aa:32	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA			
MOV.W #xx:16, Rd	R:W 2nd	R:W NEXT					
MOV.W Rs, Rd	R:W NEXT						
MOV.W @ERs, Rd	R:W NEXT	R:W EA					
MOV.W @(d:16, ERs), Rd	R:W 2nd	R:W NEXT	R:W EA				
MOV.W @(d:32, ERs), Rd	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA		
MOV.W @ERs+, Rd	R:W NEXT	Internal operation, 1 state	R:W EA				
MOV.W @aa:16, Rd	R:W 2nd	R:W NEXT	R:W EA				

Instruction	1	2	3	4	5	6	7
MOV.W Rs, @(d:16,ERd)	R:W 2nd	R:W NEXT	W:W EA				
MOV.W Rs, @(d:32,ERd)	R:W 2nd	R:W 3rd	R:E 4th	R:W NEXT	W:W EA		
MOV.W Rs, @-ERd	R:W NEXT	Internal operation, 1 state	W:W EA				
MOV.W Rs, @aa:16	R:W 2nd	R:W NEXT	W:W EA				
MOV.W Rs, @aa:32	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA			
MOV.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT				
MOV.L #ERs,ERd	R:W NEXT						
MOV.L @ERs,ERd	R:W 2nd	R:W:M NEXT	R:W:M EA	R:W EA+2			
MOV.L @(d:16,ERs),ERd	R:W 2nd	R:W:M 3rd	R:W NEXT	R:W:M EA	R:W EA+2		
MOV.L @(d:32,ERs),ERd	R:W 2nd	R:W:M 3rd	R:W:M 4th	R:W 5th	R:W NEXT	R:W:M EA	R:W EA+2
MOV.L @ERs+,ERd	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	R:W:M EA	R:W EA+2		
MOV.L @aa:16,ERd	R:W 2nd	R:W:M 3rd	R:W NEXT	R:W:M EA	R:W EA+2		
MOV.L @aa:32,ERd	R:W 2nd	R:W:M 3rd	R:W 4th	R:W NEXT	R:W:M EA	R:W EA+2	
MOV.L ERs, @ERd	R:W 2nd	R:W:M NEXT	W:W:M EA	W:W EA+2			
MOV.L ERs, @(d:16,ERd)	R:W 2nd	R:W:M 3rd	R:W NEXT	W:W:M EA	W:W EA+2		
MOV.L ERs, @(d:32,ERd)	R:W 2nd	R:W:M 3rd	R:W:M 4th	R:W 5th	R:W NEXT	W:W:M EA	W:W EA+2
MOV.L ERs, @-ERd	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	W:W:M EA	W:W EA+2		
MOV.L ERs, @aa:16	R:W 2nd	R:W:M 3rd	R:W NEXT	W:W:M EA	W:W EA+2		
MOV.L ERs, @aa:32	R:W 2nd	R:W:M 3rd	R:W 4th	R:W NEXT	W:W:M EA	W:W EA+2	
MOV.FPE @aa:16,Rd	Cannot be used in the H8S/2626 Group or H8S/2623 Group.						
MOV.TPE Rs,@aa:16							
MULXS.B Rs,Rd	R:W 2nd	R:W NEXT	Internal operation, 2 states				
MULXS.W Rs,ERd	R:W 2nd	R:W NEXT	Internal operation, 3 states				
MULXU.B Rs,Rd	R:W NEXT	Internal operation, 2 states					
MULXU.W Rs,ERd	R:W NEXT	Internal operation, 3 states					
NEG.B Rd	R:W NEXT						
NEG.W Rd	R:W NEXT						
NEGL ERd	R:W NEXT						
NOP	R:W NEXT						
NOT.B Rd	R:W NEXT						
NOT.W Rd	R:W NEXT						
NOT.L ERd	R:W NEXT						

Instruction	1	2	3	4	5	6	7
OR.W #xx:16,Rd	R:W 2nd	R:W NEXT					
OR.W Rs,Rd	R:W NEXT						
OR.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT				
OR.L ERs,ERd	R:W 2nd	R:W NEXT					
ORC #xx:8,CCR	R:W NEXT						
ORC #xx:8,EXR	R:W 2nd	R:W NEXT					
POP.W Rn	R:W NEXT	Internal operation, 1 state	R:W EA				
POP.L ERn	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	R:W:M EA	R:W EA+2		
PUSH.W Rn	R:W NEXT	Internal operation, 1 state	W:W EA				
PUSH.L ERn	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	W:W:M EA	W:W EA+2		
ROTL.B Rd	R:W NEXT						
ROTL.B #2,Rd	R:W NEXT						
ROTL.W Rd	R:W NEXT						
ROTL.W #2,Rd	R:W NEXT						
ROTL.L ERd	R:W NEXT						
ROTL.L #2,ERd	R:W NEXT						
ROTR.B Rd	R:W NEXT						
ROTR.B #2,Rd	R:W NEXT						
ROTR.W Rd	R:W NEXT						
ROTR.W #2,Rd	R:W NEXT						
ROTR.L ERd	R:W NEXT						
ROTR.L #2,ERd	R:W NEXT						
ROTXL.B Rd	R:W NEXT						
ROTXL.B #2,Rd	R:W NEXT						
ROTXL.W Rd	R:W NEXT						
ROTXL.W #2,Rd	R:W NEXT						
ROTXL.L ERd	R:W NEXT						
ROTXL.L #2,ERd	R:W NEXT						
ROTXR.B Rd	R:W NEXT						
ROTXR.B #2,Rd	R:W NEXT						
ROTXR.W Rd	R:W NEXT						

Instruction	1	2	3	4	5	6	7
ROTXR.L #2,ERd	R:W NEXT	R:W stack (EXR)	R:W stack (H)	R:W stack (L)	Internal operation, 1 state	R:W <sup>2,4</sup>	
RTE	R:W NEXT	R:W stack (EXR)	R:W stack (H)	R:W stack (L)	Internal operation, 1 state	R:W <sup>2,4</sup>	
RTS	R:W NEXT	R:W stack (H)	R:W stack (L)	Internal operation, 1 state	Internal operation, 1 state	R:W <sup>2,4</sup>	
SHAL.B Rd	R:W NEXT						
SHAL.B #2,Rd	R:W NEXT						
SHAL.W Rd	R:W NEXT						
SHAL.W #2,Rd	R:W NEXT						
SHALL.ERd	R:W NEXT						
SHALL.#2,ERd	R:W NEXT						
SHAR.B Rd	R:W NEXT						
SHAR.B #2,Rd	R:W NEXT						
SHAR.W Rd	R:W NEXT						
SHAR.W #2,Rd	R:W NEXT						
SHAR.L ERd	R:W NEXT						
SHAR.L #2,ERd	R:W NEXT						
SHLL.B Rd	R:W NEXT						
SHLL.B #2,Rd	R:W NEXT						
SHLL.W Rd	R:W NEXT						
SHLL.W #2,Rd	R:W NEXT						
SHLLL.ERd	R:W NEXT						
SHLLL.#2,ERd	R:W NEXT						
SHLR.B Rd	R:W NEXT						
SHLR.B #2,Rd	R:W NEXT						
SHLR.W Rd	R:W NEXT						
SHLR.W #2,Rd	R:W NEXT						
SHLR.L ERd	R:W NEXT						
SHLR.L #2,ERd	R:W NEXT						
SLEEP	R:W NEXT	Internal operation:M					
STC.CCR.Rd	R:W NEXT						
STC.EXR.Rd	R:W NEXT						
STC.CCR.@ERd	R:W 2nd	R:W NEXT	W:W EA				
STC.EXR.@ERd	R:W 2nd	R:W NEXT	W:W EA				
STC.CCR,@(d:16,ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA			

Instruction	1	2	3	4	5	6	7
STC EXR, @ (d:16, ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA			
STC CCR, @ (d:32, ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA	
STC EXR, @ (d:32, ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA	
STC CCR, @-ERd	R:W 2nd	R:W NEXT	Internal operation, 1 state	W:W EA			
STC EXR, @-ERd	R:W 2nd	R:W NEXT	Internal operation, 1 state	W:W EA			
STC CCR, @aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA			
STC EXR, @aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA			
STC CCR, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA		
STC EXR, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA		
STM.L(ERn-ERn+1), @-SP	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	W:W:M stack (H)*3	W:W stack (L)*3		
STM.L(ERn-ERn+2), @-SP	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	W:W:M stack (H)*3	W:W stack (L)*3		
STM.L(ERn-ERn+3), @-SP	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	W:W:M stack (H)*3	W:W stack (L)*3		
STMAC MACH, ERd	R:W NEXT						
STMAC MACL, ERd	R:W NEXT						
SUB.B Rs, Rd	R:W NEXT						
SUB.W #xx:16, Rd	R:W 2nd	R:W NEXT					
SUB.W Rs, Rd	R:W NEXT						
SUB.L #xx:32, ERd	R:W 2nd	R:W 3rd	R:W NEXT				
SUB.L ERs, ERd	R:W NEXT						
SUBS #1/2/4, ERd	R:W NEXT						
SUBX #xx:8, Rd	R:W NEXT						
SUBX Rs, Rd	R:W NEXT						
TAS @ERd*8	R:W 2nd	R:W NEXT	R:B:M EA	W:B EA			
TRAPA #x:2	R:W NEXT	Internal operation, 1 state	W:W stack (L)	W:W stack (H)	W:W stack (EXR)	R:W:M VEC	R:W VEC
XOR.B #xx:8, Rd	R:W NEXT						
XOR.B Rs, Rd	R:W NEXT						
XOR.W #xx:16, Rd	R:W 2nd	R:W NEXT					
XOR.W Rs, Rd	R:W NEXT						
XOR.L #xx:32, FRd	R:W 2nd	R:W 3rd	R:W NEXT				

Instruction	1	2	3	4	5	6	7
XOR.L ERs,ERd	R:W 2nd	R:W NEXT					
XORC #xx:8,CCR	R:W NEXT						
XORC #xx:8,EXR	R:W 2nd	R:W NEXT					
Reset exception	R:W VEC	R:W VEC+2	Internal operation, 1 state	R:W*5			
Interrupt exception	R:W*6	Internal operation, 1 state	W:W stack (L)	W:W stack (H)	W:W stack (EXR)	R:W:M VEC	R:W VEC:

- Notes:
1. EAs is the contents of ER5. EAd is the contents of ER6.
  2. EAs is the contents of ER5. EAd is the contents of ER6. Both registers are incremented by 1 after execution of value of R4L or R4. If n = 0, these bus cycles are not executed.
  3. Repeated two times to save or restore two registers, three times for three registers, or four times for four registers.
  4. Start address after return.
  5. Start address of the program.
  6. Prefetch address, equal to two plus the PC value pushed onto the stack. In recovery from sleep mode or soft operation is replaced by an internal operation.
  7. Start address of the interrupt-handling routine.
  8. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.





	7 for byte operands
Si	The i-th bit of the source operand
Di	The i-th bit of the destination operand
Ri	The i-th bit of the result
Dn	The specified bit in the destination operand
—	Not affected
↕	Modified according to the result of the instruction (see definition)
0	Always cleared to 0
1	Always set to 1
*	Undetermined (no guaranteed value)
Z'	Z flag before instruction execution
C'	C flag before instruction execution

ADDS	— — — — —	
ADDX	↑ ↑ ↑ ↑ ↑	$H = S_{m-4} \cdot D_{m-4} + D_{m-4} \cdot \overline{R_{m-4}} + S_{m-4} \cdot \overline{R_m}$ $N = R_m$ $Z = Z' \cdot \overline{R_m} \cdot \dots \cdot \overline{R_0}$ $V = S_m \cdot D_m \cdot \overline{R_m} + \overline{S_m} \cdot \overline{D_m} \cdot R_m$ $C = S_m \cdot D_m + D_m \cdot \overline{R_m} + S_m \cdot \overline{R_m}$
AND	— ↑ ↑ 0 —	$N = R_m$ $Z = \overline{R_m} \cdot \overline{R_{m-1}} \cdot \dots \cdot \overline{R_0}$
ANDC	↑ ↑ ↑ ↑ ↑	Stores the corresponding bits of the result. No flags change when the operand is EXR.
BAND	— — — — ↑	$C = C' \cdot D_n$
Bcc	— — — — —	
BCLR	— — — — —	
BIAND	— — — — ↑	$C = C' \cdot \overline{D_n}$
BILD	— — — — ↑	$C = \overline{D_n}$
BIOR	— — — — ↑	$C = C' + \overline{D_n}$
BIST	— — — — —	
BIXOR	— — — — ↑	$C = C' \cdot D_n + \overline{C'} \cdot \overline{D_n}$
BLD	— — — — ↑	$C = D_n$
BNOT	— — — — —	
BOR	— — — — ↑	$C = C' + D_n$
BSET	— — — — —	
BSR	— — — — —	
BST	— — — — —	
BTST	— — ↑ — —	$Z = \overline{D_n}$
BXOR	— — — — ↑	$C = C' \cdot \overline{D_n} + \overline{C'} \cdot D_n$

DAA	*	↓	↓	*	↓	$N = Rm$ $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$ C: decimal arithmetic carry
DAS	*	↓	↓	*	↓	$N = Rm$ $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$ C: decimal arithmetic borrow
DEC	—	↓	↓	↓	—	$N = Rm$ $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$ $V = Dm \cdot \overline{Rm}$
DIVXS	—	↓	↓	—	—	$N = Sm \cdot \overline{Dm} + \overline{Sm} \cdot Dm$ $Z = \overline{Sm} \cdot \overline{Sm-1} \cdot \dots \cdot \overline{S0}$
DIVXU	—	↓	↓	—	—	$N = Sm$ $Z = \overline{Sm} \cdot \overline{Sm-1} \cdot \dots \cdot \overline{S0}$
EEPMOV	—	—	—	—	—	
EXTS	—	↓	↓	0	—	$N = Rm$ $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
EXTU	—	0	↓	0	—	$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
INC	—	↓	↓	↓	—	$N = Rm$ $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$ $V = \overline{Dm} \cdot Rm$
JMP	—	—	—	—	—	
JSR	—	—	—	—	—	
LDC	↓	↓	↓	↓	↓	Stores the corresponding bits of the result. No flags change when the operand is EXR.
LDM	—	—	—	—	—	
LDMAC	—	—	—	—	—	
MAC	—	—	—	—	—	

MULXU	—	—	—	—	—	
NEG	↓	↓	↓	↓	↓	$H = D_{m-4} + R_{m-4}$ $N = R_m$ $Z = \overline{R_m} \cdot \overline{R_{m-1}} \cdot \dots \cdot \overline{R_0}$ $V = D_m \cdot R_m$ $C = D_m + R_m$
NOP	—	—	—	—	—	
NOT	—	↓	↓	0	—	$N = R_m$ $Z = \overline{R_m} \cdot \overline{R_{m-1}} \cdot \dots \cdot \overline{R_0}$
OR	—	↓	↓	0	—	$N = R_m$ $Z = \overline{R_m} \cdot \overline{R_{m-1}} \cdot \dots \cdot \overline{R_0}$
ORC	↓	↓	↓	↓	↓	Stores the corresponding bits of the result. No flags change when the operand is EXR.
POP	—	↓	↓	0	—	$N = R_m$ $Z = \overline{R_m} \cdot \overline{R_{m-1}} \cdot \dots \cdot \overline{R_0}$
PUSH	—	↓	↓	0	—	$N = R_m$ $Z = \overline{R_m} \cdot \overline{R_{m-1}} \cdot \dots \cdot \overline{R_0}$
ROTL	—	↓	↓	0	↓	$N = R_m$ $Z = \overline{R_m} \cdot \overline{R_{m-1}} \cdot \dots \cdot \overline{R_0}$ $C = D_m$ (1-bit shift) or $C = D_{m-1}$ (2-bit shift)
ROTR	—	↓	↓	0	↓	$N = R_m$ $Z = \overline{R_m} \cdot \overline{R_{m-1}} \cdot \dots \cdot \overline{R_0}$ $C = D_0$ (1-bit shift) or $C = D_1$ (2-bit shift)

RTE	↓	↓	↓	↓	↓	Stores the corresponding bits of the result.
RTS	—	—	—	—	—	
SHAL	—	↓	↓	↓	↓	<p><math>N = Rm</math></p> <p><math>Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}</math></p> <p><math>V = \overline{Dm \cdot Dm-1 + Dm \cdot Dm-1}</math> (1-bit shift)</p> <p><math>V = Dm \cdot Dm-1 \cdot Dm-2 \cdot \overline{Dm} \cdot \overline{Dm-1} \cdot \overline{Dm-2}</math> (2-bit shift)</p> <p><math>C = Dm</math> (1-bit shift) or <math>C = Dm-1</math> (2-bit shift)</p>
SHAR	—	↓	↓	0	↓	<p><math>N = Rm</math></p> <p><math>Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}</math></p> <p><math>C = D0</math> (1-bit shift) or <math>C = D1</math> (2-bit shift)</p>
SHLL	—	↓	↓	0	↓	<p><math>N = Rm</math></p> <p><math>Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}</math></p> <p><math>C = Dm</math> (1-bit shift) or <math>C = Dm-1</math> (2-bit shift)</p>
SHLR	—	0	↓	0	↓	<p><math>N = Rm</math></p> <p><math>Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}</math></p> <p><math>C = D0</math> (1-bit shift) or <math>C = D1</math> (2-bit shift)</p>
SLEEP	—	—	—	—	—	
STC	—	—	—	—	—	
STM	—	—	—	—	—	
STMAC	—	↓	↓	↓	—	<p><math>N = 1</math> if MAC instruction resulted in negative value in register</p> <p><math>Z = 1</math> if MAC instruction resulted in zero value in register</p> <p><math>V = 1</math> if MAC instruction resulted in overflow</p>

SUBX	↑	↑	↑	↑	↑	$H = S_{m-4} \cdot D_{m-4} + D_{m-4} \cdot R_{m-4} + S_{m-4} \cdot R_m$ $N = R_m$ $Z = Z' \cdot \overline{R_m} \cdot \dots \cdot \overline{R_0}$ $V = \overline{S_m} \cdot D_m \cdot \overline{R_m} + S_m \cdot \overline{D_m} \cdot R_m$ $C = S_m \cdot \overline{D_m} + \overline{D_m} \cdot R_m + S_m \cdot R_m$
TAS	—	↑	↑	0	—	$N = D_m$ $Z = \overline{D_m} \cdot \overline{D_{m-1}} \cdot \dots \cdot \overline{D_0}$
TRAPA	—	—	—	—	—	
XOR	—	↑	↑	0	—	$N = R_m$ $Z = \overline{R_m} \cdot \overline{R_{m-1}} \cdot \dots \cdot \overline{R_0}$
XORC	↑	↑	↑	↑	↑	Stores the corresponding bits of the result. No flags change when the operand is EXR.

SAR

DAR

CRA

CRB

H'F800	MCR	MCR7	—	MCR5	—	—	MCR2	MCR1	MCR0	HC
H'F801	GSR	—	—	—	—	GSR3	GSR2	GSR1	GSR0	
H'F802	BCR	BCR7	BCR6	BCR5	BCR4	BCR3	BCR2	BCR1	BCR0	
H'F803		BCR15	BCR14	BCR13	BCR12	BCR11	BCR10	BCR9	BCR8	
H'F804	MBCR	MBCR7	MBCR6	MBCR5	MBCR4	MBCR3	MBCR2	MBCR1	—	
H'F805		MBCR15	MBCR14	MBCR13	MBCR12	MBCR11	MBCR10	MBCR9	MBCR8	
H'F806	TXPR	TXPR7	TXPR6	TXPR5	TXPR4	TXPR3	TXPR2	TXPR1	—	
H'F807		TXPR15	TXPR14	TXPR13	TXPR12	TXPR11	TXPR10	TXPR9	TXPR8	
H'F808	TXCR	TXCR7	TXCR6	TXCR5	TXCR4	TXCR3	TXCR2	TXCR1	—	
H'F809		TXCR15	TXCR14	TXCR13	TXCR12	TXCR11	TXCR10	TXCR9	TXCR8	
H'F80A	TXACK	TXACK7	TXACK6	TXACK5	TXACK4	TXACK3	TXACK2	TXACK1	—	
H'F80B		TXACK15	TXACK14	TXACK13	TXACK12	TXACK11	TXACK10	TXACK9	TXACK8	
H'F80C	ABACK	ABACK7	ABACK6	ABACK5	ABACK4	ABACK3	ABACK2	ABACK1	—	
H'F80D		ABACK15	ABACK14	ABACK13	ABACK12	ABACK11	ABACK10	ABACK9	ABACK8	
H'F80E	RXPR	RXPR7	RXPR6	RXPR5	RXPR4	RXPR3	RXPR2	RXPR1	RXPR0	
H'F80F		RXPR15	RXPR14	RXPR13	RXPR12	RXPR11	RXPR10	RXPR9	RXPR8	
H'F810	RFPR	RFPR7	RFPR6	RFPR5	RFPR4	RFPR3	RFPR2	RFPR1	RFPR0	
H'F811		RFPR15	RFPR14	RFPR13	RFPR12	RFPR11	RFPR10	RFPR9	RFPR8	
H'F812	IRR	IRR7	IRR6	IRR5	IRR4	IRR3	IRR2	IRR1	IRR0	
H'F813		—	—	—	IRR12	—	—	IRR9	IRR8	

H'F81B		UMSR15	UMSR14	UMSR13	UMSR12	UMSR11	UMSR10	UMSR9	UMSR8
H'F81C	LAFML	LAFML7	LAFML6	LAFML5	LAFML4	LAFML3	LAFML2	LAFML1	LAFML0
H'F81D		LAFML15	LAFML14	LAFML13	LAFML12	LAFML11	LAFML10	LAFML9	LAFML8
H'F81E	LAFMH	LAFMH7	LAFMH6	LAFMH5	—	—	—	LAFMH1	LAFMH0
H'F81F		LAFMH15	LAFMH14	LAFMH13	LAFMH12	LAFMH11	LAFMH10	LAFMH9	LAFMH8
H'F820	MC0[1]	—	—	—	—	DLC3	DLC2	DLC1	DLC0
H'F821	MC0[2]	—	—	—	—	—	—	—	—
H'F822	MC0[3]	—	—	—	—	—	—	—	—
H'F823	MC0[4]	—	—	—	—	—	—	—	—
H'F824	MC0[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16
H'F825	MC0[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3
H'F826	MC0[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
H'F827	MC0[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
H'F828	MC1[1]	—	—	—	—	DLC3	DLC2	DLC1	DLC0
H'F829	MC1[2]	—	—	—	—	—	—	—	—
H'F82A	MC1[3]	—	—	—	—	—	—	—	—
H'F82B	MC1[4]	—	—	—	—	—	—	—	—
H'F82C	MC1[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16
H'F82D	MC1[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3
H'F82E	MC1[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
H'F82F	MC1[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
H'F830	MC2[1]	—	—	—	—	DLC3	DLC2	DLC1	DLC0
H'F831	MC2[2]	—	—	—	—	—	—	—	—
H'F832	MC2[3]	—	—	—	—	—	—	—	—
H'F833	MC2[4]	—	—	—	—	—	—	—	—
H'F834	MC2[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16
H'F835	MC2[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3
H'F836	MC2[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
H'F837	MC2[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
H'F838	MC3[1]	—	—	—	—	DLC3	DLC2	DLC1	DLC0
H'F839	MC3[2]	—	—	—	—	—	—	—	—



H'F841	MC4[2]	—	—	—	—	—	—	—	—
H'F842	MC4[3]	—	—	—	—	—	—	—	—
H'F843	MC4[4]	—	—	—	—	—	—	—	—
H'F844	MC4[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16
H'F845	MC4[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3
H'F846	MC4[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
H'F847	MC4[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
H'F848	MC5[1]	—	—	—	—	DLC3	DLC2	DLC1	DLC0
H'F849	MC5[2]	—	—	—	—	—	—	—	—
H'F84A	MC5[3]	—	—	—	—	—	—	—	—
H'F84B	MC5[4]	—	—	—	—	—	—	—	—
H'F84C	MC5[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16
H'F84D	MC5[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3
H'F84E	MC5[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
H'F84F	MC5[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
H'F850	MC6[1]	—	—	—	—	DLC3	DLC2	DLC1	DLC0
H'F851	MC6[2]	—	—	—	—	—	—	—	—
H'F852	MC6[3]	—	—	—	—	—	—	—	—
H'F853	MC6[4]	—	—	—	—	—	—	—	—
H'F854	MC6[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16
H'F855	MC6[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3
H'F856	MC6[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
H'F857	MC6[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
H'F858	MC7[1]	—	—	—	—	DLC3	DLC2	DLC1	DLC0
H'F859	MC7[2]	—	—	—	—	—	—	—	—
H'F85A	MC7[3]	—	—	—	—	—	—	—	—
H'F85B	MC7[4]	—	—	—	—	—	—	—	—
H'F85C	MC7[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16
H'F85D	MC7[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3
H'F85E	MC7[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0

H'F866	MC8[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
H'F867	MC8[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
H'F868	MC9[1]	—	—	—	—	DLC3	DLC2	DLC1	DLC0
H'F869	MC9[2]	—	—	—	—	—	—	—	—
H'F86A	MC9[3]	—	—	—	—	—	—	—	—
H'F86B	MC9[4]	—	—	—	—	—	—	—	—
H'F86C	MC9[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16
H'F86D	MC9[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3
H'F86E	MC9[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
H'F86F	MC9[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
H'F870	MC10[1]	—	—	—	—	DLC3	DLC2	DLC1	DLC0
H'F871	MC10[2]	—	—	—	—	—	—	—	—
H'F872	MC10[3]	—	—	—	—	—	—	—	—
H'F873	MC10[4]	—	—	—	—	—	—	—	—
H'F874	MC10[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16
H'F875	MC10[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3
H'F876	MC10[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
H'F877	MC10[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
H'F878	MC11[1]	—	—	—	—	DLC3	DLC2	DLC1	DLC0
H'F879	MC11[2]	—	—	—	—	—	—	—	—
H'F87A	MC11[3]	—	—	—	—	—	—	—	—
H'F87B	MC11[4]	—	—	—	—	—	—	—	—
H'F87C	MC11[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16
H'F87D	MC11[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3
H'F87E	MC11[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
H'F87F	MC11[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
H'F880	MC12[1]	—	—	—	—	DLC3	DLC2	DLC1	DLC0
H'F881	MC12[2]	—	—	—	—	—	—	—	—
H'F882	MC12[3]	—	—	—	—	—	—	—	—
H'F883	MC12[4]	—	—	—	—	—	—	—	—

H'F88B	MC13[4]	—	—	—	—	—	—	—	—
H'F88C	MC13[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16
H'F88D	MC13[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3
H'F88E	MC13[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
H'F88F	MC13[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
H'F890	MC14[1]	—	—	—	—	DLC3	DLC2	DLC1	DLC0
H'F891	MC14[2]	—	—	—	—	—	—	—	—
H'F892	MC14[3]	—	—	—	—	—	—	—	—
H'F893	MC14[4]	—	—	—	—	—	—	—	—
H'F894	MC14[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16
H'F895	MC14[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3
H'F896	MC14[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
H'F897	MC14[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
H'F898	MC15[1]	—	—	—	—	DLC3	DLC2	DLC1	DLC0
H'F899	MC15[2]	—	—	—	—	—	—	—	—
H'F89A	MC15[3]	—	—	—	—	—	—	—	—
H'F89B	MC15[4]	—	—	—	—	—	—	—	—
H'F89C	MC15[5]	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16
H'F89D	MC15[6]	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3
H'F89E	MC15[7]	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0
H'F89F	MC15[8]	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8
H'F8B0	MD0[1]								
H'F8B1	MD0[2]								
H'F8B2	MD0[3]								
H'F8B3	MD0[4]								
H'F8B4	MD0[5]								
H'F8B5	MD0[6]								
H'F8B6	MD0[7]								
H'F8B7	MD0[8]								
H'F8B8	MD1[1]								

H'F8C0	MD2[1]
H'F8C1	MD2[2]
H'F8C2	MD2[3]
H'F8C3	MD2[4]
H'F8C4	MD2[5]
H'F8C5	MD2[6]
H'F8C6	MD2[7]
H'F8C7	MD2[8]
H'F8C8	MD3[1]
H'F8C9	MD3[2]
H'F8CA	MD3[3]
H'F8CB	MD3[4]
H'F8CC	MD3[5]
H'F8CD	MD3[6]
H'F8CE	MD3[7]
H'F8CF	MD3[8]
H'F8D0	MD4[1]
H'F8D1	MD4[2]
H'F8D2	MD4[3]
H'F8D3	MD4[4]
H'F8D4	MD4[5]
H'F8D5	MD4[6]
H'F8D6	MD4[7]
H'F8D7	MD4[8]
H'F8D8	MD5[1]
H'F8D9	MD5[2]
H'F8DA	MD5[3]
H'F8DB	MD5[4]
H'F8DC	MD5[5]
H'F8DD	MD5[6]

---

H'F8E5	MD6[6]
H'F8E6	MD6[7]
H'F8E7	MD6[8]
H'F8E8	MD7[1]
H'F8E9	MD7[2]
H'F8EA	MD7[3]
H'F8EB	MD7[4]
H'F8EC	MD7[5]
H'F8ED	MD7[6]
H'F8EE	MD7[7]
H'F8EF	MD7[8]
H'F8F0	MD8[1]
H'F8F1	MD8[2]
H'F8F2	MD8[3]
H'F8F3	MD8[4]
H'F8F4	MD8[5]
H'F8F5	MD8[6]
H'F8F6	MD8[7]
H'F8F7	MD8[8]
H'F8F8	MD9[1]
H'F8F9	MD9[2]
H'F8FA	MD9[3]
H'F8FB	MD9[4]
H'F8FC	MD9[5]
H'F8FD	MD9[6]
H'F8FE	MD9[7]
H'F8FF	MD9[8]
H'F900	MD10[1]
H'F901	MD10[2]
H'F902	MD10[3]

H'F90A	MD11[3]
H'F90B	MD11[4]
H'F90C	MD11[5]
H'F90D	MD11[6]
H'F90E	MD11[7]
H'F90F	MD11[8]
H'F910	MD12[1]
H'F911	MD12[2]
H'F912	MD12[3]
H'F913	MD12[4]
H'F914	MD12[5]
H'F915	MD12[6]
H'F916	MD12[7]
H'F917	MD12[8]
H'F918	MD13[1]
H'F919	MD13[2]
H'F91A	MD13[3]
H'F91B	MD13[4]
H'F91C	MD13[5]
H'F91D	MD13[6]
H'F91E	MD13[7]
H'F91F	MD13[8]
H'F920	MD14[1]
H'F921	MD14[2]
H'F922	MD14[3]
H'F923	MD14[4]
H'F924	MD14[5]
H'F925	MD14[6]
H'F926	MD14[7]
H'F927	MD14[8]
H'F928	MD15[1]

H'FDAC	DADR2 <sup>86</sup>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
H'FDAE	DACR23 <sup>86</sup>	DAOE1	DAOE0	DAE	—	—	—	—	—	
H'FDB4	SCRX	—	—	—	—	FLSHE	—	—	—	RC
H'FDE4	SBYCR	SSBY	STS2	STS1	STS0	OPE	—	—	—	Por do
H'FDE5	SYSCR	MACS	—	INTM1	INTM0	NMIEG	—	—	RAME	MC RA inte con
H'FDE6	SCKCR	PSTOP	—	—	—	STCS	SCK2	SCK1	SCK0	Cic pul gen por do
H'FDE7	MDCR	—	—	—	—	—	MDS2	MDS1	MDS0	MC
H'FDE8	MSTPCRA	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0	Por do
H'FDE9	MSTPCRB	MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1	MSTPB0	Por do
H'FDEA	MSTPCRC	MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	MSTPC0	
H'FDEB	PFCR	—	—	BUZZE <sup>84</sup>	—	AE3	AE2	AE1	AE0	MC con
H'FDEC	LPWRCR	DTON <sup>84</sup>	LSON <sup>84</sup>	NESEL <sup>84</sup>	SUBSTP <sup>84</sup>	RFCUT	—	STC1	STC0	Cic pul gen
H'FE00	BARA	—	—	—	—	—	—	—	—	PC con
		BAA23	BAA22	BAA21	BAA20	BAA19	BAA18	BAA17	BAA16	
		BAA15	BAA14	BAA13	BAA12	BAA11	BAA10	BAA9	BAA8	
		BAA7	BAA6	BAA5	BAA4	BAA3	BAA2	BAA1	BAA0	
H'FE04	BARB	—	—	—	—	—	—	—	—	
		BAA23	BAA22	BAA21	BAA20	BAA19	BAA18	BAA17	BAA16	
		BAA15	BAA14	BAA13	BAA12	BAA11	BAA10	BAA9	BAA8	
		BAA7	BAA6	BAA5	BAA4	BAA3	BAA2	BAA1	BAA0	
H'FE08	BCRA	CMFA	CDA	BAMRA2	BAMRA1	BAMRA0	CSELA1	CSELA0	BIEA	
H'FE09	BCRB	CMFB	CDB	BAMRB2	BAMRB1	BAMRA0	CSELB1	CSELB0	BIEB	

H'FE19	DTCERD	DTCED7	DTCED6	DTCED5	DTCED4	DTCED3	DTCED2	DTCED1	DTCED0	
H'FE1A	DTCERE	DTCEE7	DTCEE6	DTCEE5	DTCEE4	DTCEE3	DTCEE2	DTCEE1	DTCEE0	
H'FE1B	DTCERF	DTCEF7	DTCEF6	DTCEF5	DTCEF4	DTCEF3	DTCEF2	DTCEF1	DTCEF0	
H'FE1C	DTCERG	DTCEG7	DTCEG6	DTCEG5	DTCEG4	DTCEG3	DTCEG2	DTCEG1	DTCEG0	
H'FE1F	DTVECR	SWDTE	DTVEC6	DTVEC5	DTVEC4	DTVEC3	DTVEC2	DTVEC1	DTVEC0	
H'FE26	PCR	G3CMS1	G3CMS0	G2CMS1	G2CMS0	G1CMS1	G1CMS0	G0CMS1	G0CMS0	PPG
H'FE27	PMR	G3INV	G2INV	G1INV	G0INV	G3NOV	G2NOV	G1NOV	G0NOV	
H'FE28	NDERH	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	NDER8	
H'FE29	NDERL	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0	
H'FE2A	PODRH	POD15	POD14	POD13	POD12	POD11	POD10	POD9	POD8	
H'FE2B	PODRL	POD7	POD6	POD5	POD4	POD3	POD2	POD1	POD0	
H'FE2C	NDRH <sup>*2</sup>	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	NDR8	
H'FE2D	NDRL <sup>*2</sup>	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0	
H'FE2E	NDRH <sup>*2</sup>	—	—	—	—	NDR11	NDR10	NDR9	NDR8	
H'FE2F	NDRL <sup>*2</sup>	—	—	—	—	NDR3	NDR2	NDR1	NDR0	
H'FE30	P1DDR	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR	I/O p
H'FE39	PADDR	—	—	PA5DDR <sup>*5</sup>	PA4DDR <sup>*5</sup>	PA3DDR	PA2DDR	PA1DDR	PA0DDR	
H'FE3A	PBDDR	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR	
H'FE3B	PCDDR	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR	
H'FE3C	PDDDR	PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR	
H'FE3D	PEDDR	PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR	
H'FE3E	PFDDR	PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR	
H'FE40	PAPCR	—	—	PA5PCR <sup>*5</sup>	PA4PCR <sup>*5</sup>	PA3PCR	PA2PCR	PA1PCR	PA0PCR	
H'FE41	PBPCR	PB7PCR	PB6PCR	PB5PCR	PB4PCR	PB3PCR	PB2PCR	PB1PCR	PB0PCR	
H'FE42	PCPCR	PC7PCR	PC6PCR	PC5PCR	PC4PCR	PC3PCR	PC2PCR	PC1PCR	PC0PCR	
H'FE43	PDPCR	PD7PCR	PD6PCR	PD5PCR	PD4PCR	PD3PCR	PD2PCR	PD1PCR	PD0PCR	
H'FE44	PEPCR	PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR	PE0PCR	
H'FE47	PAODR	—	—	PA5ODR <sup>*5</sup>	PA4ODR <sup>*5</sup>	PA3ODR	PA2ODR	PA1ODR	PA0ODR	
H'FE48	PBODR	PB7ODR	PB6ODR	PB5ODR	PB4ODR	PB3ODR	PB2ODR	PB1ODR	PB0ODR	
H'FE49	PCODR	PC7ODR	PC6ODR	PC5ODR	PC4ODR	PC3ODR	PC2ODR	PC1ODR	PC0ODR	



H'FE87											
H'FE88	TGR3A										
H'FE89											
H'FE8A	TGR3B										
H'FE8B											
H'FE8C	TGR3C										
H'FE8D											
H'FE8E	TGR3D										
H'FE8F											
H'FE90	TCR4	—	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TP	
H'FE91	TMDR4	—	—	—	—	MD3	MD2	MD1	MD0		
H'FE92	TIOR4	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0		
H'FE94	TIER4	TTGE	—	TCIEU	TCIEV	—	—	TGIEB	TGIEA		
H'FE95	TSR4	TCFD	—	TCFU	TCFV	—	—	TGFB	TGFA		
H'FE96	TCNT4										
H'FE97											
H'FE98	TGR4A										
H'FE99											
H'FE9A	TGR4B										
H'FE9B											
H'FEA0	TCR5	—	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TP	
H'FEA1	TMDR5	—	—	—	—	MD3	MD2	MD1	MD0		
H'FEA2	TIOR5	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0		
H'FEA4	TIER5	TTGE	—	TCIEU	TCIEV	—	—	TGIEB	TGIEA		
H'FEA5	TSR5	TCFD	—	TCFU	TCFV	—	—	TGFB	TGFA		
H'FEA6	TCNT5										
H'FEA7											
H'FEA8	TGR5A										
H'FEA9											
H'FEAA	TGR5B										
H'FEAB											

H'FEC5	IPRF	—	IPR6	IPR5	IPR4	—	IPR2	IPR1	IPR0	
H'FEC6	IPRG	—	IPR6	IPR5	IPR4	—	IPR2	IPR1	IPR0	
H'FEC7	IPRH	—	IPR6	IPR5	IPR4	—	IPR2	IPR1	IPR0	
H'FEC8	IPRI	—	IPR6	IPR5	IPR4	—	IPR2	IPR1	IPR0	
H'FEC9	IPRJ	—	IPR6	IPR5	IPR4	—	IPR2	IPR1	IPR0	
H'FECA	IPRK	—	IPR6	IPR5	IPR4	—	IPR2	IPR1	IPR0	
H'FECC	IPRM	—	IPR6	IPR5	IPR4	—	IPR2	IPR1	IPR0	
H'FED0	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	Bus cont
H'FED1	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	
H'FED2	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	
H'FED3	WCRL	W31	W30	W21	W20	W11	W10	W01	W00	
H'FED4	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	—	—	—	
H'FED5	BCRL	BRLE	BREQOE	—	—	—	—	WDBE	WAITE	
H'FEDB	RAMER <sup>*3</sup>	—	—	—	—	RAMS	RAM2	RAM1	RAM0	ROM
H'FF00	P1DR	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR	I/O p
H'FF09	PADR	—	—	PA5DR <sup>*5</sup>	PA4DR <sup>*5</sup>	PA3DR	PA2DR	PA1DR	PA0DR	
H'FF0A	PBDR	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0DR	
H'FF0B	PCDR	PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR	PC0DR	
H'FF0C	PDDR	PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR	
H'FF0D	PEDR	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR	
H'FF0E	PFDR	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR	
H'FF10	TCR0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU
H'FF11	TMDR0	—	—	BFB	BFA	MD3	MD2	MD1	MD0	
H'FF12	TIOR0H	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	
H'FF13	TIOR0L	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0	
H'FF14	TIER0	TTGE	—	—	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	
H'FF15	TSR0	—	—	—	TCFV	TGFD	TGFC	TGFB	TGFA	
H'FF16	TCNT0									
H'FF17										

H'FF1F											
H'FF20	TCR1	—	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TP	
H'FF21	TMDR1	—	—	—	—	MD3	MD2	MD1	MD0		
H'FF22	TIOR1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0		
H'FF24	TIER1	TTGE	—	TCIEU	TCIEV	—	—	TGIEB	TGIEA		
H'FF25	TSR1	TCFD	—	TCFU	TCFV	—	—	TGFB	TGFA		
H'FF26	TCNT1										
H'FF27											
H'FF28	TGR1A										
H'FF29											
H'FF2A	TGR1B										
H'FF2B											
H'FF30	TCR2	—	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TP	
H'FF31	TMDR2	—	—	—	—	MD3	MD2	MD1	MD0		
H'FF32	TIOR2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0		
H'FF34	TIER2	TTGE	—	TCIEU	TCIEV	—	—	TGIEB	TGIEA		
H'FF35	TSR2	TCFD	—	TCFU	TCFV	—	—	TGFB	TGFA		
H'FF36	TCNT2										
H'FF37											
H'FF38	TGR2A										
H'FF39											
H'FF3A	TGR2B										
H'FF3B											
H'FF74	TCSR0	OVF	WT/IT	TME	—	—	CKS2	CKS1	CKS0	WD	
(Write)	TCNT0										
H'FF75	TCNT0										
(Read)											
H'FF76	RSTCSR	WOVF	RSTE	RSTS	—	—	—	—	—		
(Write)											
H'FF77	RSTCSR	WOVF	RSTE	RSTS	—	—	—	—	—		
(Read)											

H'FF7D	RDR0									SCI0 smar interf
H'FF7E	SCMR0	—	—	—	—	SDIR	SINV	—	SMIF	
H'FF80	SMR1	C/ $\bar{A}$	CHR	PE	O/ $\bar{E}$	STOP	MP	CKS1	CKS0	SCI1 Sma interf
		GM	BLK	PE	O/ $\bar{E}$	BCP1	BCP0	CKS1	CKS0	
H'FF81	BRR1									SCI1 smar interf
H'FF82	SCR1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	
H'FF83	TDR1									
H'FF84	SSR1	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	SCI1 Sma interf
	SSR1	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT	
H'FF85	RDR1									SCI1 smar interf
H'FF86	SCMR1	—	—	—	—	SDIR	SINV	—	SMIF	
H'FF88	SMR2	C/ $\bar{A}$	CHR	PE	O/ $\bar{E}$	STOP	MP	CKS1	CKS0	SCI2 Sma interf
		GM	BLK	PE	O/ $\bar{E}$	BCP1	BCP0	CKS1	CKS0	
H'FF89	BRR2									SCI2 smar interf
H'FF8A	SCR2	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	
H'FF8B	TDR2									
H'FF8C	SSR2	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	SCI2 Sma interf
	SSR2	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT	
H'FF8D	RDR2									SCI2 smar interf
H'FF8E	SCMR2	—	—	—	—	SDIR	SINV	—	SMIF	

H'FF97		AD1	AD0	—	—	—	—	—	—	
H'FF98	ADCSR	ADF	ADIE	ADST	SCAN	CH3	CH2	CH1	CH0	
H'FF99	ADCR	TRGS1	TRGS0	—	—	CKS1	CKS0	—	—	
H'FFA2	TCSR1 <sup>*6</sup>	OVF	WT/IT	TME	PSS	RST/NMI	CKS2	CKS1	CKS0	WD
(Write)	TCNT1 <sup>*6</sup>									
H'FFA3 (Read)	TCNT1 <sup>*6</sup>									
H'FFA8	FLMCR1 <sup>*3</sup>	FWE	SWE1	ESU1	PSU1	EV1	PV1	E1	P1	RO
H'FFA9	FLMCR2 <sup>*3</sup>	FLER	—	—	—	—	—	—	—	
H'FFAA	EBR1 <sup>*3</sup>	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	
H'FFAB	EBR2 <sup>*3</sup>	—	—	—	—	EB11	EB10	EB9	EB8	
H'FFAC	FLPWCR	PDWND	—	—	—	—	—	—	—	
H'FFB0	PORT1	P17	P16	P15	P14	P13	P12	P11	P10	I/O
H'FFB3	PORT4	P47	P46	P45	P44	P43	P42	P41	P40	
H'FFB8	PORT9	P97	P96	P95	P94	P93	P92	P91	P90	
H'FFB9	PORTA	—	—	PA5	PA4	PA3	PA2	PA1	PA0	
H'FFBA	PORTB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	
H'FFBB	PORTC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	
H'FFBC	PORTD	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	
H'FFBD	PORTE	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0	
H'FFBE	PORTF	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0	

- Notes:
1. Located in on-chip RAM. The bus width is 32 bits when the DTC accesses register information, and 16 bits otherwise.
  2. The address depends on the output trigger setting.
  3. These registers are present in the F-ZTAT version, but not in the mask ROM version. An undefined value will be returned if these registers are read in the mask ROM version.
  4. Valid only in the H8S/2626 Group; reserved bits in the H8S/2623 Group. For handling of these bits in register writes, see the individual register description in respective sections.
  5. Valid only in the H8S/2623 Group; reserved bits in the H8S/2626 Group. For handling of these bits in register writes, see the individual register description in respective sections.
  6. These registers are not available, and must not be accessed, in the H8S/2626 Group.

Initial bit values

Bit :  
Initial value :  
Read/Write :

7	6	5	4	3	2	1	0
SSBY	STS2	STS1	STS0	OPE	—	—	—
0	0	0	0	1	0	0	0
R/W	R/W	R/W	R/W	R/W	—	—	R/W

Possible types of access

R	Read only
W	Write only
R/W	Read and write

Output port enable

0	In software standby mode, address bus and bus control signals are high-impedance
1	In software standby mode, address bus and bus control signals retain their output state

Standby timer select

0	0	0	Standby time = 8192 states
	1	1	Standby time = 16384 states
1	0	0	Standby time = 32768 states
	1	1	Standby time = 65536 states
1	0	0	Standby time = 131072 states
		1	Standby time = 262144 states
	1	0	Reserved
		1	Standby time = 16 states

Software standby

0	Transition to sleep mode after execution of SLEEP instruction
1	Transition to software standby mode after execution of SLEEP instruction

DTC data tr

0	Byte-si
1	Word-s

DTC transfer mode

0	Destination side area or block a
1	Source side is area or block a

DTC mode

0	0	Normal mode
	1	Repeat mode
1	0	Block transfer mo
	1	—

Destination address mode

0	—	DAR is fixed
1	0	DAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)
	1	DAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)

Source address mode

0	—	SAR is fixed
1	0	SAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)
	1	SAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)



DTC interrupt select

0	After a data transfer ends, the CPU interrupt is disabled unless the transfer counter is 0
1	After a data transfer ends, the CPU interrupt is enabled

DTC chain transfer enable

0	End of DTC data transfer
1	DTC chain transfer

**SAR—DTC Source Address Register**

**H'EBC0–H'EFBF**

Bit	:	23	22	21	20	19	---	4	3	2
		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	---	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Initial value :		Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	---	Unde- fined	Unde- fined	Unde- fined
Read/Write :		—	—	—	—	—	---	—	—	—

Specifies DTC transfer data source address

**DAR—DTC Destination Address Register**

**H'EBC0–H'EFBF**

Bit	:	23	22	21	20	19	---	4	3	2
		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	---	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Initial value :		Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	---	Unde- fined	Unde- fined	Unde- fined
Read/Write :		—	—	—	—	—	---	—	—	—

Specifies DTC transfer data destination address



Specifies the number of DTC data transfers

**CRB—DTC Transfer Count Register B**

**H'EBC0–H'EFBF**

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value :		Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined	Unde- fined
Read/Write :		—	—	—	—	—	—	—	—	—	—	—	—	—	—

Specifies the number of DTC block data transfers

Reset request

0	Normal operating mode (MCR0 = 0 and GS [Setting condition]) When 0 is written an HCAN reset
1	HCAN reset mode request

Halt request

0	HCAN normal operating mode
1	HCAN halt mode transition

Message transmission method

0	Transmission order determined by message identifier priority
1	Transmission order determined by mailbox (buffer) number priority (TXPR1 > TXPR15)

HCAN sleep mode

0	HCAN sleep mode released
1	Transition to HCAN sleep mode enabled

HCAN sleep mode release

0	HCAN sleep mode release by CAN bus operation disabled
1	HCAN sleep mode release by CAN bus operation enabled

Bus off flag

0	[Reset condition] Recovery bus off
1	When (bus off)

Transmit/receive wait

0	[Reset condition] When TEC < 96 REC < 96 or TE
1	When TEC ≥ 96 REC ≥ 96

Message transmission status flag

0	Message transmission period
1	[Reset condition] Idle period

Reset status bit

0	Normal operating state [Setting condition] After an HCAN internal reset
1	Configuration mode [Reset condition] MCR0 reset mode and sleep mode

Baud rate prescale

0	0	0	0	0	0	2 × system
0	0	0	0	0	1	4 × system
0	0	0	0	1	0	6 × system
:	:	:	:	:	:	
1	1	1	1	1	1	128 × system

Resynchronization jump width

0	0	Max. bit synchronization width = 1 time quantum
	1	Max. bit synchronization width = 2 time quanta
1	0	Max. bit synchronization width = 3 time quanta
	1	Max. bit synchronization width = 4 time quanta

0	0	0	0	Setting prohibite
0	0	1	0	Setting prohibite
0	0	1	1	TSEG1 = 4 time
0	1	0	0	TSEG1 = 5 time
:	:	:	:	:
1	1	1	1	TSEG1 = 16 tim

#### Time segment 2

0	0	0	Setting prohibited
		1	TSEG2 = 2 time quanta
1	0	0	TSEG2 = 3 time quanta
		1	TSEG2 = 4 time quanta
1	0	0	TSEG2 = 5 time quanta
		1	TSEG2 = 6 time quanta
	1	0	TSEG2 = 7 time quanta
		1	TSEG2 = 8 time quanta

#### Bit sample point

0	Bit sampling at one point (end of time segment 1 (TSEG1))
1	Bit sampling at three points (end of time segment 1 (TSEG1), a quantum before and after)

Note: For details, see section 15.2.3, Bit Configuration Register (BCR).

Bit	:	7	6	5	4	3	2	1
		MBCR15	MBCR14	MBCR13	MBCR12	MBCR11	MBCR10	MBCR9
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W

Mailbox setting register

0	Corresponding mailbox is set for trans
1	Corresponding mailbox is set for recep

Bit	:	7	6	5	4	3	2	1
		TXPR15	TXPR14	TXPR13	TXPR12	TXPR11	TXPR10	TXPR9
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W

Transmit wait register

0	Transmit message idle state in corresponding [Clearing condition] Message transmission completion and cancellation completion
1	Transmit wait for transmit message in corresponding mailbox (CAN bus arbitration)

Bit	:	7	6	5	4	3	2	1
		TXCR15	TXCR14	TXCR13	TXCR12	TXCR11	TXCR10	TXCR9
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W

Transmit wait cancel register

0	Transmit message cancellation idle s corresponding mailbox [Clearing condition] Completion of TXPR clearing (when message is canceled normally)
1	TXPR cleared for corresponding mai (transmit message cancellation)



Bit	:	7	6	5	4	3	2	1
		TXACK15	TXACK14	TXACK13	TXACK12	TXACK11	TXACK10	TXACK9
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Transmit acknowledge register

0	[Clearing condition] Writing 1
1	Completion of message transmiss for corresponding mailbox

Note: \* Can only be written with 1 for flag clearing.

Bit	:	7	6	5	4	3	2	1
		ABACK15	ABACK14	ABACK13	ABACK12	ABACK11	ABACK10	ABACK9
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Abort acknowledge register

0	[Clearing condition] Writing 1
1	Completion of transmit message can for corresponding mailbox

Note: \* Can only be written with 1 for flag clearing.

Bit	:	7	6	5	4	3	2	1
		RXPR15	RXPR14	RXPR13	RXPR12	RXPR11	RXPR10	RXPR9
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Receive complete register

0	[Clearing condition] Writing 1
1	Completion of message (data frame or rem reception in corresponding mailbox

Note: \* Can only be written with 1 for flag clearing.

Bit	:	7	6	5	4	3	2	1
		RFPR15	RFPR14	RFPR13	RFPR12	RFPR11	RFPR10	RFPR9
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Remote request wait register

0	[Clearing condition] Writing 1
1	Completion of remote frame r in corresponding mailbox

Note: \* Can only be written with 1 for flag clearing.

Reset interrupt flag

0	[Clearing condition] Writing 1
1	Hardware reset (HCAN module software standby) [Setting condition] When reset processing is completed a hardware reset (HCAN module software standby)

Receive message interrupt flag

0	[Clearing condition] Clearing of all bits in RXPR (receive register) of mailbox for which receive requests are enabled MBIMR
1	Data frame or remote frame received and stored in mailbox [Setting conditions] When data frame or remote frame reception is completed When corresponding MBIMR = 0

Remote frame request interrupt flag

0	[Clearing condition] Clearing of all bits in RFPR (remote request wait register) of mailbox for which receive requests are enabled MBIMR
1	Remote frame received and stored in mailbox [Setting conditions] When remote frame reception is completed When corresponding MBIMR = 0

Transmit overload warning interrupt flag

0	[Clearing condition] Writing 1
1	Error warning state caused by transmit error [Setting condition] When TEC ≥ 96

Receive overload warning interrupt flag

0	[Clearing condition] Writing 1
1	Error warning state caused by receive error [Setting condition] When REC ≥ 96

Error passive interrupt flag

0	[Clearing condition] Writing 1
1	Error passive state caused by transmit/receive error [Setting condition] When TEC ≥ 128 or REC ≥ 128

Bus off interrupt flag

0	[Clearing condition] Writing 1
1	Bus off state caused by transmit error [Setting condition] When TEC ≥ 256

Overload frame/bus off recovery interrupt flag

0	[Clearing condition] Writing 1
1	Overload frame transmission or recovery from bus off state [Setting conditions] <ul style="list-style-type: none"> <li>• Error active/passive state <ul style="list-style-type: none"> <li>— When overload frame is transmitted</li> </ul> </li> <li>• Bus off state <ul style="list-style-type: none"> <li>— When 11 recessive bits are received 128 times (REC ≥ 128)</li> </ul> </li> </ul>

Note: \* Can only be written with 1 for flag clearing.

	Writing 1
1	Transmit message has been or aborted, and new message stored [Setting condition] When TXPR (transmit wait re cleared by completion of tran completion of transmission a

Unread interrupt flag

0	[Clearing condition] Clearing of all bits in UMSR (unread status register)
1	Unread message overwrite [Setting condition] When UMSR (unread message statu is set

Bus operation interrupt flag

0	CAN bus idle state [Clearing condition] Writing 1
1	CAN bus operation in HCAN sleep mode [Setting condition] Bus operation (dominant bit detection) in HCAN

Note: \* Can only be written with 1 for flag clearing.

Bit	:	7	6	5	4	3	2	1
		MBIMR15	MBIMR14	MBIMR13	MBIMR12	MBIMR11	MBIMR10	MBIMR9
Initial value :		1	1	1	1	1	1	1
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W

Mailbox interrupt mask

0	[Transmitting] Interrupt request to CPU due to TXP [Receiving] Interrupt request to CPU due to RXP
1	Interrupt requests to CPU disabled

Receive message interrupt mask

0	Message reception interrupt request (RM1) to CPU by IRR1 enabled
1	Message reception interrupt request (RM1) to CPU by IRR1 disabled

Remote frame request interrupt mask

0	Remote frame reception interrupt request (OVR0) to CPU by IRR2 enabled
1	Remote frame reception interrupt request (OVR0) to CPU by IRR2 disabled

Transmit overload warning interrupt mask

0	TEC error warning interrupt request (OVR0) to CPU by IRR3 enabled
1	TEC error warning interrupt request (OVR0) to CPU by IRR3 disabled

Receive overload warning interrupt mask

0	REC error warning interrupt request (OVR0) to CPU by IRR4 enabled
1	REC error warning interrupt request (OVR0) to CPU by IRR4 disabled

Error passive interrupt mask

0	Error passive interrupt request to (ERS0) CPU by IRR5 enabled
1	Error passive interrupt request to (ERS0) CPU by IRR5 disabled

Bus off interrupt mask

0	Bus off interrupt request (ERS0) to CPU by IRR6 enabled
1	Bus off interrupt request (ERS0) to CPU by IRR6 disabled

Overload frame/bus off recovery interrupt mask

0	Overload frame/bus off recovery interrupt request (OVR0) to CPU by IRR7 enabled
1	Overload frame/bus off recovery interrupt request (OVR0) to CPU by IRR7 disabled



Mailbox empty interrupt mask

0	Mailbox empty interrupt request to CPU by IRR8 enabled
1	Mailbox empty interrupt request to CPU by IRR8 disabled

Unread interrupt mask

0	Unread message overwrite interrupt request (OVR0) to CPU by IRR9 enabled
1	Unread message overwrite interrupt request (OVR0) to CPU by IRR9 disabled

Bus operation interrupt mask

0	Bus operation interrupt request (OVR0) to CPU by IRR12 enabled
1	Bus operation interrupt request (OVR0) to CPU by IRR12 disabled

**TEC**

Bit	:	7	6	5	4	3	2	1
Initial value :		0	0	0	0	0	0	0
Read/Write :		R	R	R	R	R	R	R

**UMSR—Unread Message Status Register**

**UMSR**

Bit	:	15	14	13	12	11	10	9
		UMSR7	UMSR6	UMSR5	UMSR4	UMSR3	UMSR2	UMSR1
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Bit	:	7	6	5	4	3	2	1
		UMSR15	UMSR14	UMSR13	UMSR12	UMSR11	UMSR10	UMSR9
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Unread message status flags

0	[Clearing condition] Writing 1
1	Unread receive message is overwritten by a new [Setting condition] When a new message is received before RXPR is

Note: \* Can only be written with 1 for flag clearing.

Bit	:	7	6	5	4	3	2	1
		LAFML15	LAFML14	LAFML13	LAFML12	LAFML11	LAFML10	LAFML9
Initial value	:	0	0	0	0	0	0	0
Read/Write	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

### LAFMH

Bit	:	15	14	13	12	11	10	9
		LAFMH7	LAFMH6	LAFMH5	—	—	—	LAFMH4
Initial value	:	0	0	0	0	0	0	0
Read/Write	:	R/W	R/W	R/W	R	R	R	R/W

Bit	:	7	6	5	4	3	2	1
		LAFMH15	LAFMH14	LAFMH13	LAFMH12	LAFMH11	LAFMH10	LAFMH9
Initial value	:	0	0	0	0	0	0	0
Read/Write	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

#### LAFMH Bits 7 to 0 and 15 to 13—11-bit identifier filter

0	Stored in MC0, MD0 (receive-only mailbox) depending on bit match between MC0 message identifier and receive message identifier (Care)
1	Stored in MC0, MD0 (receive-only mailbox) regardless of bit match between MC0 message identifier and receive message identifier (Don't Care)

#### LAFMH bits 9 and 8, LAFML Bits 15 to 0—18-bit identifier filter

0	Stored in MC0 (receive-only mailbox) depending on bit match between message identifier and receive message identifier (Care)
1	Stored in MC0 (receive-only mailbox) regardless of bit match between message identifier and receive message identifier (Don't Care)

			0	Data length = 6 bytes
	0/1	0/1	0/1	Data length = 7 bytes
1				Data length = 8 bytes

MCx[2] Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[3] Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	—


Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[4] Bit :	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[5] Bit :	7	6	5	4	3	2	1	0
	STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W



MCx[6] Bit :	7	6	5	4	3	2	1	0
	STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Standard identifier  
 These bits set the identifier (standard identifier) of data frames and remote frames

MCx[7] Bit :	7	6	5	4	3	2	1	0
	EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[8] Bit :	7	6	5	4	3	2	1	0
	EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Extended identifier  
 These bits set the identifier (extended identifier) of data frames and remote frames  
 x = 0



1	0/1	0/1	0/1	0	Data length = 6 byte
				1	Data length = 7 byte
					Data length = 8 byte

MCx[2] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[3] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[4] Bit :


7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[5] Bit :

7	6	5	4	3	2	1	0
STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W



MCx[6] Bit :

7	6	5	4	3	2	1	0
STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Standard identifier  
These bits set the identifier (standard identifier) of data frames and remote frames

MCx[7] Bit :

7	6	5	4	3	2	1	0
EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[8] Bit :

7	6	5	4	3	2	1	0
EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Extended identifier  
These bits set the identifier (extended identifier) of data frames and remote frames



			0	Data length = 6 bytes
	0/1	0/1	0/1	Data length = 7 bytes
1			1	Data length = 8 bytes

MCx[2] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[3] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[4] Bit :


7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[5] Bit :

7	6	5	4	3	2	1	0
STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W



MCx[6] Bit :

7	6	5	4	3	2	1	0
STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Standard identifier  
 These bits set the identifier (standard identifier) of data frames and remote frames

MCx[7] Bit :

7	6	5	4	3	2	1	0
EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[8] Bit :

7	6	5	4	3	2	1	0
EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Extended identifier  
 These bits set the identifier (extended identifier) of data frames and remote frames

x = 2

1	0/1	0/1	0/1	0	Data length = 6 byte
				1	Data length = 7 byte
					Data length = 8 byte

MCx[2] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[3] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[4] Bit :


7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[5] Bit :

7	6	5	4	3	2	1	0
STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W



MCx[6] Bit :

7	6	5	4	3	2	1	0
STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Standard identifier  
These bits set the identifier (standard identifier) of data frames and remote frames

MCx[7] Bit :

7	6	5	4	3	2	1	0
EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[8] Bit :

7	6	5	4	3	2	1	0
EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Extended identifier  
These bits set the identifier (extended identifier) of data frames and remote frames



			0	Data length = 6 bytes
	0/1	0/1	0/1	Data length = 7 bytes
1			1	Data length = 8 bytes

MCx[2] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[3] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[4] Bit :


7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[5] Bit :

7	6	5	4	3	2	1	0
STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W



MCx[6] Bit :

7	6	5	4	3	2	1	0
STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Standard identifier  
 These bits set the identifier (standard identifier) of data frames and remote frames

MCx[7] Bit :

7	6	5	4	3	2	1	0
EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[8] Bit :

7	6	5	4	3	2	1	0
EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Extended identifier  
 These bits set the identifier (extended identifier) of data frames and remote frames

x = 4



1	0/1	0/1	0/1	0	Data length = 6 byte
				1	Data length = 7 byte
					Data length = 8 byte

MCx[2] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[3] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[4] Bit :


7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[5] Bit :

7	6	5	4	3	2	1	0
STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W



MCx[6] Bit :

7	6	5	4	3	2	1	0
STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Standard identifier  
These bits set the identifier (standard identifier) of data frames and remote frames

MCx[7] Bit :

7	6	5	4	3	2	1	0
EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[8] Bit :

7	6	5	4	3	2	1	0
EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Extended identifier  
These bits set the identifier (extended identifier) of data frames and remote frames



			0	Data length = 6 bytes
	0/1	0/1	0/1	Data length = 7 bytes
1				Data length = 8 bytes

MCx[2] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[3] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[4] Bit :


7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[5] Bit :

7	6	5	4	3	2	1	0
STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W



MCx[6] Bit :

7	6	5	4	3	2	1	0
STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Standard identifier  
 These bits set the identifier (standard identifier) of data frames and remote frames

MCx[7] Bit :

7	6	5	4	3	2	1	0
EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[8] Bit :

7	6	5	4	3	2	1	0
EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Extended identifier  
 These bits set the identifier (extended identifier) of data frames and remote frames

x = 6

1	0/1	0/1	0/1	0	Data length = 6 byte
				1	Data length = 7 byte
					Data length = 8 byte

MCx[2] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[3] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[4] Bit :


7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[5] Bit :

7	6	5	4	3	2	1	0
STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W



MCx[6] Bit :

7	6	5	4	3	2	1	0
STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Standard identifier  
These bits set the identifier (standard identifier) of data frames and remote frames

MCx[7] Bit :

7	6	5	4	3	2	1	0
EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[8] Bit :

7	6	5	4	3	2	1	0
EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Extended identifier  
These bits set the identifier (extended identifier) of data frames and remote frames



			0	Data length = 6 bytes
	0/1	0/1	0/1	Data length = 7 bytes
1			1	Data length = 8 bytes

MCx[2] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[3] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[4] Bit :


7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[5] Bit :

7	6	5	4	3	2	1	0
STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W



MCx[6] Bit :

7	6	5	4	3	2	1	0
STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Standard identifier  
 These bits set the identifier (standard identifier) of data frames and remote frames

MCx[7] Bit :

7	6	5	4	3	2	1	0
EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[8] Bit :

7	6	5	4	3	2	1	0
EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Extended identifier  
 These bits set the identifier (extended identifier) of data frames and remote frames

x = 8

1	0/1	0/1	0/1	0	Data length = 6 byte
				1	Data length = 7 byte
					Data length = 8 byte

MCx[2] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[3] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[4] Bit :


7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[5] Bit :

7	6	5	4	3	2	1	0
STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W



MCx[6] Bit :

7	6	5	4	3	2	1	0
STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Standard identifier  
These bits set the identifier (standard identifier) of data frames and remote frames

MCx[7] Bit :

7	6	5	4	3	2	1	0
EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[8] Bit :

7	6	5	4	3	2	1	0
EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Extended identifier  
These bits set the identifier (extended identifier) of data frames and remote frames



			0	Data length = 6 bytes
	0/1	0/1	0/1	Data length = 7 bytes
1				Data length = 8 bytes

MCx[2] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[3] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[4] Bit :


7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[5] Bit :

7	6	5	4	3	2	1	0
STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W



MCx[6] Bit :

7	6	5	4	3	2	1	0
STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Standard identifier ———  
 These bits set the identifier (standard identifier) of data frames and remote frames

MCx[7] Bit :

7	6	5	4	3	2	1	0
EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[8] Bit :

7	6	5	4	3	2	1	0
EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Extended identifier ———  
 These bits set the identifier (extended identifier) of data frames and remote frames

x = 1

1	0/1	0/1	0/1	0	Data length = 6 byte
				1	Data length = 7 byte
					Data length = 8 byte

MCx[2] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[3] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[4] Bit :


7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[5] Bit :

7	6	5	4	3	2	1	0
STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W



MCx[6] Bit :

7	6	5	4	3	2	1	0
STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Standard identifier  
These bits set the identifier (standard identifier) of data frames and remote frames

MCx[7] Bit :

7	6	5	4	3	2	1	0
EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[8] Bit :

7	6	5	4	3	2	1	0
EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Extended identifier  
These bits set the identifier (extended identifier) of data frames and remote frames



			0	Data length = 6 bytes
	0/1	0/1	0/1	Data length = 7 bytes
1			1	Data length = 8 bytes

MCx[2] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[3] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[4] Bit :


7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[5] Bit :

7	6	5	4	3	2	1	0
STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W



MCx[6] Bit :

7	6	5	4	3	2	1	0
STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Standard identifier  
 These bits set the identifier (standard identifier) of data frames and remote frames

MCx[7] Bit :

7	6	5	4	3	2	1	0
EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[8] Bit :

7	6	5	4	3	2	1	0
EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Extended identifier  
 These bits set the identifier (extended identifier) of data frames and remote frames

x = 1



1	0/1	0/1	0/1	0	Data length = 6 byte
				1	Data length = 7 byte
					Data length = 8 byte

MCx[2] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[3] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[4] Bit :


7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[5] Bit :

7	6	5	4	3	2	1	0
STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W



MCx[6] Bit :

7	6	5	4	3	2	1	0
STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Standard identifier  
These bits set the identifier (standard identifier) of data frames and remote frames

MCx[7] Bit :

7	6	5	4	3	2	1	0
EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[8] Bit :

7	6	5	4	3	2	1	0
EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Extended identifier  
These bits set the identifier (extended identifier) of data frames and remote frames



			0	Data length = 6 bytes
	0/1	0/1	0/1	Data length = 7 bytes
1				Data length = 8 bytes

MCx[2] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[3] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[4] Bit :


7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[5] Bit :

7	6	5	4	3	2	1	0
STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W



MCx[6] Bit :

7	6	5	4	3	2	1	0
STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Standard identifier  
 These bits set the identifier (standard identifier) of data frames and remote frames

MCx[7] Bit :

7	6	5	4	3	2	1	0
EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[8] Bit :

7	6	5	4	3	2	1	0
EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Extended identifier  
 These bits set the identifier (extended identifier) of data frames and remote frames

x = 1



1	0/1	0/1	0/1	0	Data length = 6 byte
				1	Data length = 7 byte
					Data length = 8 byte

MCx[2] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[3] Bit :

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[4] Bit :


7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[5] Bit :

7	6	5	4	3	2	1	0
STD_ID2	STD_ID1	STD_ID0	RTR	IDE	—	EXD_ID17	EXD_ID16

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W



MCx[6] Bit :

7	6	5	4	3	2	1	0
STD_ID10	STD_ID9	STD_ID8	STD_ID7	STD_ID6	STD_ID5	STD_ID4	STD_ID3

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Standard identifier  
These bits set the identifier (standard identifier) of data frames and remote frames

MCx[7] Bit :

7	6	5	4	3	2	1	0
EXD_ID7	EXD_ID6	EXD_ID5	EXD_ID4	EXD_ID3	EXD_ID2	EXD_ID1	EXD_ID0

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

MCx[8] Bit :

7	6	5	4	3	2	1	0
EXD_ID15	EXD_ID14	EXD_ID13	EXD_ID12	EXD_ID11	EXD_ID10	EXD_ID9	EXD_ID8

Initial value : Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined  
Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W

Extended identifier  
These bits set the identifier (extended identifier) of data frames and remote frames



<b>MD8—Message Data</b>	<b>H'F8F0</b>
<b>MD9—Message Data</b>	<b>H'F8F8</b>
<b>MD10—Message Data</b>	<b>H'F900</b>
<b>MD11—Message Data</b>	<b>H'F908</b>
<b>MD12—Message Data</b>	<b>H'F910</b>
<b>MD13—Message Data</b>	<b>H'F918</b>
<b>MD14—Message Data</b>	<b>H'F920</b>
<b>MD15—Message Data</b>	<b>H'F928</b>

**MDx [1]**

Bit:	7	6	5	4	3	2	1
	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Initial value:	*	*	*	*	*	*	*
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**MDx [2]**

Bit:	7	6	5	4	3	2	1
	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Initial value:	*	*	*	*	*	*	*
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**MDx [3]**

Bit:	7	6	5	4	3	2	1
	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Initial value:	*	*	*	*	*	*	*
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit: 7 6 5 4 3 2 1

--	--	--	--	--	--	--

Initial value: \* \* \* \* \* \*

Read/Write: R/W R/W R/W R/W R/W R/W R/W

**MDx [6]**

Bit: 7 6 5 4 3 2 1

--	--	--	--	--	--	--

Initial value: \* \* \* \* \* \*

Read/Write: R/W R/W R/W R/W R/W R/W R/W

**MDx [7]**

Bit: 7 6 5 4 3 2 1

--	--	--	--	--	--	--

Initial value: \* \* \* \* \* \*

Read/Write: R/W R/W R/W R/W R/W R/W R/W

**MDx [8]**

Bit: 7 6 5 4 3 2 1

--	--	--	--	--	--	--

Initial value: \* \* \* \* \* \*

Read/Write: R/W R/W R/W R/W R/W R/W R/W



Bit	:	7	6	5	4	3	2	1
		DAOE1	DAOE0	DAE	—	—	—	—
Initial value	:	0	0	0	1	1	1	1
Read/Write	:	R/W	R/W	R/W	—	—	—	—

D/A enable

DAOE1	DAOE0	DAE	Description
0	0	*	Disables channel 2, 3 D/A conversion
		0	Enables channel 2 D/A conversion
			Disables channel 3 D/A conversion
1	0	1	Enables channel 2, 3 D/A conversion
		0	Disables channel 2 D/A conversion
			Enables channel 3 D/A conversion
1	1	1	Enables channel 2, 3 D/A conversion
		*	Enables channel 2, 3 D/A conversion

\*: Don't

D/A output enable 0

0	Disables analog output DA2
1	Enables channel 2 D/A conversion. Also enables analog output D

D/A output enable 1

0	Disables analog output DA3
1	Enables channel 3 D/A conversion. Also enables analog output DA3

Flash memory control register enable

0	Area H'FFFA8 to H'FFFAC flash control registers are not
1	Area H'FFFA8 to H'FFFAC flash control registers are set

0	In software standby mode, address bus control signals are high-impedance.
1	In software standby mode, address bus control signals retain their output values.

Standby timer select

0	0	0	Standby time = 8192 states
		1	Standby time = 16384 states
	1	0	Standby time = 32768 states
		1	Standby time = 65536 states
1	0	0	Standby time = 131072 states
		1	Standby time = 262144 states
	1	0	Reserved
		1	Standby time = 16 states

Software standby

0	Transition to sleep mode after execution of SLEEP instruction
1	Transition to software standby mode after execution of SLEEP instruction



0	On-chip RAM
1	On-chip RAM

Note: When the D  
the RAME b  
set to 1.

NMI interrupt input edge se

0	Falling edge
1	Rising edge

Interrupt control mode select

0	0	Interrupt control mode 0
	1	Setting prohibited
1	0	Interrupt control mode 2
	1	Setting prohibited

Note: For details, see section 5.4.1  
Interrupt Control Modes and  
Interrupt Operation.

Mac saturation

0	Non-saturating calculation for MAC instruction
1	Saturating calculation for MAC instruction

0	0	0	Bus master is in high-speed mode
		1	Medium-speed clock is $\phi/2$
	1	0	Medium-speed clock is $\phi/4$
		1	Medium-speed clock is $\phi/8$
1	0	1	Medium-speed clock is $\phi/1$
		1	Medium-speed clock is $\phi/3$
	1	—	—

Frequency multiplication factor switching mode

0	Specified multiplication factor is valid after transition to software standby mode
1	Specified multiplication factor is valid immediately after STC bits are rewritten

$\phi$  clock output control

PSTOP	High-Speed Mode, Medium-Speed Mode, Sub-Active Mode*	Sleep Mode, Sub-Sleep Mode*	Software Standby Mode, Watch Mode*, Direct Transition*	Hard Standby Mode
0	$\phi$ output	$\phi$ output	Fixed high	High impedance
1	Fixed high	Fixed high	Fixed high	High impedance

Note: \* Subclock functions (subactive mode, subsleep mode, and watch mode) direct transition are not available in the H8S/2623 Group, but are available in the H8S/2626 Group.

Note: \* Determined by pins MD<sub>2</sub> to MD<sub>0</sub>.

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**MSTPCRC**

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Module stop mode specification

0	Module stop mode is cleared (initial value of MSTPA7 and MSTPA6)
1	Module stop mode is set (initial value of MSTPA5–0, MSTPB7–0, and MSTPC7–0)

MSTP bits and corresponding on-chip supporting modules

Register	Bit	Module
MSTPCRA	MSTPA7*	—
	MSTPA6	Data transfer controller (DTC)
	MSTPA5	16-bit timer pulse unit (TPU)
	MSTPA4*	—
	MSTPA3	Programmable pulse generator (PPG)
	MSTPA2*	—
	MSTPA1	A/D converter
	MSTPA0*	—
MSTPCRB	MSTPB7	Serial communication interface 0 (SCI0)
	MSTPB6	Serial communication interface 1 (SCI1)
	MSTPB5	Serial communication interface 2 (SCI2)
	MSTPB4*	—
	MSTPB3*	—
	MSTPB2*	—
	MSTPB1*	—
	MSTPB0*	—
MSTPCRC	MSTPC7*	—
	MSTPC6*	—
	MSTPC5	D/A converter (channels 2, 3)
	MSTPC4	PC break controller (PBC)
	MSTPC3	HCAN
	MSTPC2*	—
	MSTPC1*	—
	MSTPC0*	—

Notes: \* MSTPA7 is a readable/writable bit with an initial value of 0. MSTPA4, MSTPA2, MSTPA0, MSTPB4 to MSTPB0, MSTPC7 to MSTPC4, and MSTPC2 to MSTPC0 are readable/writable bits with an initial value of 1 and should always be written with

## Address output enable

0	0	0	0	A8–A23 address output disabled	
			1	A8 address output enabled; A9–A23 address output disabled	
		1	0	A8, A9 address output enabled; A10–A23 address output disabled	
			1	A8–A10 address output enabled; A11–A23 address output disabled	
	1	0	0	A8–A11 address output enabled; A12–A23 address output disabled	
			1	A8–A12 address output enabled; A13–A23 address output disabled	
		1	0	A8–A13 address output enabled; A14–A23 address output disabled	
			1	A8–A14 address output enabled; A15–A23 address output disabled	
	1	0	0	0	A8–A15 address output enabled; A16–A23 address output disabled
				1	A8–A16 address output enabled; A17–A23 address output disabled
			1	0	A8–A17 address output enabled; A18–A23 address output disabled
				1	A8–A18 address output enabled; A19–A23 address output disabled
1		0	0	A8–A19 address output enabled; A20–A23 address output disabled	
			1	A8–A20 address output enabled; A21–A23 address output disabled	
1	0	0	A8–A21 address output enabled; A22, A23 address output disabled		
1	0	1	A8–A23 address output enabled		

## BUZZ output enable

0	Functions as PF1 I/O pin
1	Functions as BUZZ output pin

- Notes:
1. In expanded mode with ROM, bits AE3 to AE0 are initialized to B'000. In ROMless expanded mode, bits AE3 to AE0 are initialized to B'1101. Address pins A0 to A7 are made address outputs by setting the corresponding DDR bits to 1.
  2. This bit is valid only in the H8S/2626 Group; in the H8S/2623 Group, 0 is written to this bit.

	1	× 2
1	0	× 4
	1	Do not se

Note: A system clock frequency should be determined by the multiplication factor (M) and STC0) should not exceed the maximum operating frequency defined in section 22. Characteristics.

Oscillator circuit feedback resistor control

0	Feedback resistor ON when main clock is ON and OFF when not operation
1	Feedback resistor OFF

Subclock enable

0	Subclock generation enabled
1	Subclock generation disabled

Note: This bit is valid only in the H8S/2626 Group; in the H8S/2623 Group, 0 must be written to this bit.

Noise elimination sampling frequency select

0	Sampling uses $\phi/32$ clock
1	Sampling uses $\phi/4$ clock

Note: This bit is valid only in the H8S/2626 Group; in the H8S/2623 Group, 0 must be written to this bit.

Low-speed ON flag

0	<ul style="list-style-type: none"> <li>When the SLEEP command is executed in high-speed mode or medium-speed mode, operation transfers to sleep mode, software standby mode, or watch mode*</li> <li>When the SLEEP command is executed in sub-active mode, operation transfers to watch mode or directly to high-speed mode</li> <li>Operation transfers to high-speed mode after watch mode is canceled</li> </ul>
1	<ul style="list-style-type: none"> <li>When the SLEEP command is executed in high-speed mode, operation transfers to watch mode or sub-active mode</li> <li>When the SLEEP command is executed in sub-active mode, operation transfers to sleep mode or watch mode</li> <li>Operation transfers to sub-active mode immediately watch mode is canceled</li> </ul>

Notes: This bit is valid only in the H8S/2626 Group; in the H8S/2623 Group, 0 must be written to this bit.

\* Always select high-speed mode when transferring to watch mode or sub-active mode.

Direct transfer ON flag

0	<ul style="list-style-type: none"> <li>When the SLEEP command is executed in high-speed mode or medium-speed mode, operation transfers to sleep mode, software standby mode, or watch mode*</li> <li>When the SLEEP command is executed in sub-active mode, operation transfers to sub-sleep mode or watch mode</li> </ul>
1	<ul style="list-style-type: none"> <li>When the SLEEP command is executed in high-speed mode or medium-speed mode, operation transfers directly to sub-active mode, or transfers to sleep mode or software standby mode</li> <li>When the SLEEP command is executed in sub-active mode, operation transfers directly to high-speed mode or transfers to sub-sleep mode</li> </ul>

Notes: This bit is valid only in the H8S/2626 Group; in the H8S/2623 Group, 0 must be written to this bit.

\* Always select high-speed mode when transferring to watch mode or sub-active mode.



Break interrupt enable	
0	PC break interrupts are disabled
1	PC break interrupts are enabled

Break condition select

0	0	Instruction fetch is used as break condition
	1	Data read cycle is used as break condition
1	0	Data write cycle is used as break condition
	1	Data read/write cycle is used as break condition

Break address mask register

0	0	0	All BARA bits are unmasked and included in break conditions
		1	BAA0 (lowest bit) is masked, and not included in break conditions
1	0	0	BAA1–0 (lower 2 bits) are masked, and not included in break conditions
		1	BAA2–0 (lower 3 bits) are masked, and not included in break conditions
1	0	0	BAA3–0 (lower 4 bits) are masked, and not included in break conditions
		1	BAA7–0 (lower 8 bits) are masked, and not included in break conditions
1	0	0	BAA11–0 (lower 12 bits) are masked, and not included in break conditions
		1	BAA15–0 (lower 16 bits) are masked, and not included in break conditions

CPU cycle/DTC cycle select A

0	PC break is performed when CPU is bus master
1	PC break is performed when CPU or DTC is bus master

Condition match flag

0	[Clearing condition] When 0 is written to CMFA after reading CMFA = 1
1	[Setting condition] When a condition set for channel A is satisfied

Notes: The bit configuration of BCRB is the same as that of BCRA, except that BCRB performs break for channel B.

\* Can only be written with 0 for flag clearing.



**ISCRL**

Bit	:	7	6	5	4	3	2	1
		IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W

IRQ3 to IRQ0 sense control

IRQnSCB	IRQnSCA	Interrupt Request Generation
0	0	Low level of $\overline{\text{IRQn}}$ input
	1	Falling edge of $\overline{\text{IRQn}}$ input
1	0	Rising edge of $\overline{\text{IRQn}}$ input
	1	Rising and falling edges of $\overline{\text{IRQn}}$ input

IRQn enable	
0	IRQn interrupt is disabled
1	IRQn interrupt is enabled

0	<p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>• Cleared by reading IRQnF flag when IRQnF = 1, then to IRQnF flag</li> <li>• When interrupt exception handling is executed when low-level detection is set (IRQnSCB = IRQnSCA = 0) and <math>\overline{\text{IRQn}}</math> high</li> <li>• When IRQn interrupt exception handling is executed when falling, rising, or both-edge detection is set (IRQnSCB = IRQnSCA = 1)</li> <li>• When the DTC is activated by an IRQn interrupt, and the bit in MRB of the DTC is cleared to 0</li> </ul>
1	<p>[Setting conditions]</p> <ul style="list-style-type: none"> <li>• When <math>\overline{\text{IRQn}}</math> input goes low when low-level detection is set (IRQnSCB = IRQnSCA = 0)</li> <li>• When a falling edge occurs in <math>\overline{\text{IRQn}}</math> input when falling edge detection is set (IRQnSCB = 0, IRQnSCA = 1)</li> <li>• When a rising edge occurs in <math>\overline{\text{IRQn}}</math> input when rising edge detection is set (IRQnSCB = 1, IRQnSCA = 0)</li> <li>• When a falling or rising edge occurs in <math>\overline{\text{IRQn}}</math> input when both-edge detection is set (IRQnSCB = IRQnSCA = 1)</li> </ul>

Note: \* Can only be written with 0 for flag clearing.

DTC activation enable

0	DTC activation by interrupt is disabled [Clearing conditions] <ul style="list-style-type: none"> <li>• When data transfer ends while the DISEL bit is 1</li> <li>• When the specified number of transfers are completed</li> </ul>
1	DTC activation by interrupt is enabled [Maintenance condition] When the DISEL bit is 0 and the specified number of transfers have not been completed

Interrupt Sources and DTCER Bits

Register	Bit						
	7	6	5	4	3	2	1
DTCERA	IRQ0	IRQ1	IRQ2	IRQ3	IRQ4	IRQ5	—
DTCERB	—	ADI	TGI0A	TGI0B	TGI0C	TGI0D	TGI1A
DTCERC	TGI2A	TGI2B	TGI3A	TGI3B	TGI3C	TGI3D	TGI4A
DTCERD	—	—	TGI5A	TGI5B	—	—	—
DTCERE	—	—	—	—	RX10	TX10	RX11
DTCERF	RX12	TX12	—	—	—	—	—
DTCERG	—	—	RM0	—	—	—	—

## DTC software activation enable

0	DTC software activation is disabled [Clearing conditions] <ul style="list-style-type: none"><li>• When the DISEL bit is 0 and the specified number of transfers has been completed</li><li>• When 0 is written after a software-activated data transfer interrupt (SWDTEND) request has been sent to the CPU</li></ul>
1	DTC software activation is enabled [Maintenance conditions] <ul style="list-style-type: none"><li>• When data transfer ends while the DISEL bit is 1</li><li>• When the specified number of transfers are completed</li><li>• During data transfer activated by software</li></ul>

- Notes: 1. Only 1 can be written to the SWDTE bit.  
2. Bits DTVEC6 to DTVEC0 can be written to when SWDTE = 0.

0	0	Compare match in TPU
	1	Compare match in TPU
1	0	Compare match in TPU
	1	Compare match in TPU

Group 1 compare match select

0	0	Compare match in TPU char
	1	Compare match in TPU char
1	0	Compare match in TPU char
	1	Compare match in TPU char

Group 2 compare match select

0	0	Compare match in TPU channel 0
	1	Compare match in TPU channel 1
1	0	Compare match in TPU channel 2
	1	Compare match in TPU channel 3

Group 3 compare match select

0	0	Compare match in TPU channel 0
	1	Compare match in TPU channel 1
1	0	Compare match in TPU channel 2
	1	Compare match in TPU channel 3

0	Normal operation in pulse output group 0 (output values updated at compare match A in the selected TPU channel)
1	Non-overlapping operation in pulse output group 0 (1 output and 0 output can be performed independently at compare match A and B in the selected TPU channel)

Group 1 non-overlap

0	Normal operation in pulse output group 1 (output values updated at compare match A in the selected TPU channel)
1	Non-overlapping operation in pulse output group 1 (1 output and 0 output can be performed independently at compare match A and B in the selected TPU channel)

Group 2 non-overlap

0	Normal operation in pulse output group 2 (output values updated at compare match A in the selected TPU channel)
1	Non-overlapping operation in pulse output group 2 (1 output and 0 output can be performed independently at compare match A and B in the selected TPU channel)

Group 3 non-overlap

0	Normal operation in pulse output group 3 (output values updated at compare match A in the selected TPU channel)
1	Non-overlapping operation in pulse output group 3 (1 output and 0 output can be performed independently at compare match A and B in the selected TPU channel)

Group 0 invert

0	Inverted output for pulse output group 0 (low-level output at pin for a 1 in PODRH)
1	Direct output for pulse output group 0 (high-level output at pin for a 1 in PODRH)

Group 1 invert

0	Inverted output for pulse output group 1 (low-level output at pin for a 1 in PODRH)
1	Direct output for pulse output group 1 (high-level output at pin for a 1 in PODRH)

Group 2 invert

0	Inverted output for pulse output group 2 (low-level output at pin for a 1 in PODRH)
1	Direct output for pulse output group 2 (high-level output at pin for a 1 in PODRH)

Group 3 invert

0	Inverted output for pulse output group 3 (low-level output at pin for a 1 in PODRH)
1	Direct output for pulse output group 3 (high-level output at pin for a 1 in PODRH)

0	Pulse outputs PO15 to PO8 are disabled (transfer from NDR15–NDR8 to POD15–POD8 is disabled)
1	Pulse outputs PO15 to PO8 are enabled (transfer from NDR15–NDR8 to POD15–POD8 is enabled)

---

**NDERL—Next Data Enable Register L**
**H'FE29**

Bit	:	7	6	5	4	3	2	1
		NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W

---

**Next data enable**

0	Pulse outputs PO7 to PO0 are disabled (transfer from NDR7–NDR0 to POD7–POD0 is disabled)
1	Pulse outputs PO7 to PO0 are enabled (transfer from NDR7–NDR0 to POD7–POD0 is enabled)



**PODRL—Output Data Register L****H'FE2B**

Bit	:	7	6	5	4	3	2	1
		POD7	POD6	POD5	POD4	POD3	POD2	POD1
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: \* A bit that has been set for pulse output by NDER is read-only.

Initial value :     0       0       0       0       0       0       0  
 Read/Write :     R/W     R/W     R/W     R/W     R/W     R/W     R/W

**H'FE2E**

Bit	:	7	6	5	4	3	2	1
		—	—	—	—	—	—	—
Initial value :		1	1	1	1	1	1	1
Read/Write :		—	—	—	—	—	—	—

When pulse output group output triggers are different

**H'FE2C**

Bit	:	7	6	5	4	3	2	1
		NDR15	NDR14	NDR13	NDR12	—	—	—
Initial value :		0	0	0	0	1	1	1
Read/Write :		R/W	R/W	R/W	R/W	—	—	—

**H'FE2E**

Bit	:	7	6	5	4	3	2	1
		—	—	—	—	NDR11	NDR10	NDR9
Initial value :		1	1	1	1	0	0	0
Read/Write :		—	—	—	—	R/W	R/W	R/W

Note: For details see section 11.2.4, Notes on NDR Access.

Initial value : 0 0 0 0 0 0 0  
 Read/Write : R/W R/W R/W R/W R/W R/W R/W

**H'FE2F**

Bit	7	6	5	4	3	2	1
	—	—	—	—	—	—	—
Initial value :	1	1	1	1	1	1	1
Read/Write :	—	—	—	—	—	—	—

When pulse output group output triggers are different

**H'FE2D**

Bit	7	6	5	4	3	2	1
	NDR7	NDR6	NDR5	NDR4	—	—	—
Initial value :	0	0	0	0	1	1	1
Read/Write :	R/W	R/W	R/W	R/W	—	—	—

**H'FE2F**

Bit	7	6	5	4	3	2	1
	—	—	—	—	NDR3	NDR2	NDR1
Initial value :	1	1	1	1	0	0	0
Read/Write :	—	—	—	—	R/W	R/W	R/W

Note: For details see section 11.2.4, Notes on NDR Access.

**PADDR—Port A Data Direction Register****H'FE39**

Bit	:	7	6	5	4	3	2	1
		—	—	PA5DDR*	PA4DDR*	PA3DDR	PA2DDR	PA1DDR
Initial value :		Undefined	Undefined	0	0	0	0	0
Read/Write :		—	—	W	W	W	W	W

Specification of input or output for port A pins

Note: \* Reserved bits in the H8S/2626 Group.

**PBDDR—Port B Data Direction Register****H'FE3A**

Bit	:	7	6	5	4	3	2	1
		PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR
Initial value :		0	0	0	0	0	0	0
Read/Write :		W	W	W	W	W	W	W

Specification of input or output for port B pins

**PDDDR—Port D Data Direction Register** **H'FE3C**

Bit	:	7	6	5	4	3	2	1
		PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR
Initial value :		0	0	0	0	0	0	0
Read/Write :		W	W	W	W	W	W	W

Specification of input or output for port D pins

**PEDDR—Port E Data Direction Register** **H'FE3D**

Bit	:	7	6	5	4	3	2	1
		PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR
Initial value :		0	0	0	0	0	0	0
Read/Write :		W	W	W	W	W	W	W

Specification of input or output for port E pins

Initial value :	0	0	0	0	0	0	0
Read/Write :	W	W	W	W	W	W	W

Specification of input or output for port F pins

### PAPCR—Port A MOS Pull-Up Control Register H'FE40

Bit :	7	6	5	4	3	2	1
	—	—	PA5PCR*	PA4PCR*	PA3PCR	PA2PCR	PA1PCR
Initial value :	Undefined	Undefined	0	0	0	0	0
Read/Write :	—	—	R/W	R/W	R/W	R/W	R/W

Bit-by-bit control of port A MOS input pull-ups

Note: \* Reserved bits in the H8S/2626 Group.

### PBPCR—Port B MOS Pull-Up Control Register H'FE41

Bit :	7	6	5	4	3	2	1
	PB7PCR	PB6PCR	PB5PCR	PB4PCR	PB3PCR	PB2PCR	PB1PCR
Initial value :	0	0	0	0	0	0	0
Read/Write :	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit-by-bit control of port B MOS input pull-ups

**PDPCR—Port D MOS Pull-Up Control Register H'FE43**

Bit	:	7	6	5	4	3	2	1
		PD7PCR	PD6PCR	PD5PCR	PD4PCR	PD3PCR	PD2PCR	PD1PCR
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit-by-bit control of port D MOS input pull-ups

**PEPCR—Port E MOS Pull-Up Control Register H'FE44**

Bit	:	7	6	5	4	3	2	1
		PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit-by-bit control of port E MOS input pull-ups

Note: \* Reserved bits in the H8S/2626 Group.

---

**PBODR—Port B Open Drain Control Register     H'FE48**

Bit	:	7	6	5	4	3	2	1
		PB7ODR	PB6ODR	PB5ODR	PB4ODR	PB3ODR	PB2ODR	PB1ODR
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W

PMOS on/off control for port B pins (PB7 to PB0)

---

**PCODR—Port C Open Drain Control Register     H'FE49**

Bit	:	7	6	5	4	3	2	1
		PC7ODR	PC6ODR	PC5ODR	PC4ODR	PC3ODR	PC2ODR	PC1ODR
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W

PMOS on/off control for port C pins (PC7 to PC0)



0	0	0	Internal clock: counts on $\phi/1$
		1	Internal clock: counts on $\phi/4$
	1	0	Internal clock: counts on $\phi/16$
		1	Internal clock: counts on $\phi/64$
1	0	0	External clock: counts on TCLK
		1	Internal clock: counts on $\phi/1024$
	1	0	Internal clock: counts on $\phi/256$
		1	Internal clock: counts on $\phi/4096$

Input clock edge select

0	0	Count at rising edge
	1	Count at falling edge
1	—	Count at both edges

Note: Internal clock edge selection is valid when the input clock is  $\phi/4$  or slower. This setting is ignored if  $\phi/1$  is selected as the input clock.

Counter clear

0	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRA compare match/input capture
	1	0	TCNT cleared by TGRB compare match/input capture
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation *1
1	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRC compare match/input capture *2
	1	0	TCNT cleared by TGRD compare match/input capture *2
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation *1

- Notes: 1. Synchronous operation setting is performed by setting the SYNC bit in TSCNCR.
2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared by compare match/input capture. When used as a buffer register, buffer register setting has priority, and compare match/input capture does not clear TCNT.

0	0	0	0	Normal operation	
			1	Reserved	
		1	0	0	PWM mode 1
				1	PWM mode 2
	1	0	0	Phase counting	
			1	Phase counting	
		1	0	0	Phase counting
				1	Phase counting
1	*	*	*	—	

※:

- Notes: 1. MD3 is a reserved bit. In a write, it should be written with 0.
2. Phase counting mode should be set for channel 3. In any case, 0 should always be written to MD2.

#### Buffer operation setting A

0	TGRA operates normally
1	TGRA and TGRD used together for buffer operation

#### Buffer operation setting B

0	TGRB operates normally
1	TGRB and TGRD used together for buffer operation

0	0	0	0	TGR3A is output compare register	Output disabled	Initial output is 0 output	0	0 output at compare match		
			1				0	1 output at compare match		
			1				0	Toggle output at compare match		
	1	0	0			0	Output disabled	Initial output is 1 output	0	0 output at compare match
						1			0	1 output at compare match
						1			0	Toggle output at compare match
1	0	0	0	TGR3A is input capture register	Capture input source is TIOCA3 pin	0		Input capture at rising edge		
			1			1		Input capture at falling edge		
			1			*		Input capture at both edges		
1	*	*	0		Capture input source is channel 4/count clock	Capture input source is channel 4/count clock	0	Input capture at TCNT4 count-up		
			1				1	Input capture at TCNT4 count-down		
			1				*	Input capture at TCNT4 count-up/count-down		

TGR3B I/O control

0	0	0	0	TGR3B is output compare register	Output disabled	Initial output is 0 output	0	0 output at compare match		
			1				0	1 output at compare match		
			1				0	Toggle output at compare match		
	1	0	0			0	Output disabled	Initial output is 1 output	0	0 output at compare match
						1			0	1 output at compare match
						1			0	Toggle output at compare match
1	0	0	0	TGR3B is input capture register	Capture input source is TIOCB3 pin	0		Input capture at rising edge		
			1			1		Input capture at falling edge		
			1			*		Input capture at both edges		
1	*	*	0		Capture input source is channel 4/count clock	Capture input source is channel 4/count clock	0	Input capture at TCNT4 count-up/count-down <sup>*1</sup>		
			1				1	Input capture at TCNT4 count-up/count-down <sup>*1</sup>		
			1				*	Input capture at TCNT4 count-up/count-down <sup>*1</sup>		

\*: Don't care

Note: 1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and 0/1 is used as the TCNT4 count clock, this setting is invalid and input capture is not generated.

1	0	0	1	compare register	Initial output is 0 output	0 output at compare match	
			0			1 output at compare match	
			1			Toggle output at compare match	
		1	0	0		Output disabled	
				1		Initial output is 1 output	0 output at compare match
				0			1 output at compare match
	1	*	*	1	TGR3C is input capture register	Capture input source is TIOCC3 pin	Input capture at rising edge
				0			Input capture at falling edge
				0			Input capture at both edges
	1	*	*	1	TGR3D is input capture register	Capture input source is channel 4/count clock	Input capture at TCNT4 count-down
				0			
				0			

#### TGR3D I/O control

0	0	0	0	TGR3D is output compare register*2	Output disabled	0 output at compare match			
			1			Initial output is 0 output	0 output at compare match		
			0			1 output at compare match			
		1	0			0	Output disabled		
							1	Initial output is 1 output	0 output at compare match
							0		1 output at compare match
	1	*	*	1	TGR3D is input capture register*2	Capture input source is TIOCD3 pin	Input capture at rising edge		
				0			Input capture at falling edge		
				0			Input capture at both edges		
	1	*	*	1	TGR3D is input capture register	Capture input source is channel 4/count clock	Input capture at TCNT4 count-up/count-down*1		
				0					
				0					

\*: Don't care

- Notes:
1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and  $\phi/1$  is used as the TCNT4 count clock, this setting is invalid and input capture is not generated.
  2. When the BFB bit in TMDR3 is set to 1 and TGR3D is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Note: When TGR3C or TGR3D is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

TGR interrupt enable	
0	Interrupt requests (TGR) by TGFA bit disabled
1	Interrupt requests (TGR) by TGFA bit enabled

TGR interrupt enable

0	Interrupt requests (TGR) by TGFB bit disabled
1	Interrupt requests (TGR) by TGFB bit enabled

TGR interrupt enable C

0	Interrupt requests (TGR) by TGFC bit disabled
1	Interrupt requests (TGR) by TGFC bit enabled

TGR interrupt enable D

0	Interrupt requests (TGR) by TGFD bit disabled
1	Interrupt requests (TGR) by TGFD bit enabled

Overflow interrupt enable

0	Interrupt requests (TCIV) by TCFV disabled
1	Interrupt requests (TCIV) by TCFV enabled

A/D conversion start request enable

0	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

TGR input capture/output compare flag A

0	<p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>When DTC is activated by TGIA interrupt, and DTC bit in DTC's MRB is 0</li> <li>When 0 is written to TGFA after reading TGFA = 1</li> </ul>
1	<p>[Setting conditions]</p> <ul style="list-style-type: none"> <li>When TCNT = TGRA while TGRA is functioning as output compare register</li> <li>When TCNT value is transferred to TGRA by input capture signal while TGRA is functioning as input capture register</li> </ul>

TGR input capture/output compare flag B

0	<p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>When DTC is activated by TGIB interrupt, and DTC bit in DTC's MRB is 0</li> <li>When 0 is written to TGFB after reading TGFB = 1</li> </ul>
1	<p>[Setting conditions]</p> <ul style="list-style-type: none"> <li>When TCNT = TGRB while TGRB is functioning as output compare register</li> <li>When TCNT value is transferred to TGRB by input capture signal while TGRB is functioning as input capture register</li> </ul>

TGR input capture/output compare flag C

0	<p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>When DTC is activated by TGIC interrupt, and DISEL bit in DTC's MRB is 0</li> <li>When 0 is written to TGFC after reading TGFC = 1</li> </ul>
1	<p>[Setting conditions]</p> <ul style="list-style-type: none"> <li>When TCNT = TGRC while TGRC is functioning as output compare register</li> <li>When TCNT value is transferred to TGRC by input capture signal while TGRC is functioning as input capture register</li> </ul>

TGR input capture/output compare flag D

0	<p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>When DTC is activated by TGID interrupt, and DISEL bit in DTC's MRB is 0</li> <li>When 0 is written to TGFD after reading TGFD = 1</li> </ul>
1	<p>[Setting conditions]</p> <ul style="list-style-type: none"> <li>When TCNT = TGRD while TGRD is functioning as output compare register</li> <li>When TCNT value is transferred to TGRD by input capture signal while TGRD is functioning as input capture register</li> </ul>

Overflow flag

0	<p>[Clearing condition]</p> <p>When 0 is written to TCFV after reading TCFV = 1</p>
1	<p>[Setting condition]</p> <p>When the TCNT value overflows (changes from H'FFFF to H'0000)</p>

Note: \* Can only be written with 0 for flag clearing.

---

<b>TGR3A—Timer General Register 3A</b>	<b>H'FE88</b>
<b>TGR3B—Timer General Register 3B</b>	<b>H'FE8A</b>
<b>TGR3C—Timer General Register 3C</b>	<b>H'FE8C</b>
<b>TGR3D—Timer General Register 3D</b>	<b>H'FE8E</b>

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Initial value :		1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Time prescaler:

0	0	0	Internal clock: counts on $\phi/1$
		1	Internal clock: counts on $\phi/4$
	1	0	Internal clock: counts on $\phi/16$
		1	Internal clock: counts on $\phi/64$
1	0	0	External clock: counts on TCLKA
		1	External clock: counts on TCLKB
	1	0	Internal clock: counts on $\phi/1024$
		1	Counts on TCNT5 overflow/underflow

Note: This setting is invalid when channel 4 is in counting mode.

Input clock edge select

0	0	Count at rising edge
	1	Count at falling edge
1	—	Count at both edges

Note: This setting is invalid when channel 4 is in phase counting mode.

This setting is ignored if the input clock is  $\phi/1$ , overflow/underflow of another channel is selected.

Counter clear

0	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRA compare match/input capture
	1	0	TCNT cleared by TGRB compare match/input capture
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous overflow

Note: \* Synchronous operation setting is performed by setting SYNC bit in TSYR to 1.



0	0	0	0	Normal opera
			1	Reserved
		1	0	PWM mode 1
			1	PWM mode 2
	1	0	0	Phase countin
			1	Phase countin
		1	0	Phase countin
			1	Phase countin
1	*	*	*	—

Note: MD3 is a reserved bit.  
it should always be wri

0	0	0	0	TGR4A is output compare register	Output disabled	
			1		Initial output is 0 output	0 output at compare ma
			0			1 output at compare ma
		1	Toggle output at compa			
	1	0	0	TGR4A is input capture register	Output disabled	
			1		Initial output is 1 output	0 output at compare ma
			0			1 output at compare ma
		1	Toggle output at compa			
1	0	0	TGR4A is input capture register	Capture input source is TIOCA4 pin	Input capture at rising e	
		1			Input capture at falling e	
		*			Input capture at both ed	
	1	*	*	Capture input source is TGR3A compare match/ input capture	Input capture at genera TGR3A compare match capture	

TGR4B I/O control

0	0	0	0	TGR4B is output compare register	Output disabled	
			1		Initial output is 0 output	0 output at compare match
			0			1 output at compare match
		1	Toggle output at compare match			
	1	0	0	TGR4B is input capture register	Output disabled	
			1		Initial output is 1 output	0 output at compare match
			0			1 output at compare match
		1	Toggle output at compare match			
1	0	0	TGR4B is input capture register	Capture input source is TIOCB4 pin	Input capture at rising edge	
		1			Input capture at falling edge	
		*			Input capture at both edges	
	1	*	*	Capture input source is TGR3C compare match/ input capture	Input capture at generation of TGR3C compare match/input capture	

\*: Don't care

0	Interrupt requests (TGI) by TGFA bit disabled
1	Interrupt requests (TGI) by TGFA bit enabled

TGI interrupt enable B

0	Interrupt requests (TGI) by TGFB bit disabled
1	Interrupt requests (TGI) by TGFB bit enabled

Overflow interrupt enable

0	Interrupt requests (TCIV) by TCFV disabled
1	Interrupt requests (TCIV) by TCFV enabled

Underflow interrupt enable

0	Interrupt requests (TCIU) by TCFU disabled
1	Interrupt requests (TCIU) by TCFU enabled

A/D conversion start request enable

0	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When DTC is activated by TGRA and DISEL bit in DTC's MRB is 1</li> <li>When 0 is written to TGFA after TGFA = 1</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When TCNT = TGRA while TGRA is functioning as output compare register</li> <li>When TCNT value is transferred to TGRA by input capture signal while TGRA is functioning as input capture register</li> </ul>

TGR input capture/output compare flag B

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When DTC is activated by TGIB and DISEL bit in DTC's MRB is 0</li> <li>When 0 is written to TGFB after reading TGFB = 1</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When TCNT = TGRB while TGRB is functioning as output compare register</li> <li>When TCNT value is transferred to TGRB by input capture signal while TGRB is functioning as input capture register</li> </ul>

Overflow flag

0	[Clearing condition] When 0 is written to TCFV after reading TCFV = 1
1	[Setting condition] When the TCNT value overflows (changes from H'FFFF to H'0000)

Underflow flag

0	[Clearing condition] When 0 is written to TCFU after reading TCFU = 1
1	[Setting condition] When the TCNT value underflows (changes from H'0000 to H'FFFF)

Counter direction flag

0	TCNT counts down
1	TCNT counts up

Note: \* Can only be written with 0 for flag clearing.





Time prescaler

0	0	0	Internal clock: counts on $\phi/1$
		1	Internal clock: counts on $\phi/4$
	1	0	Internal clock: counts on $\phi/16$
		1	Internal clock: counts on $\phi/64$
1	0	0	External clock: counts on TCLKA
		1	External clock: counts on TCLKC
	1	0	Internal clock: counts on $\phi/256$
		1	External clock: counts on TCLKD

Note: This setting is invalid when channel 5 counting mode.

Input clock edge select

0	0	Count at rising edge
	1	Count at falling edge
1	—	Count at both edges

Note: This setting is invalid when channel 5 is in phase counting mode, and also when  $\phi/1$  is selected as the input clock.

Counter clear

0	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRA compare match/input ca
	1	0	TCNT cleared by TGRB compare match/input ca
		1	TCNT cleared by counter clearing for another ch performing synchronous clearing/synchronous op

Note: \* Synchronous operation setting is performed by setting SYNC bit in TSYR to 1.

0	0	0	0	Normal opera
			1	Reserved
		1	0	PWM mode 1
			1	PWM mode 2
	1	0	0	Phase countin
			1	Phase countin
		1	0	Phase countin
			1	Phase countin
1	*	*	*	—

Note: MD3 is a reserved bit.  
it should always be wri

0	0	0	0	TGR5A is output compare register	Output disabled	Initial output is 0 output	0 output at compare ma		
			1				1 output at compare ma		
			1				Toggle output at compa		
	1	0	0			Output disabled	Initial output is 1 output	0 output at compare ma	
			1					1 output at compare ma	
			1					Toggle output at compa	
	1	*	0		0		TGR5A is input capture register	Capture input source is TIOCA5 pin	Input capture at rising e
					1				Input capture at falling e
					1				Input capture at both ed

TGR5B I/O control

0	0	0	0	TGR5B is output compare register	Output disabled	Initial output is 0 output	0 output at compare match		
			1				1 output at compare match		
			1				Toggle output at compare match		
		1	0			0	Output disabled	Initial output is 1 output	0 output at compare match
						1			1 output at compare match
						1			Toggle output at compare match
	1	*	0		0	TGR5B is input capture register		Capture input source is TIOCB5 pin	Input capture at rising edge
					1				Input capture at falling edge
					1				Input capture at both edges

\*: Don't care



0	Interrupt requests (TGI) by TGFA bit disabled
1	Interrupt requests (TGI) by TGFA bit enabled

TGI interrupt enable B

0	Interrupt requests (TGI) by TGFB bit disabled
1	Interrupt requests (TGI) by TGFB bit enabled

Overflow interrupt enable

0	Interrupt requests (TCIV) by TCFV disabled
1	Interrupt requests (TCIV) by TCFV enabled

Underflow interrupt enable

0	Interrupt requests (TCIU) by TCFU disabled
1	Interrupt requests (TCIU) by TCFU enabled

A/D conversion start request enable

0	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled



0	[Clearing conditions] <ul style="list-style-type: none"> <li>When DTC is activated by TGRA and DISEL bit in DTC's MRB is 0</li> <li>When 0 is written to TGFA after TCNT = TGRA TGFA = 1</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When TCNT = TGRA while TGRA is functioning as output compare register</li> <li>When TCNT value is transferred to TGRA by input capture signal while TGRA is functioning as input capture register</li> </ul>

TGR input capture/output compare flag E

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When DTC is activated by TGIB in DTC's MRB is 0</li> <li>When 0 is written to TGFB after reading TGFB = 1</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When TCNT = TGRB while TGRB is functioning as output compare register</li> <li>When TCNT value is transferred to TGRB by input capture signal while TGRB is functioning as input capture register</li> </ul>

Overflow flag

0	[Clearing condition] When 0 is written to TCFV after reading TCFV = 1
1	[Setting condition] When the TCNT value overflows (changes from H'FFFF to H'0000)

Underflow flag

0	[Clearing condition] When 0 is written to TCFU after reading TCFU = 1
1	[Setting condition] When the TCNT value underflows (changes from H'0000 to H'FFFF)

Counter direction flag

0	TCNT counts down
1	TCNT counts up

Note: \* Can only be written with 0 for flag clearing.



Note: \* This timer counter can be used as an up/down-counter only in phase counting when performing overflow/underflow counting on another channel. In other functions as an up-counter.

**TGR5A—Timer General Register 5A** **H'FEA8**

**TGR5B—Timer General Register 5B** **H'FEAA**

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value :		1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**TSTR—Timer Start Register**

**H'FEB0**

Bit	:	7	6	5	4	3	2	1
		—	—	CST5	CST4	CST3	CST2	CST1
Initial value :		0	0	0	0	0	0	0
Read/Write :		—	—	R/W	R/W	R/W	R/W	R/W

Counter start

0	TCNTn count operation
1	TCNTn performs count operation

Note: If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If 1 is written to the CST bit when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.

0	TCNTn operates independently (TCNT presetting/clearing is unrelated to other channels)
1	TCNTn performs synchronous operation TCNT synchronous presetting/synchronous clearing is

- Notes:
1. To set synchronous operation, the SYNC bits for at least two channels must
  2. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing must also be set by means of bits CCLR2 to CCLR0 in TCR.

IPRI—Interrupt Priority Register I  
 IPRJ—Interrupt Priority Register J  
 IPRK—Interrupt Priority Register K  
 IPRM—Interrupt Priority Register M

H'FEC8  
 H'FEC9  
 H'FECA  
 H'FECC

Interrupt  
 Interrupt  
 Interrupt

Bit	:	7	6	5	4	3	2	1
		—	IPR6	IPR5	IPR4	—	IPR2	IPR1
Initial value	:	0	1	1	1	0	1	1
Read/Write	:	—	R/W	R/W	R/W	—	R/W	R/W

#### Interrupt Sources and IPR Settings

Register	Bits	
	6 to 4	2 to 0
IPRA	IRQ0	IRQ1
IPRB	IRQ2	IRQ4
	IRQ3	IRQ5
IPRC	—*1	DTC
IPRD	WDT0	—*1
IPRE	PC break	A/D converter, WDT1*2
IPRF	TPU channel 0	TPU channel 1
IPRG	TPU channel 2	TPU channel 3
IPRH	TPU channel 4	TPU channel 5
IPRI	—*1	—*1
IPRJ	—*1	SCI channel 0
IPRK	SCI channel 1	SCI channel 2
IPRM	HCAN	—*1

- Notes: 1. These bits are reserved. They are always read as 1 and cannot be modified.  
 2. Valid only in the H8S/2626 Group.

Initial value :	0	0	0	0	0	0	0
Read/Write :	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Area 7 to 0 bus width control

0	Area n is designated for 16-bit a
1	Area n is designated for 8-bit a

**ASTCR—Access State Control Register**

**H'FED1**

**Bus**

Bit	:	7	6	5	4	3	2	1
		AST7	AST6	AST5	AST4	AST3	AST2	AST1
Initial value :		1	1	1	1	1	1	1
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W

Area 7 to 0 access state control

0	Area n is designated for 2-state access Wait state insertion in area n external space access is
1	Area n is designated for 3-state access Wait state insertion in area n external space access is

Area 4 wait control

0	0	Program wait not ins
	1	1 program wait state
1	0	2 program wait state
	1	3 program wait state

Area 5 wait control

0	0	Program wait not inserte
	1	1 program wait state ins
1	0	2 program wait states ins
	1	3 program wait states ins

Area 6 wait control

0	0	Program wait not inserted
	1	1 program wait state inserted
1	0	2 program wait states inserted
	1	3 program wait states inserted

Area 7 wait control

0	0	Program wait not inserted
	1	1 program wait state inserted
1	0	2 program wait states inserted
	1	3 program wait states inserted

Area 0 wait control

0	0	Program wait not inserted
	1	1 program wait state inserted
1	0	2 program wait states inserted
	1	3 program wait states inserted

Area 1 wait control

0	0	Program wait not inserted
	1	1 program wait state inserted
1	0	2 program wait states inserted
	1	3 program wait states inserted

Area 2 wait control

0	0	Program wait not inserted
	1	1 program wait state inserted
1	0	2 program wait states inserted
	1	3 program wait states inserted

Area 3 wait control

0	0	Program wait not inserted
	1	1 program wait state inserted
1	0	2 program wait states inserted
	1	3 program wait states inserted



0	Max. 4 words in burst
1	Max. 8 words in burst

Burst cycle select 1

0	Burst cycle comprises 1 state
1	Burst cycle comprises 2 states

Area 0 burst ROM enable

0	Basic bus interface
1	Burst ROM interface

Idle cycle insert 0

0	Idle cycle not inserted in case of successive external read and external write cycles
1	Idle cycle inserted in case of successive external read and external write cycles

Idle cycle insert 1

0	Idle cycle not inserted in case of successive external read cycles in different areas
1	Idle cycle inserted in case of successive external read cycles in different areas

WAIT pin enable	
0	Wait input by $\overline{\text{WAIT}}$ pin
1	Wait input by $\overline{\text{WAIT}}$ pin

Write data buffer enable

0	Write data buffer function
1	Write data buffer function

BREQO pin enable

0	$\overline{\text{BREQO}}$ output disabled
1	$\overline{\text{BREQO}}$ output enabled

Bus release enable

0	External bus release disabled
1	External bus release enabled

## RAM select

0	Emulation not selected Program/erase-protection of all flash memory blocks is disabled
1	Emulation selected Program/erase-protection of all flash memory blocks is enabled

## Flash memory area divisions

Addresses	Block Name	RAMS	RAM2	RA
H'FFD000–H'FFDFFF	RAM area 4 kbytes	0	*	*
H'000000–H'000FFF	EB0 (4 kbytes)	1	0	0
H'001000–H'001FFF	EB1 (4 kbytes)	1	0	0
H'002000–H'002FFF	EB2 (4 kbytes)	1	0	1
H'003000–H'003FFF	EB3 (4 kbytes)	1	0	1
H'004000–H'004FFF	EB4 (4 kbytes)	1	1	0
H'005000–H'005FFF	EB5 (4 kbytes)	1	1	0
H'006000–H'006FFF	EB6 (4 kbytes)	1	1	1
H'007000–H'007FFF	EB7 (4 kbytes)	1	1	1

Note: 1. This register is present only in the F-ZTAT version; it is not provided in the version.

**PADR—Port A Data Register****H'FF09**

Bit	:	7	6	5	4	3	2	1
		—	—	PA5DR*	PA4DR*	PA3DR	PA2DR	PA1DR
Initial value :		Undefined	Undefined	0	0	0	0	0
Read/Write :		—	—	R/W	R/W	R/W	R/W	R/W

Stores output data for port A pins (PA5 to PA1)

Note: \* Reserved bits in the H8S/2626 Group.

**PBDR—Port B Data Register****H'FF0A**

Bit	:	7	6	5	4	3	2	1
		PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W

Stores output data for port B pins (PB7 to PB0)

**PDDR—Port D Data Register****H'FF0C**

Bit	:	7	6	5	4	3	2	1
		PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W

Stores output data for port D pins (PD7 to PD0)

**PEDR—Port E Data Register****H'FF0D**

Bit	:	7	6	5	4	3	2	1
		PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W

Stores output data for port E pins (PE7 to PE0)

**PFDR—Port F Data Register****H'FF0E**

Bit	:	7	6	5	4	3	2	1
		—	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR
Initial value :		0	0	0	0	0	0	0
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W

Stores output data for port F pins (PF6 to PF0)

0	0	0	Internal clock: counts on $\phi/1$
		1	Internal clock: counts on $\phi/4$
	1	0	Internal clock: counts on $\phi/16$
		1	Internal clock: counts on $\phi/64$
1	0	0	External clock: counts on TCLKA
		1	External clock: counts on TCLKB
	1	0	External clock: counts on TCLKC
		1	External clock: counts on TCLKD

Input clock edge select

0	0	Count at rising edge
	1	Count at falling edge
1	—	Count at both edges

Note: Internal clock edge selection is valid when the input clock is  $\phi/4$  or slower. This setting is ignored if internal clock is selected as the input clock.

Counter clear

0	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRA compare match/input capture
	1	0	TCNT cleared by TGRB compare match/input capture
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*1
1	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRC compare match/input capture*2
	1	0	TCNT cleared by TGRD compare match/input capture*2
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*1

- Notes: 1. Synchronous operation setting is performed by setting the SYNC bit in TGR registers.  
2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared by compare match/input capture. The buffer register setting has priority, and compare match/input capture occur.

0	0	0	0	Normal opera
		1	Reserved	
	1	0	PWM mode 1	
		1	PWM mode 2	
	1	0	0	Phase countin
			1	Phase countin
	1	1	0	Phase countin
			1	Phase countin
1	*	*	*	—

- Notes: 1. MD3 is a reserved  
In a write, it should  
written with 0.
2. Phase counting m  
be set for channel  
case, 0 should alw  
written to MD2.

#### Buffer operation setting A

0	TGRA operates normally
1	TGRA and TGRC used together operation

#### Buffer operation setting B

0	TGRB operates normally
1	TGRB and TGRD used together for buffer operation

0	0	0	0	TGR0A is output compare register	Output disabled		
			1		Initial output is 0 output	0 output at compare ma	
			0			1 output at compare ma	
	1	0	0		Output disabled		
					1	Initial output is 1 output	0 output at compare ma
					0		1 output at compare ma
1	0	0	0	TGR0A is input capture register	Capture input source is TIOCA0 pin	Input capture at rising e	
						1	Input capture at falling e
	1	*	*		1	Input capture at both ed	
						Capture input source is channel 1/count clock	

TGR0B I/O control

0	0	0	0	TGR0B is output compare register	Output disabled		
			1		Initial output is 0 output	0 output at compare match	
			0			1 output at compare match	
	1	0	0		Output disabled		
					1	Initial output is 1 output	0 output at compare match
					0		1 output at compare match
1	0	0	0	TGR0B is input capture register	Capture input source is TIOCB0 pin	Input capture at rising edge	
						1	Input capture at falling edge
	1	*	*		1	Input capture at both edges	
						Capture input source is channel 1/count clock	

\*: Don't care

Note: 1. When bits TPSC2 to TPSC0 in TCR1 are set to B'000 and  $\emptyset/1$  is used as the TCNT1 count clock, this setting is invalid and input capture is not generated.



0	0	0	1	is output compare register	Output disabled	Initial output is 0 output	0 output at compare match	
			0			1 output at compare match		
			1			Toggle output at compare match		
	1	0	0	0	TGR0C is input capture register	Output disabled	Initial output is 1 output	0 output at compare match
				1			1 output at compare match	
				0			Toggle output at compare match	
				1			Toggle output at compare match	
	1	0	0	0	TGR0C is input capture register	Capture input source is TIOCC0 pin	Input capture at rising edge	
				1			Input capture at falling edge	
				*			Input capture at both edges	
*				Input capture at TCNT1 count-up/ count-down				
1	*	*	*	TGR0C is input capture register	Capture input source is channel 1/count clock	Input capture at TCNT1 count-up/ count-down		

TGR0D I/O control

0	0	0	0	TGR0D is output compare register	Output disabled	Initial output is 0 output	0 output at compare match	
			1			1 output at compare match		
			1			Toggle output at compare match		
	1	0	0	0	TGR0D is output compare register	Output disabled	Initial output is 1 output	0 output at compare match
				1			1 output at compare match	
				0			Toggle output at compare match	
				1			Toggle output at compare match	
	1	0	0	0	TGR0D is input capture register	Capture input source is TIOCD0 pin	Input capture at rising edge	
				1			Input capture at falling edge	
				*			Input capture at both edges	
*				Input capture at TCNT1 count-up/ count-down <sup>*1</sup>				
1	*	*	*	TGR0D is input capture register	Capture input source is channel 1/count clock	Input capture at TCNT1 count-up/ count-down <sup>*1</sup>		

\*: Don't care

Note: 1. When bits TPSC2 to TPSC0 in TCR1 are set to B'000 and  $\phi/1$  is used as the TCNT1 count clock, this setting is invalid and input capture is not generated.

Note: When TGR0C or TGR0D is designated for buffer operation, this setting is invalid and the register operation is not performed.

TGR interrupt enable	
0	Interrupt requests by TGFA bit disabled
1	Interrupt requests by TGFA bit enabled

TGR interrupt enable B

0	Interrupt requests by TGFB bit disabled
1	Interrupt requests by TGFB bit enabled

TGR interrupt enable C

0	Interrupt requests (TGFC) by TGFC bit disabled
1	Interrupt requests (TGFC) by TGFC bit enabled

TGR interrupt enable D

0	Interrupt requests (TGFD) by TGFD bit disabled
1	Interrupt requests (TGFD) by TGFD bit enabled

Overflow interrupt enable

0	Interrupt requests (TCIV) by TCFV disabled
1	Interrupt requests (TCIV) by TCFV enabled

A/D conversion start request enable

0	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

TGRA input capture/output compare flag

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When DTC is activated by TGIA interrupt, and DTC bit in DTC's MRB is 0</li> <li>When 0 is written to TGFA after reading TGFA = 1</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When TCNT = TGRA while TGRA is functioning as output compare register</li> <li>When TCNT value is transferred to TGRA by input capture signal while TGRA is functioning as input capture register</li> </ul>

TGRB input capture/output compare flag

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When DTC is activated by TGIB interrupt, and DTC bit in DTC's MRB is 0</li> <li>When 0 is written to TGFB after reading TGFB = 1</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When TCNT = TGRB while TGRB is functioning as output compare register</li> <li>When TCNT value is transferred to TGRB by input capture signal while TGRB is functioning as input capture register</li> </ul>

TGRC input capture/output compare flag

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When DTC is activated by TGIC interrupt, and DISEL bit in DTC's MRB is 0</li> <li>When 0 is written to TGFC after reading TGFC = 1</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When TCNT = TGRC while TGRC is functioning as output compare register</li> <li>When TCNT value is transferred to TGRC by input capture signal while TGRC is functioning as input capture register</li> </ul>

TGRD input capture/output compare flag

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When DTC is activated by TGID interrupt, and DISEL bit in DTC's MRB is 0</li> <li>When 0 is written to TGFD after reading TGFD = 1</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When TCNT = TGRD while TGRD is functioning as output compare register</li> <li>When TCNT value is transferred to TGRD by input capture signal while TGRD is functioning as input capture register</li> </ul>

Overflow flag

0	[Clearing condition] When 0 is written to TCFV after reading TCFV = 1
1	[Setting condition] When the TCNT value overflows (changes from H'FFFF to H'0000)

Note: \* Can only be written with 0 for flag clearing.

---

<b>TGR0A—Timer General Register 0A</b>	<b>H'FF18</b>
<b>TGR0B—Timer General Register 0B</b>	<b>H'FF1A</b>
<b>TGR0C—Timer General Register 0C</b>	<b>H'FF1C</b>
<b>TGR0D—Timer General Register 0D</b>	<b>H'FF1E</b>

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Initial value :		1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Time prescaler

0	0	0	Internal clock: counts on $\phi/1$
		1	Internal clock: counts on $\phi/4$
	1	0	Internal clock: counts on $\phi/16$
		1	Internal clock: counts on $\phi/64$
1	0	0	External clock: counts on TCLK
		1	External clock: counts on TCLK
	1	0	Internal clock: counts on $\phi/256$
		1	Counts on TCNT2 overflow/underflow

Note: This setting is invalid when channel 1 is in phase counting mode.

Input clock edge select

0	0	Count at rising edge
	1	Count at falling edge
1	—	Count at both edges

Note: This setting is invalid when channel 1 is in phase counting mode, and also when  $\phi/1$  or overflow/underflow channel is selected as the input clock.

Counter clear

0	0	TCNT clearing disabled
	1	TCNT cleared by TGRA compare match/input capture
1	0	TCNT cleared by TGRB compare match/input capture
	1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation

Note: \* Synchronous operation setting is performed by setting SYNC bit in TSYR to 1.

0	0	0	0	Normal operati	
			1	Reserved	
		1	0	0	PWM mode 1
				1	PWM mode 2
	1	0	0	Phase counting	
			1	Phase counting	
		1	0	0	Phase counting
				1	Phase counting
1	*	*	*	—	

※:

Note: MD3 is a reserved bit. In it should always be writt

0	0	0	0	TGR1A is output compare register	Output disabled			
			1		Initial output is 0 output	0 output at compare m		
			0			1 output at compare m		
	1	0	0		Output disabled	Output disabled		
			1			Initial output is 1 output	0 output at compare m	
			0				1 output at compare m	
	1	0	0		TGR1A is input capture register	Capture input source is TIOCA1 pin	Input capture at rising	
							1	Input capture at falling
							*	Input capture at both
1		*	*	Capture input source is TGR0A compare match/ input capture		Input capture at gener		
						channel 0/TGR0A cor		
						input capture		

#### TGR1B I/O control

0	0	0	TGR1B is output compare register	Output disabled				
				1	0	Initial output is 0 output	0 output at compare match	
							1 output at compare match	
	1	0		0	Output disabled	Output disabled		
						1	Initial output is 1 output	0 output at compare match
								1 output at compare match
	1	Toggle output at compare match						
	1	0		0	TGR1B is input capture register	Capture input source is TIOCB1 pin	Input capture at rising edge	
							1	Input capture at falling edge
*			Input capture at both edges					
1		*	*	Capture input source is TGR0C compare match/ input capture		Input capture at generation of		
						TGR0C compare match/input		
						capture		

\*: Don't care

0	Interrupt requests (TGFA) by TGFA bit disabled
1	Interrupt requests (TGFA) by TGFA bit enabled

TGI interrupt enable B

0	Interrupt requests (TGFB) by TGFB bit disabled
1	Interrupt requests (TGFB) by TGFB bit enabled

Overflow interrupt enable

0	Interrupt requests (TCIV) by TCFV disabled
1	Interrupt requests (TCIV) by TCFV enabled

Underflow interrupt enable

0	Interrupt requests (TCIU) by TCFU disabled
1	Interrupt requests (TCIU) by TCFU enabled

A/D conversion start request enable

0	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled



0	[Clearing conditions] <ul style="list-style-type: none"> <li>When DTC is activated by TG and DISEL bit in DTC's MRB is 0</li> <li>When 0 is written to TGFA after TGFA = 1</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When TCNT = TGRA while TGRA is functioning as output compare register</li> <li>When TCNT value is transferred to TGRA by input capture signal while TGRA is functioning as input capture register</li> </ul>

TGR input capture/output compare flag

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When DTC is activated by TGIB and DISEL bit in DTC's MRB is 0</li> <li>When 0 is written to TGFB after reading TGFB = 1</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When TCNT = TGRB while TGRB is functioning as output compare register</li> <li>When TCNT value is transferred to TGRB by input capture signal while TGRB is functioning as input capture register</li> </ul>

Overflow flag

0	[Clearing condition] When 0 is written to TCFV after reading TCFV = 1
1	[Setting condition] When the TCNT value overflows (changes from H'FFFF to H'0000)

Underflow flag

0	[Clearing condition] When 0 is written to TCFU after reading TCFU = 1
1	[Setting condition] When the TCNT value underflows (changes from H'0000 to H'FFFF)

Counter direction flag

0	TCNT counts down
1	TCNT counts up

Note: \* Can only be written with 0 for flag clearing.

Note: \* This timer counter can be used as an up/down-counter only in phase counting when performing overflow/underflow counting on another channel. In other cases, it can be used in various functions as an up-counter.

---

**TGR1A—Timer General Register 1A**

**H'FF28**

**TGR1B—Timer General Register 1B**

**H'FF2A**

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value :		1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

## Time prescaler

0	0	0	Internal clock: counts on $\phi/1$
		1	Internal clock: counts on $\phi/4$
	1	0	Internal clock: counts on $\phi/16$
		1	Internal clock: counts on $\phi/64$
1	0	0	External clock: counts on TCLK
		1	External clock: counts on TCLK
	1	0	External clock: counts on TCLK
		1	Internal clock: counts on $\phi/1024$

Note: This setting is invalid when channel 2 is in prescaler counting mode.

## Input clock edge select

0	0	Count at rising edge
	1	Count at falling edge
1	—	Count at both edges

Note: This setting is invalid when channel 2 is in prescaler counting mode, and also when  $\phi/1$  is selected as the input clock.

## Counter clear

0	0	TCNT clearing disabled
	1	TCNT cleared by TGRA compare match/input capture
1	0	TCNT cleared by TGRB compare match/input capture
	1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation

Note: \* Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

0	0	0	0	Normal operati	
			1	Reserved	
		1	0	0	PWM mode 1
				1	PWM mode 2
	1	0	0	Phase counting	
			1	Phase counting	
		1	0	0	Phase counting
				1	Phase counting
1	*	*	*	—	

※:

Note: MD3 is a reserved bit. In it should always be writt

0	0	0	0	TGR2A is output compare register	Output disabled		
			1		Initial output is 0 output	0 output at compare m	
		1	0			1 output at compare m	
			1		Toggle output at comp		
	1	0	0		Output disabled		
			1		Initial output is 1 output	0 output at compare m	
		1	0			1 output at compare m	
			1		Toggle output at comp		
1	*	0	0	TGR2A is input capture register	Capture input source is TIOCA2 pin	Input capture at rising	
			1			Input capture at falling	
		1	*			Input capture at both	

TGR2B I/O control

0	0	0	0	TGR2B is output compare register	Output disabled		
			1		Initial output is 0 output	0 output at compare match	
		1	0			1 output at compare match	
			1		Toggle output at compare match		
	1	0	0		Output disabled		
			1		Initial output is 1 output	0 output at compare match	
		1	0			1 output at compare match	
			1		Toggle output at compare match		
1	*	0	0	TGR2B is input capture register	Capture input source is TIOCB2 pin	Input capture at rising edge	
			1			Input capture at falling edge	
		1	*			Input capture at both edges	

\*: Don't care

0	Interrupt requests (TGI) by TGFA bit disabled
1	Interrupt requests (TGI) by TGFA bit enabled

TGI interrupt enable B

0	Interrupt requests (TGI) by TGFB bit disabled
1	Interrupt requests (TGI) by TGFB bit enabled

Overflow interrupt enable

0	Interrupt requests (TCIV) by TCFV disabled
1	Interrupt requests (TCIV) by TCFV enabled

Underflow interrupt enable

0	Interrupt requests (TCIU) by TCFU disabled
1	Interrupt requests (TCIU) by TCFU enabled

A/D conversion start request enable

0	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When DTC is activated by TG and DISEL bit in DTC's MRB is 0</li> <li>When 0 is written to TGFA after TCNT = TGRA</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When TCNT = TGRA while TGRA is functioning as output compare register</li> <li>When TCNT value is transferred to TGRA by input capture signal while TGRA is functioning as input capture register</li> </ul>

TGR input capture/output compare flag

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When DTC is activated by TGIB and DISEL bit in DTC's MRB is 0</li> <li>When 0 is written to TGFB after TCNT = TGRB</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When TCNT = TGRB while TGRB is functioning as output compare register</li> <li>When TCNT value is transferred to TGRB by input capture signal while TGRB is functioning as input capture register</li> </ul>

Overflow flag

0	[Clearing condition] When 0 is written to TCFV after reading TCFV = 1
1	[Setting condition] When the TCNT value overflows (changes from H'FFFF to H'0000)

Underflow flag

0	[Clearing condition] When 0 is written to TCFU after reading TCFU = 1
1	[Setting condition] When the TCNT value underflows (changes from H'0000 to H'FFFF)

Counter direction flag

0	TCNT counts down
1	TCNT counts up

Note: \* Can only be written with 0 for flag clearing.

Note: \* This timer counter can be used as an up/down-counter only in phase counting when performing overflow/underflow counting on another channel. In other cases, it functions as an up-counter.

---

**TGR2A—Timer General Register 2A**

**H'FF38**

**TGR2B—Timer General Register 2B**

**H'FF3A**

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value :		1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write :		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W



CKS2	CKS2	CKS2	Clock	Overflow (when a)
0	0	0	$\phi/2$ (Initial value)	25.6 $\mu$ s
		1	$\phi/64$	819.2 $\mu$ s
	1	0	$\phi/128$	1.6 ms
		1	$\phi/512$	6.6 ms
1	0	0	$\phi/2048$	26.2 ms
		1	$\phi/8192$	104.9 ms
	1	0	$\phi/32768$	419.4 ms
		1	$\phi/131072$	1.68 s

Note: \* The overflow period is the time from when the timer starts counting up until overflow occurs.

#### Timer enable

0	TCNT is initialized to H'00 and halted
1	TCNT counts

#### Timer mode select

0	Interval timer mode: Sends the CPU an interval timer interrupt request (WOVI) when TCNT overflows
1	Watchdog timer mode: Generates the $\overline{\text{WDTOVF}}$ signal when TCNT overflows

Note: \* For details of the case where TCNT overflows in watchdog timer mode, see section 12.2.3, Reset Control/Status Register (RSTCSR).

#### Overflow flag

0	[Clearing conditions] When 0 is written to OVF after reading TCSR when $\text{OVF} = 1$
1	[Setting condition] When TCNT overflows (changes from H'FF to H'00) When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset

Notes: TCSR is write-protected by a password to prevent accidental overwriting. For details, see section 12.2.5, Notes on register access.

\* Can only be written with 0 for flag clearing.

**RSTCSR—Reset Control/Status Register**

**H'FF76 (W), H'FF77 (R)**

Bit	:	7	6	5	4	3	2	1
		WOVF	RSTE	RSTS	—	—	—	—
Initial value :		0	0	0	1	1	1	1
Read/Write :		R/(W)*	R/W	R/W	—	—	—	—

Reset select

0	Power-on reset
1	Setting prohibited

Reset enable

0	Internal reset is not performed when TCNT overflows*
1	Internal reset is performed when TCNT overflows

Note: \* The modules within the chip are not reset, but TCNT and TCSR within the WDT are reset.

Watchdog overflow flag

0	[Clearing condition] When 0 is written to WOVF after reading TCSR when WOVF = 1
1	[Setting condition] When TCNT overflows (changes from H'FF to H'00) in watchdog timer

Notes: RSTCSR is write-protected by a password to prevent accidental overwriting. For details, see section 12.2.5, Notes on Register Access.

\* Can only be written with 0 for flag clearing.

0	1	φ
1	0	φ
	1	φ

Multiprocessor mode

0	Multiprocessor function
1	Multiprocessor format

Stop bit length

0	1 stop bit
1	2 stop bits

Parity mode

0	Even parity*1
1	Odd parity*2

- Notes:
1. When even parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is even. In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is even.
  2. When odd parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is odd. In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is odd.

Parity enable

0	Parity bit addition and checking disabled
1	Parity bit addition and checking enabled*

Note: \* When the PE bit is set to 1, the parity (even or odd) specified by the O/E bit is added to transmit data before transmission. In reception, the parity bit is checked for the parity (even or odd) specified by the O/E bit.

Character length

0	8-bit data
1	7-bit data*

Note: \* When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted.

Asynchronous mode/synchronous mode select

0	Asynchronous mode
1	Synchronous mode

	1	c
1	0	c
	1	c

Basic clock pulse

0	0	32 clock periods
	1	64 clock periods
1	0	372 clock periods
	1	256 clock periods

Parity mode

0	Even parity <sup>*1</sup>
1	Odd parity <sup>*2</sup>

- Notes:
- When even parity is set, parity bit addition is performed on transmission so that the total number of 1 bits in the character plus the parity bit is even. In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is even.
  - When odd parity is set, parity bit addition is performed on transmission so that the total number of 1 bits in the character plus the parity bit is odd. In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is odd.

Parity enable

0	Parity bit addition and checking disabled
1	Parity bit addition and checking enabled

Note: When the smart card interface is used, be sure to make the 1

Block transfer mode

0	Normal smart card interface mode operation <ul style="list-style-type: none"> <li>Error signal transmission/detection and automatic data retransmission performed</li> <li>TXI interrupt generated by TEND flag</li> <li>TEND flag set 12.5 etu after start of transmission (11.0 etu in GSM mode)</li> </ul>
1	Block transfer mode operation <ul style="list-style-type: none"> <li>Error signal transmission/detection and automatic data retransmission not performed</li> <li>TXI interrupt generated by TDRE flag</li> <li>TEND flag set 11.5 etu after start of transmission (11.0 etu in GSM mode)</li> </ul>

GSM mode

0	Normal smart card interface mode operation <ul style="list-style-type: none"> <li>TEND flag generation 12.5 etu (11.5 etu in block transfer mode) after beginning of start bit</li> <li>Clock output on/off control only</li> </ul>
1	GSM mode smart card interface mode operation <ul style="list-style-type: none"> <li>TEND flag generation 11.0 etu after beginning of start bit</li> <li>High/low fixing control possible in addition to clock output on/off control (set by SCR)</li> </ul>

Note: etu: Elementary Time Unit (time for transfer of 1 bit)

Note: For details see section 13.2.8, Bit Rate Register (BRR).

Clock enable

0	0	Asynchronous mode	Internal clock/SCK pin function I/O port
		Synchronous mode	Internal clock/SCK pin function serial clock output
1	0	Asynchronous mode	Internal clock/SCK pin function clock output <sup>*1</sup>
		Synchronous mode	Internal clock/SCK pin function serial clock output
1	0	Asynchronous mode	External clock/SCK pin function clock input <sup>*2</sup>
		Synchronous mode	External clock/SCK pin function serial clock input
	1	Asynchronous mode	External clock/SCK pin function clock input <sup>*2</sup>
		Synchronous mode	External clock/SCK pin function serial clock input

Notes: 1. Outputs a clock of the same frequency as I/O port.  
2. Inputs a clock with a frequency 16 times that of I/O port.

Transmit end interrupt enable

0	Transmit end interrupt (TEI) request disabled
1	Transmit end interrupt (TEI) request enabled

Multiprocessor interrupt enable

0	Multiprocessor interrupts disabled [Clearing conditions] • When the MPIE bit is cleared to 0 • When data with MPB = 1 is received
1	Multiprocessor interrupts enabled Receive interrupt (RXI) requests, receive error interrupt (ERR) requests, and setting of the RDRF, FER, and ORER flags in the RXR register are disabled until data with the multiprocessor bit set to 1 is received.

Receive enable

0	Reception disabled
1	Reception enabled

Transmit enable

0	Transmission disabled
1	Transmission enabled

Receive interrupt enable

0	Receive data full interrupt (RXI) request and receive error interrupt (ERR) request enabled
1	Receive data full interrupt (RXI) request and receive error interrupt (ERR) request disabled

Transmit interrupt enable

0	Transmit data empty interrupt (TXI) request disabled
1	Transmit data empty interrupt (TXI) request enabled

Note: For details of how to clear interrupt requests, see section 13.2.6, Serial Control Register (SCR).

Clock enable				SCK Pin
SCMR	SMR	SCR Setting		
SMIF	C/Ā, GM	CKE1	CKE0	
0				See the SCI
1	0	0	0	Operates as
			1	Outputs clock output pin
	1		0	Operates as pin, with outp
			1	Outputs clock output pin
		1	0	Operates as pin, with outp
			1	Outputs clock output pin

Transmit end interrupt enable

0	Transmit end interrupt (TEI) request disabled
1	Transmit end interrupt (TEI) request enabled

Multiprocessor interrupt enable

0	Multiprocessor interrupts disabled [Clearing conditions] <ul style="list-style-type: none"> <li>When the MPIO bit is cleared to 0</li> <li>When data with MPB = 1 is received</li> </ul>
1	Multiprocessor interrupts enabled Receive interrupt (RXI) requests, receive error interrupt requests, and setting of the RDRF, FER, and ORSSR are disabled until data with the multiprocessor 1 is received

Receive enable

0	Reception disabled
1	Reception enabled

Transmit enable

0	Transmission disabled
1	Transmission enabled

Receive interrupt enable

0	Receive data full interrupt (RXI) request and receive error interrupt (ERI) request disabled
1	Receive data full interrupt (RXI) request and receive error interrupt (ERI) request enabled

Transmit interrupt enable

0	Transmit data empty interrupt (TXI) request disabled
1	Transmit data empty interrupt (TXI) request enabled

Note: For details of how to clear interrupt requests, see section 13.2.6, Serial Control Register (SCR).





1	Data with a 1 bit is transmit
---	-------------------------------

Multiprocessor bit	
0	[Clearing condition] When data with a 0 multiprocessor bit is transmitted
1	[Setting condition] When data with a 1 multiprocessor bit is transmitted

Transmit end	
0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to TDRE after reception ends</li> <li>When the DTC is activated by a TXIE interrupt and TXDR writes data to TDR</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When the TE bit in SCR is 0</li> <li>When TDRE = 1 at transmission of a 1-byte serial transmit character</li> </ul>

Parity error	
0	[Clearing condition] When 0 is written to PER after reading PER = 1
1	[Setting condition] When, in reception, the number of 1 bits in the received data plus the parity bit does not match the parity (odd) specified by the O/E bit in SMR

Framing error	
0	[Clearing condition] When 0 is written to FER after reading FER = 1
1	[Setting condition] When the SCI checks whether the stop bit at the end of the received data is 1 when reception ends, and the stop bit is 0

Overrun error	
0	[Clearing condition] When 0 is written to ORER after reading ORER = 1
1	[Setting condition] When the next serial reception is completed while RDRF = 1

Receive data register full	
0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to RDRF after reading RDRF = 1</li> <li>When the DTC is activated by an RXIE interrupt and reads data from RDR</li> </ul>
1	[Setting condition] When serial reception ends normally and receive data is transferred from RDR to TSR

Transmit data register empty	
0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to TDRE after reading TDRE = 1</li> <li>When the DTC is activated by a TXIE interrupt and writes data to TDR</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When the TE bit in SCR is 0</li> <li>When data is transferred from TDR to TSR and data can be written to TDR</li> </ul>

Notes: For details, see section 13.2.7, Serial Status Register (SSR).  
\* Can only be written with 0 for flag clearing.



1	Data with a 1 bit is transmitted
---	----------------------------------

Multiprocessor bit

0	[Clearing condition] When data with a 0 multiprocessor bit is transmitted
1	[Setting condition] When data with a 1 multiprocessor bit is transmitted

Transmit end

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to TDRE after reading TDRE = 1</li> <li>When the DTC is activated by a TXI interrupt and writes data to TDR</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>Upon reset, and in standby mode or module stop mode</li> <li>When the TE bit in SCR is 0 and the ERS bit is also 0</li> <li>When TDRE = 1 ERS = 0 (normal transmission) 2.5 etu</li> <li>When TDRE = 1 ERS = 0 (normal transmission) 1.5 etu</li> <li>When TDRE = 1 ERS = 0 (normal transmission) 1.0 etu</li> <li>When TDRE = 1 ERS = 0 (normal transmission) 1.0 etu</li> <li>When TDRE = 1 ERS = 0 (normal transmission) 1.0 etu</li> <li>When TDRE = 1 ERS = 0 (normal transmission) 1.0 etu</li> </ul>

Note: etu: Elementary Time Unit (time for transfer of 1 bit)

Parity error

0	[Clearing condition] When 0 is written to PER after reading PER = 1
1	[Setting condition] When, in reception, the number of 1 bits in the receive data parity bit does not match the parity setting (even or odd) specified by the O/E bit in SMR

Error signal status

0	[Clearing conditions] <ul style="list-style-type: none"> <li>Upon reset, and in standby mode or module stop mode</li> <li>When 0 is written to ERS after reading ERS = 1</li> </ul>
1	[Setting condition] When the low level of the error signal is sampled

Note: Clearing the TE bit in SCR to 0 does not affect the ERS flag, which retains its previous state.

Overrun error

0	[Clearing condition] When 0 is written to ORER after reading ORER = 1
1	[Setting condition] When the next serial reception is completed while RDRF = 1

Receive data register full

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to RDRF after reading RDRF = 1</li> <li>When the DTC is activated by an RXI interrupt and reads data from RDR</li> </ul>
1	[Setting condition] When serial reception ends normally and receive data is transferred from RSR to RDR

Transmit data register empty

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to TDRE after reading TDRE = 1</li> <li>When the DTC is activated by a TXI interrupt and writes data to TDR</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When the TE bit in SCR is 0</li> <li>When data is transferred from TDR to TSR and data can be written to TDR</li> </ul>

Notes: For details, see section 14.2.2, Serial Status Register (SSR).  
\* Can only be written with 0 for flag clearing.

**SCMR0—Smart Card Mode Register 0****H'FF7E****SCI0, Smart Ca**

Bit	:	7	6	5	4	3	2	1
		—	—	—	—	SDIR	SINV	—
Initial value :		1	1	1	1	0	0	1
Read/Write :		—	—	—	—	R/W	R/W	—

Smart card in  
mode select

0	Smart ca function
1	Smart ca function

Smart card data invert

0	TDR contents are transmitted as they are Receive data is stored as it is in RDR
1	TDR contents are inverted before being transmitted Receive data is stored in inverted form

Smart card data transfer direction

0	TDR contents are transmitted LSB-first Receive data is stored in RDR LSB-first
1	TDR contents are transmitted MSB-first Receive data is stored in RDR MSB-first

0	0	$\phi/\bar{\phi}$
1	0	$\phi/\bar{\phi}$
	1	$\phi/\bar{\phi}$

Multiprocessor mode

0	Multiprocessor function
1	Multiprocessor format s

Stop bit length

0	1 stop bit
1	2 stop bits

Parity mode

0	Even parity*1
1	Odd parity*2

- Notes:
1. When even parity is set, parity bit addition is p in transmission so that the total number of 1 b transmit character plus the parity bit is even. In reception, a check is performed to see if the number of 1 bits in the receive character plus bit is even.
  2. When odd parity is set, parity bit addition is p in transmission so that the total number of 1 b transmit character plus the parity bit is odd. In reception, a check is performed to see if the number of 1 bits in the receive character plus bit is odd.

Parity enable

0	Parity bit addition and checking disabled
1	Parity bit addition and checking enabled*

Note: \* When the PE bit is set to 1, the parity (even or odd) specified by the O/E bit is added to transmit data before transmission. In reception, the parity bit is checked for the parity (even or odd) specified by the O/E bit.

Character length

0	8-bit data
1	7-bit data*

Note: \* When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted.

Asynchronous mode/synchronous mode select

0	Asynchronous mode
1	Synchronous mode



	1
1	0
	1

Basic clock pulse

0	0	32 clock periods
	1	64 clock periods
1	0	372 clock periods
	1	256 clock periods

Parity mode

0	Even parity*1
1	Odd parity*2

- Notes: 1. When even parity is set, parity bit addition is performed on the transmission so that the total number of 1 bits in the character plus the parity bit is even. In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is even.
2. When odd parity is set, parity bit addition is performed on the transmission so that the total number of 1 bits in the character plus the parity bit is odd. In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is odd.

Parity enable

0	Parity bit addition and checking disabled
1	Parity bit addition and checking enabled

Note: When the smart card interface is used, be sure to make the parity enable bit set.

Block transfer mode

0	Normal smart card interface mode operation <ul style="list-style-type: none"> <li>Error signal transmission/detection and automatic data retransmission performed</li> <li>TXI interrupt generated by TEND flag</li> <li>TEND flag set 12.5 etu after start of transmission (11.0 etu in GSM mode)</li> </ul>
1	Block transfer mode operation <ul style="list-style-type: none"> <li>Error signal transmission/detection and automatic data retransmission not performed</li> <li>TXI interrupt generated by TDRE flag</li> <li>TEND flag set 11.5 etu after start of transmission (11.0 etu in GSM mode)</li> </ul>

GSM mode

0	Normal smart card interface mode operation <ul style="list-style-type: none"> <li>TEND flag generation 12.5 etu (11.5 etu in block transfer mode) after beginning of start bit</li> <li>Clock output on/off control only</li> </ul>
1	GSM mode smart card interface mode operation <ul style="list-style-type: none"> <li>TEND flag generation 11.0 etu after beginning of start bit</li> <li>High/low fixing control possible in addition to clock output on/off control (set by SCR)</li> </ul>

Note: etu: Elementary Time Unit (time for transfer of 1 bit)

Note: For details see section 13.2.8, Bit Rate Register (BRR).

0	0	Asynchronous mode	Internal clock/SCK pin function I/O port
		Synchronous mode	Internal clock/SCK pin function serial clock output
1		Asynchronous mode	Internal clock/SCK pin function clock output <sup>*1</sup>
		Synchronous mode	Internal clock/SCK pin function serial clock output
1	0	Asynchronous mode	External clock/SCK pin function clock input <sup>*2</sup>
		Synchronous mode	External clock/SCK pin function serial clock input
1		Asynchronous mode	External clock/SCK pin function clock input <sup>*2</sup>
		Synchronous mode	External clock/SCK pin function serial clock input

Notes: 1. Outputs a clock of the same frequency.  
2. Inputs a clock with a frequency 16 times that of the internal clock.

Transmit end interrupt enable

0	Transmit end interrupt (TEI) request disabled
1	Transmit end interrupt (TEI) request enabled

Multiprocessor interrupt enable

0	Multiprocessor interrupts disabled [Clearing conditions] • When the MPIE bit is cleared to 0 • When data with MPB = 1 is received
1	Multiprocessor interrupts enabled Receive interrupt (RXI) requests, receive error interrupt (REI) requests, and setting of the RDRF, FER, and ORER flags are disabled until data with the multiprocessor bit set to 1 is received.

Receive enable

0	Reception disabled
1	Reception enabled

Transmit enable

0	Transmission disabled
1	Transmission enabled

Receive interrupt enable

0	Receive data full interrupt (RXI) request and receive error interrupt (REI) request disabled
1	Receive data full interrupt (RXI) request and receive error interrupt (REI) request enabled

Transmit interrupt enable

0	Transmit data empty interrupt (TXI) request disabled
1	Transmit data empty interrupt (TXI) request enabled

Note: For details of how to clear interrupt requests, see section 13.2.6, Serial Control Register (SCR).

SMIF	C/A, GM	CKE1	CKE0	SCK Pin
0				See the SCI
1	0	0	0	Operates as
			1	Outputs clock output pin
	1	0	0	Operates as pin, with output
			1	Outputs clock output pin
	1	1	0	Operates as pin, with output
			1	Outputs clock output pin

Transmit end interrupt enable

0	Transmit end interrupt (TEI) request disabled
1	Transmit end interrupt (TEI) request enabled

Multiprocessor interrupt enable

0	Multiprocessor interrupts disabled [Clearing conditions] <ul style="list-style-type: none"> <li>When the MPIE bit is cleared to 0</li> <li>When data with MPB = 1 is received</li> </ul>
1	Multiprocessor interrupts enabled Receive interrupt (RXI) requests, receive error interrupt (REI) requests, and setting of the RDRF, FER, and ORER. The RDRF, FER, and ORER are disabled until data with the multiprocessor interrupt (MPB) to 1 is received

Receive enable

0	Reception disabled
1	Reception enabled

Transmit enable

0	Transmission disabled
1	Transmission enabled

Receive interrupt enable

0	Receive data full interrupt (RXI) request and receive error interrupt (REI) request disabled
1	Receive data full interrupt (RXI) request and receive error interrupt (REI) request enabled

Transmit interrupt enable

0	Transmit data empty interrupt (TXI) request disabled
1	Transmit data empty interrupt (TXI) request enabled

Note: For details of how to clear interrupt requests, see section 13.2.6, Serial Control Register (SCR).





1	Data with a 1 m bit is transmitted
---	------------------------------------

Multiprocessor bit	
0	[Clearing condition] When data with a 0 multiprocessor
1	[Setting condition] When data with a 1 multiprocessor

Transmit end	
0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to TDRE after read</li> <li>When the DTC is activated by a TXI i writes data to TDR</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When the TE bit in SCR is 0</li> <li>When TDRE = 1 at transmission of th a 1-byte serial transmit character</li> </ul>

Parity error	
0	[Clearing condition] When 0 is written to PER after reading PER =
1	[Setting condition] When, in reception, the number of 1 bits in the plus the parity bit does not match the parity se (odd) specified by the O/E bit in SMR

Framing error	
0	[Clearing condition] When 0 is written to FER after reading FER = 1
1	[Setting condition] When the SCI checks whether the stop bit at the end of data is 1 when reception ends, and the stop bit is 0

Overrun error	
0	[Clearing condition] When 0 is written to ORER after reading ORER = 1
1	[Setting condition] When the next serial reception is completed while RDRF = 1

Receive data register full	
0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to RDRF after reading RDRF = 1</li> <li>When the DTC is activated by an RXI interrupt and reads data from RDR</li> </ul>
1	[Setting condition] When serial reception ends normally and receive data is transferred from RSR

Transmit data register empty	
0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to TDRE after reading TDRE = 1</li> <li>When the DTC is activated by a TXI interrupt and writes data to TDR</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When the TE bit in SCR is 0</li> <li>When data is transferred from TDR to TSR and data can be written to TDR</li> </ul>

Notes: For details, see section 13.2.7, Serial Status Register (SSR).  
\* Can only be written with 0 for flag clearing.

1	Data with a bit is transmi
Multiprocessor bit	
0	[Clearing condition] When data with a 0 multiprocessor bit is transmitted
1	[Setting condition] When data with a 1 multiprocessor bit is transmitted

Transmit end	
0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to TDRE after reading TDRE = 1</li> <li>When the DTC is activated by a TXI interrupt and writes data to TDR</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>Upon reset, and in standby mode or module stop mode</li> <li>When the TE bit in SCR is 0 and the ERS bit is also 0</li> <li>When TDRE = 1 ERS = 0 (normal transmission) 2.5 elementary time units after the transmission of a 1-byte serial character when GM = 0</li> <li>When TDRE = 1 ERS = 0 (normal transmission) 1.5 elementary time units after the transmission of a 1-byte serial character when GM = 1</li> <li>When TDRE = 1 ERS = 0 (normal transmission) 1.0 elementary time units after the transmission of a 1-byte serial character when GM = 2</li> <li>When TDRE = 1 ERS = 0 (normal transmission) 1.0 elementary time units after the transmission of a 1-byte serial character when GM = 3</li> </ul>

Note: etu: Elementary Time Unit (time for transfer of 1 bit)

Parity error	
0	[Clearing condition] When 0 is written to PER after reading PER = 1
1	[Setting condition] When, in reception, the number of 1 bits in the receive data parity bit does not match the parity setting (even or odd) and the O/E bit in SMR

Error signal status	
0	[Clearing conditions] <ul style="list-style-type: none"> <li>Upon reset, and in standby mode or module stop mode</li> <li>When 0 is written to ERS after reading ERS = 1</li> </ul>
1	[Setting condition] When the low level of the error signal is sampled

Note: Clearing the TE bit in SCR to 0 does not affect the ERS flag which retains its previous state.

Overrun error

0	[Clearing condition] When 0 is written to ORER after reading ORER = 1
1	[Setting condition] When the next serial reception is completed while RDRF = 1

Receive data register full

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to RDRF after reading RDRF = 1</li> <li>When the DTC is activated by an RXI interrupt and reads data from RDR</li> </ul>
1	[Setting condition] When serial reception ends normally and receive data is transferred from RSR to RDR

Transmit data register empty


0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to TDRE after reading TDRE = 1</li> <li>When the DTC is activated by a TXI interrupt and writes data to TDR</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When the TE bit in SCR is 0</li> <li>When data is transferred from TDR to TSR and data can be written to TDR</li> </ul>

Notes: For details, see section 14.2.2, Serial Status Register (SSR).  
\* Can only be written with 0 for flag clearing.



**SCMR1—Smart Card Mode Register 1****H'FF86****SCI, Smart Card**

Bit	:	7	6	5	4	3	2	1
		—	—	—	—	SDIR	SINV	—
Initial value :		1	1	1	1	0	0	1
Read/Write :		—	—	—	—	R/W	R/W	—



## Smart card data transfer direction

0	TDR contents are transmitted LSB-first Receive data is stored in RDR LSB-first
1	TDR contents are transmitted MSB-first Receive data is stored in RDR MSB-first

0	1	φ
1	0	φ
	1	φ

Multiprocessor mode

0	Multiprocessor function
1	Multiprocessor format

Stop bit length

0	1 stop bit
1	2 stop bits

Parity mode

0	Even parity*1
1	Odd parity*2

- Notes:
1. When even parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is even. In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is even.
  2. When odd parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is odd. In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is odd.

Parity enable

0	Parity bit addition and checking disabled
1	Parity bit addition and checking enabled*

Note: \* When the PE bit is set to 1, the parity (even or odd) specified by the O/E bit is added to transmit data before transmission. In reception, the parity bit is checked for the parity (even or odd) specified by the O/E bit.

Character length

0	8-bit data
1	7-bit data*

Note: \* When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted.

Asynchronous mode/synchronous mode select

0	Asynchronous mode
1	Synchronous mode

	1
1	0
	1

Basic clock pulse

0	0	32 clock periods
	1	64 clock periods
1	0	372 clock periods
	1	256 clock periods

Parity mode

0	Even parity*1
1	Odd parity*2

- Notes:
1. When even parity is set, parity bit addition is performed on the transmission so that the total number of 1 bits in the character plus the parity bit is even.  
In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is even.
  2. When odd parity is set, parity bit addition is performed on the transmission so that the total number of 1 bits in the character plus the parity bit is odd.  
In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is odd.

Parity enable

0	Parity bit addition and checking disabled
1	Parity bit addition and checking enabled

Note: When the smart card interface is used, be sure to make the

Block transfer mode

0	Normal smart card interface mode operation <ul style="list-style-type: none"> <li>• Error signal transmission/detection and automatic data retransmission performed</li> <li>• TXI interrupt generated by TEND flag</li> <li>• TEND flag set 12.5 etu after start of transmission (11.0 etu in GSM mode)</li> </ul>
1	Block transfer mode operation <ul style="list-style-type: none"> <li>• Error signal transmission/detection and automatic data retransmission not performed</li> <li>• TXI interrupt generated by TDRE flag</li> <li>• TEND flag set 11.5 etu after start of transmission (11.0 etu in GSM mode)</li> </ul>

GSM mode

0	Normal smart card interface mode operation <ul style="list-style-type: none"> <li>• TEND flag generation 12.5 etu (11.5 etu in block transfer mode) after beginning of start bit</li> <li>• Clock output on/off control only</li> </ul>
1	GSM mode smart card interface mode operation <ul style="list-style-type: none"> <li>• TEND flag generation 11.0 etu after beginning of start bit</li> <li>• High/low fixing control possible in addition to clock output on/off control (set by SCR)</li> </ul>

Note: etu: Elementary Time Unit (time for transfer of 1 bit)

Note: For details see section 13.2.8, Bit Rate Register (BRR).

0	0	Asynchronous mode	Internal clock/SCK pin function I/O port
		Synchronous mode	Internal clock/SCK pin function serial clock output
1		Asynchronous mode	Internal clock/SCK pin function clock output <sup>*1</sup>
		Synchronous mode	Internal clock/SCK pin function serial clock output
1	0	Asynchronous mode	External clock/SCK pin function clock input <sup>*2</sup>
		Synchronous mode	External clock/SCK pin function serial clock input
1		Asynchronous mode	External clock/SCK pin function clock input <sup>*2</sup>
		Synchronous mode	External clock/SCK pin function serial clock input

Notes: 1. Outputs a clock of the same frequency as the I/O port.  
2. Inputs a clock with a frequency 16 times that of the I/O port.

Transmit end interrupt enable

0	Transmit end interrupt (TEI) request disabled
1	Transmit end interrupt (TEI) request enabled

Multiprocessor interrupt enable

0	Multiprocessor interrupts disabled [Clearing conditions] • When the MPIE bit is cleared to 0 • When data with MPB = 1 is received
1	Multiprocessor interrupts enabled Receive interrupt (RXI) requests, receive error interrupt (ERI) requests, and setting of the RDRF, FER, and ORER flags is disabled until data with the multiprocessor bit set to 1 is received.

Receive enable

0	Reception disabled
1	Reception enabled

Transmit enable

0	Transmission disabled
1	Transmission enabled

Receive interrupt enable

0	Receive data full interrupt (RXI) request and receive error interrupt (ERI) request disabled
1	Receive data full interrupt (RXI) request and receive error interrupt (ERI) request enabled

Transmit interrupt enable

0	Transmit data empty interrupt (TXI) request disabled
1	Transmit data empty interrupt (TXI) request enabled

Note: For details of how to clear interrupt requests, see section 13.2.6, Serial Control Register (SCR).



SMIF	C/Ā, GM	CKE1	CKE0	SCK Pr	
0				See the SC	
1	0	0	0	Operates a	
				1	Outputs clo output pin
	1			0	Operates a pin, with ou
				1	Outputs clo output pin
				0	Operates a pin, with ou
1	Outputs clo output pin				

Transmit end interrupt enable

0	Transmit end interrupt (TEI) request disabled
1	Transmit end interrupt (TEI) request enabled

Multiprocessor interrupt enable

0	Multiprocessor interrupts disabled [Clearing conditions] <ul style="list-style-type: none"> <li>When the MPIE bit is cleared to 0</li> <li>When data with MPB = 1 is received</li> </ul>
1	Multiprocessor interrupts enabled Receive interrupt (RXI) requests, receive error i requests, and setting of the RDRF, FER, and O SSR are disabled until data with the multiproces to 1 is received

Receive enable

0	Reception disabled
1	Reception enabled

Transmit enable

0	Transmission disabled
1	Transmission enabled

Receive interrupt enable

0	Receive data full interrupt (RXI) request and receive error interrupt (ERI) request disabled
1	Receive data full interrupt (RXI) request and receive error interrupt (ERI) request enabled

Transmit interrupt enable

0	Transmit data empty interrupt (TXI) request disabled
1	Transmit data empty interrupt (TXI) request enabled

Note: For details of how to clear interrupt requests, see section 13.2.6, Serial Control Register (SCR).



1	Data with a 1 bit is transmit
---	-------------------------------

Multiprocessor bit	
0	[Clearing condition] When data with a 0 multiprocessor bit is transmitted
1	[Setting condition] When data with a 1 multiprocessor bit is transmitted

Transmit end	
0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to TDRE after reading TDRE = 1</li> <li>When the DTC is activated by a TXI interrupt and writes data to TDR</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When the TE bit in SCR is 0</li> <li>When TDRE = 1 at transmission of a 1-byte serial transmit character</li> </ul>

Parity error	
0	[Clearing condition] When 0 is written to PER after reading PER = 1
1	[Setting condition] When, in reception, the number of 1 bits in the received data plus the parity bit does not match the parity (even or odd) specified by the O/E bit in SMCR

Framing error	
0	[Clearing condition] When 0 is written to FER after reading FER = 1
1	[Setting condition] When the SCI checks whether the stop bit at the end of the received data is 1 when reception ends, and the stop bit is 0

Overrun error	
0	[Clearing condition] When 0 is written to ORER after reading ORER = 1
1	[Setting condition] When the next serial reception is completed while RDRF = 1

Receive data register full	
0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to RDRF after reading RDRF = 1</li> <li>When the DTC is activated by an RXI interrupt and reads data from RDR</li> </ul>
1	[Setting condition] When serial reception ends normally and receive data is transferred from RDR to TSR

Transmit data register empty	
0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to TDRE after reading TDRE = 1</li> <li>When the DTC is activated by a TXI interrupt and writes data to TDR</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When the TE bit in SCR is 0</li> <li>When data is transferred from TDR to TSR and data can be written to TDR</li> </ul>

Notes: For details, see section 13.2.7, Serial Status Register (SSR).  
 \* Can only be written with 0 for flag clearing.



Multiprocessor bit

0	[Clearing condition] When data with a 0 multiprocessor bit is transmitted
1	[Setting condition] When data with a 1 multiprocessor bit is transmitted

Transmit end

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to TDRE after reading TDRE = 1</li> <li>When the DTC is activated by a TXI interrupt and writes data to TDR</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>Upon reset, and in standby mode or module stop mode</li> <li>When the TE bit in SCR is 0 and the ERS bit is also 0</li> <li>When TDRE = 1 ERS = 0 (normal transmission) 2.5 elementary time units after transmission of a 1-byte serial character when GM = 0</li> <li>When TDRE = 1 ERS = 0 (normal transmission) 1.5 elementary time units after transmission of a 1-byte serial character when GM = 1</li> <li>When TDRE = 1 ERS = 0 (normal transmission) 1.0 elementary time units after transmission of a 1-byte serial character when GM = 2</li> <li>When TDRE = 1 ERS = 0 (normal transmission) 1.0 elementary time units after transmission of a 1-byte serial character when GM = 3</li> </ul>

Note: etu: Elementary Time Unit (time for transfer of 1 bit)

Parity error

0	[Clearing condition] When 0 is written to PER after reading PER = 1
1	[Setting condition] When, in reception, the number of 1 bits in the receive data parity bit does not match the parity setting (even or odd) specified by the O/E bit in SMR

Error signal status

0	[Clearing conditions] <ul style="list-style-type: none"> <li>Upon reset, and in standby mode or module stop mode</li> <li>When 0 is written to ERS after reading ERS = 1</li> </ul>
1	[Setting condition] When the low level of the error signal is sampled

Note: Clearing the TE bit in SCR to 0 does not affect the ERS flag, which retains its previous state.

Overrun error

0	[Clearing condition] When 0 is written to ORER after reading ORER = 1
1	[Setting condition] When the next serial reception is completed while RDRF = 1

Receive data register full

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to RDRF after reading RDRF = 1</li> <li>When the DTC is activated by an RXI interrupt and reads data from RDR</li> </ul>
1	[Setting condition] When serial reception ends normally and receive data is transferred from RSR to RDR

Transmit data register empty

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to TDRE after reading TDRE = 1</li> <li>When the DTC is activated by a TXI interrupt and writes data to TDR</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>When the TE bit in SCR is 0</li> <li>When data is transferred from TDR to TSR and data can be written to TDR</li> </ul>

Notes: For details, see section 14.2.2, Serial Status Register (SSR).


\* Can only be written with 0 for flag clearing.

**SCMR2—Smart Card Mode Register 2**

**H'FF8E**

**SCI, Smart Card**

Bit	:	7	6	5	4	3	2	1
		—	—	—	—	SDIR	SINV	—
Initial value :		1	1	1	1	0	0	1
Read/Write :		—	—	—	—	R/W	R/W	—



Smart card in mode select

0	Smart card function
1	Smart card function

Smart card data invert

0	TDR contents are transmitted as they are Receive data is stored as it is in RDR
1	TDR contents are inverted before being transmitted Receive data is stored in inverted form in RDR

Smart card data transfer direction

0	TDR contents are transmitted LSB-first Receive data is stored in RDR LSB-first
1	TDR contents are transmitted MSB-first Receive data is stored in RDR MSB-first

## Analog input channels and corresponding ADDR registers

Analog Input Channel				A/D Data Register
Channel Set 0 (CH3 = 0)		Channel Set 1 (CH3 = 1)		
Group 0	Group 1	Group 0	Group 1	
AN0	AN4	AN8	AN12	ADDRA
AN1	AN5	AN9	AN13	ADDRB
AN2	AN6	AN10	AN14	ADDRC
AN3	AN7	AN11	AN15	ADDRD

Note: The upper byte can be read directly, but for the lower byte, data transfer is performed via a temporary register (TEMP). For details see section 16.3, Interface to Bus Master.

CH3	CH2	CH1	CH0	Single mode (SCAN = 0)	Scan mode (SCAN = 1)
0	0	0	0	AN0 (Initial value)	AN0
			1	AN1	AN0
		1	0	AN2	AN0
	1	0	0	AN4	AN4
			1	AN5	AN4
		1	0	AN6	AN4
			1	AN7	AN4
1	0	0	0	AN8	AN8
			1	AN9	AN8
		1	0	AN10	AN8
	1	0	0	AN12	AN12
			1	AN13	AN12
		1	0	AN14	AN12
			1	AN15	AN12

#### Channel select

0	AN8 to AN11 are group 0 analog input pins, AN0 to AN7 are group 1 analog input pins
1	AN0 to AN3 are group 0 analog input pins, AN4 to AN7 are group 1 analog input pins

#### Scan mode

0	Single mode
1	Scan mode

#### A/D start

0	A/D conversion stopped
1	<ul style="list-style-type: none"> <li>Single mode: A/D conversion is started. Cleared to 0 automatically when A/D conversion on the specified channel ends</li> <li>Scan mode: A/D conversion is started. Conversion continues on the selected channels until ADST is cleared to 0 by software or a transition to standby mode or module stop mode</li> </ul>

#### A/D interrupt enable

0	A/D conversion end interrupt (ADI) request disabled
1	A/D conversion end interrupt (ADI) request enabled

#### A/D end flag

0	[Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written to ADF after reading ADF = 1</li> <li>When the DTC is activated by an ADI interrupt and ADDR is read</li> </ul>
1	[Setting conditions] <ul style="list-style-type: none"> <li>Single mode: When A/D conversion ends</li> <li>Scan mode: When A/D conversion ends on all specified channels</li> </ul>

Note: \* Can only be written with 0 for flag clearing.

Clock select

0	0	Conversion time = 530 states
	1	Conversion time = 266 states
1	0	Conversion time = 134 states
	1	Conversion time = 68 states (n

Timer trigger select

0	0	A/D conversion start by software is enabled
	1	A/D conversion start by TPU conversion start trigger is enabled
1	0	Setting prohibited
	1	A/D conversion start by external trigger pin ( $\overline{\text{ADTRG}}$ ) is enabled



0	0	0	0	$\phi/2$	25.	(when $\phi$ S	
			1	$\phi/64$	819		
		1	0	$\phi/128$	1.6		
			1	$\phi/512$	6.6		
			0	$\phi/2048$	26.		
	1	0	1	$\phi/8192$	104		
			0	$\phi/32768$	419		
		1	1	$\phi/131072$	1.6		
			0	0	$\phi$ SUB/2	15.	
				1	$\phi$ SUB/4	31.	
1	0	1	0	$\phi$ SUB/8	62.		
			1	$\phi$ SUB/16	124		
		0	$\phi$ SUB/32	250			
	1	0	1	$\phi$ SUB/64	500		
			0	$\phi$ SUB/128	1 s		
		1	$\phi$ SUB/256	2 s			

Note: \* The overflow cycle starts when TCNT starts counting from H'00 and ends when an overflow occurs.

#### Reset or NMI

0	NMI interrupt request
1	Internal reset request

#### Prescaler select

0	TCNT counts the divided clock output by the $\phi$ -based prescaler
1	TCNT counts the divided clock output by the $\phi$ SUB-based prescaler

#### Timer enable

0	Initializes TCNT to H'00 and disables the counting operation
1	TCNT performs counting operation

#### Timer mode select

0	Interval timer mode: Interval timer interrupt (WOVI) request sent to CPU when overflow occurs at TCNT
1	Watchdog timer mode: Reset or NMI interrupt request sent to CPU when overflow occurs at TCNT

#### Overflow flag

0	[Clearing] (1) When 0 is written to TME bit; (2) When 0 is written to OVF bit after reading TCSR when OVF=1.
1	[Setting] When TCNT overflows (H'FF → H'00). When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.

Notes: TCSR is write-protected by a password to prevent accidental overwriting. For details see section 12.2.5, Notes on Register

1. Only 0 can be written to these bits (to clear these flags).

2. This register is not available, and must not be accessed, in the H8S/2623 Group.

For details see section 12.2.5, Notes on Register Access.

\* This register is not available, and must not be accessed, in the H8S/2623 G

0	Program mode
1	Transition to program mode [Setting condition] When FWE = 1 and PSU1 = 1

Erase 1

0	Erase mode cleared
1	Transition to erase mode [Setting condition] When FWE = 1, SW and ESU1 = 1

Program-verify 1

0	Program-verify mode cleared
1	Transition to program-verify mode [Setting condition] When FWE = 1 and SWE

Erase-verify 1

0	Erase-verify mode cleared
1	Transition to erase-verify mode [Setting condition] When FWE = 1 and SWE1 = 1

Program setup bit 1

0	Program setup cleared
1	Program setup [Setting condition] When FWE = 1 and SWE1 = 1

Erase setup bit 1

0	Erase setup cleared
1	Erase setup [Setting condition] When FWE = 1 and SWE1 = 1

Software write enable bit 1

0	Writes disabled
1	Writes enabled [Setting condition] When FWE = 1

Flash write enable bit

0	When a low level is input to the FWE pin (hardware-protected state)
1	When a high level is input to the FWE pin

Notes: 1. This register is not present in the mask ROM version, and an attempt to read it will return an undefined value.  
 2. To access this register, set the FLSHE bit to 1 in serial control register X (SCRX). Even if FLSHE = 1, if the device is in a mode in which the on-chip flash memory is disabled, a read will return H'00 and writes are invalid. Reads and writes to this register are also invalid when the FWE bit in FLMCR1 is not set to 1.

Note: \* Determined by the state of the FWE pin.



## Flash memory error

0	Flash memory is operating normally Flash memory program/erase protection (error protection) is disabled [Clearing condition] Reset or hardware standby mode
1	An error has occurred during flash memory programming/erasing Flash memory program/erase protection (error protection) is enabled [Setting condition] See section 19.8.3, Error Protection

- Notes:
1. This register is not present in the mask ROM version, and an attempt to read it will return an undefined value.
  2. To access this register, set the FLSHE bit to 1 in serial control register X (SCRX). Even if FLSHE = 1, if the chip is in a mode in which the on-chip flash memory is disabled, a read will return H'00 and writes are invalid. Writes to this register are also invalid when the FWE bit in FLMCR1 is not set to 1.

**EBR1—Erase Block Register 1****H'FFAA**

Bit	:	7	6	5	4	3	2	1
		EB7	EB6	EB5	EB4	EB3	EB2	EB1
Initial value	:	0	0	0	0	0	0	0
Read/Write	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Sets flash memory erase area block by block

## Flash memory erase blocks

Block (Size)	Addresses
EB0 (4 kbytes)	H'000000–H'000FFF
EB1 (4 kbytes)	H'001000–H'001FFF
EB2 (4 kbytes)	H'002000–H'002FFF
EB3 (4 kbytes)	H'003000–H'003FFF
EB4 (4 kbytes)	H'004000–H'004FFF
EB5 (4 kbytes)	H'005000–H'005FFF
EB6 (4 kbytes)	H'006000–H'006FFF
EB7 (4 kbytes)	H'007000–H'007FFF
EB8 (32 kbytes)	H'008000–H'00FFFF
EB9 (64 kbytes)	H'010000–H'01FFFF
EB10 (64 kbytes)	H'020000–H'02FFFF
EB11 (64 kbytes)	H'030000–H'03FFFF

- Notes:
1. This register is not present in the mask ROM version, and an attempt to read it will return an undefined value.
  2. To access this register, set the FLSHE bit to 1 in serial control register X (SCRX). Even if FLSHE = 1, if the chip is in a mode in which the on-chip flash memory is disabled, a read will return H'00 and writes are invalid. Writes to this register are also invalid when the FWE bit in FLMCR1 is not set to 1.

0	Transition to flash memory power-down mode enabled
1	Transition to flash memory power-down mode disabled

---

**PORT1—Port 1 Register**
**H'FFB0**

Bit	:	7	6	5	4	3	2	1							
		<table border="1" style="width: 100%; text-align: center;"> <tr> <td>P17</td> <td>P16</td> <td>P15</td> <td>P14</td> <td>P13</td> <td>P12</td> <td>P11</td> </tr> </table>							P17	P16	P15	P14	P13	P12	P11
P17	P16	P15	P14	P13	P12	P11									
Initial value :		—*	—*	—*	—*	—*	—*	—*							
Read/Write :		R	R	R	R	R	R	R							

|  
State of port 1 pins

Note: \* Determined by the state of pins P17 to P10.

---

**PORT4—Port 4 Register**
**H'FFB3**

Bit	:	7	6	5	4	3	2	1							
		<table border="1" style="width: 100%; text-align: center;"> <tr> <td>P47</td> <td>P46</td> <td>P45</td> <td>P44</td> <td>P43</td> <td>P42</td> <td>P41</td> </tr> </table>							P47	P46	P45	P44	P43	P42	P41
P47	P46	P45	P44	P43	P42	P41									
Initial value :		—*	—*	—*	—*	—*	—*	—*							
Read/Write :		R	R	R	R	R	R	R							

|  
State of port 4 pins

Note: \* Determined by the state of pins P47 to P40.

Note: \* Determined by the state of pins P97 to P90.

---

**PORTA—Port A Register**
**H'FFB9**

Bit	7	6	5	4	3	2	1
	—	—	PA5*2	PA4*2	PA3	PA2	PA1
Initial value :	Undefined	Undefined	—*1	—*1	—*1	—*1	—*1
Read/Write :	—	—	R	R	R	R	R

|  
State of port A pins

- Notes: 1. Determined by the state of pins PA5 to PA0.  
2. Reserved bits in the H8S/2626 Group.

---

**PORTB—Port B Register**
**H'FFBA**

Bit	7	6	5	4	3	2	1
	PB7	PB6	PB5	PB4	PB3	PB2	PB1
Initial value :	—*	—*	—*	—*	—*	—*	—*
Read/Write :	R	R	R	R	R	R	R

|  
State of port B pins

Note: \* Determined by the state of pins PB7 to PB0.

Note: \* Determined by the state of pins PC7 to PC0.

---

**PORTD—Port D Register**
**H'FFBC**

Bit	:	7	6	5	4	3	2	1
		PD7	PD6	PD5	PD4	PD3	PD2	PD1
Initial value :		—*	—*	—*	—*	—*	—*	—*
Read/Write :		R	R	R	R	R	R	R

|  
State of port D pins

Note: \* Determined by the state of pins PD7 to PD0.

---

**PORTE—Port E Register**
**H'FFBD**

Bit	:	7	6	5	4	3	2	1
		PE7	PE6	PE5	PE4	PE3	PE2	PE1
Initial value :		—*	—*	—*	—*	—*	—*	—*
Read/Write :		R	R	R	R	R	R	R


|  
State of port E pins

Note: \* Determined by the state of pins PE7 to PE0.




Note: \* Determined by the state of pins PF7 to PF0.






**Figure C.1 (b) Port 1 Block Diagram (Pins P12 and P13)**




**Figure C.1 (c) Port 1 Block Diagram (Pin P14)**



**Figure C.1 (d) Port 1 Block Diagram (Pin P15)**








**Figure C.2 Port 4 Block Diagram (Pins P40 to P47)**


### C.3 Port 9 Block Diagram




**Figure C.3 Port 9 Block Diagram (Pins P90 to P97)**









**Figure C.4 (b) Port A Block Diagram (Pin PA1)**



**Figure C.4 (c) Port A Block Diagram (Pin PA2)**




**Figure C.4 (d) Port A Block Diagram (Pin PA3)**




Legend:  
 WDDRA: Write to PADDR  
 WDRA: Write to PADR  
 WODRA: Write to PAODR  
 WPCRA: Write to PAPCR  
 RDRA: Read PADR  
 RPORA: Read port A  
 RODRA: Read PAODR  
 RPCRA: Read PAPCR

Notes: n = 4 or 5  
 In the H8S/2626 Group, PA5 and PA4 are  
 OSC1, respectively.  
 1. Output enable signal  
 2. Open drain control signal


**Figure C.4 (e) Port A Block Diagram (Pins PA4 and PA5)**



**Figure C.5 Port B Block Diagram (Pins PB0 to PB7)**




**Figure C.6 (a) Port C Block Diagram (Pins PC0 and PC3)**




**Figure C.6 (b) Port C Block Diagram (Pins PC1 and PC4)**






**Figure C.6 (c) Port C Block Diagram (Pins PC2 and PC5)**




**Figure C.6 (d) Port C Block Diagram (Pins PC6 and PC7)**









**Figure C.9 (a) Port F Block Diagram (Pin PF0)**



**Figure C.9 (b) Port F Block Diagram in the H8S/2623 Group (Pin PF1)**




**Figure C.9 (c) Port F Block Diagram in the H8S/2626 Group (Pin PF1)**




**Figure C.9 (d) Port F Block Diagram (Pin PF2)**






**Figure C.9 (e) Port F Block Diagram (Pin PF3)**




**Figure C.9 (f) Port F Block Diagram (Pin PF4)**





**Figure C.9 (h) Port F Block Diagram (Pin PF6)**



**Figure C.9 (i) Port F Block Diagram (Pin PF7)**

Pin Name	Mode	Reset	Mode	Standby Mode	State	Sleep
Port 1	4, 5	L	T	[Address output, OPE = 0] T	[Address output] T	[Address A23 to
	6	T		[Address output, OPE = 1] kept [Otherwise] kept	[Otherwise] kept	[Other I/O po
	7	T	T	kept	kept	I/O po
Port 4	4 to 7	T	T	T	T	Input
Port 9	4 to 7	T	T	T	T	Input
PA5	4 to 7	T	T	kept	kept	I/O po
PA4						
PA3/A19 PA2/A18 PA1/A17 PA0/A16	4, 5	L	T	[Address output, OPE = 0] T	[Address output] T	[Address A19 to
	6	T		[Address output, OPE = 1] kept [Otherwise] kept	[Otherwise] kept	[Other I/O po
	7	T	T	kept	kept	I/O po
Port B	4, 5	L	T	[Address output, OPE = 0] T	[Address output] T	[Address A15 to
	6	T		[Address output, OPE = 1] kept [Otherwise] kept	[Otherwise] kept	[Other I/O po
	7	T	T	kept	kept	I/O po


					[DDR = 1, OPE = 1] kept		[DDR = 0] kept	
	7		T	T	kept	kept		I/O p
Port D	4 to 6		T	T	T	T		Data
	7		T	T	kept	kept		I/O p
Port E	4 to 6	8-bit bus	T	T	kept	kept		I/O p
		16-bit bus	T	T	T	T		Data
	7		T	T	kept	kept		I/O p
PF7/ $\phi$	4 to 6	Clock output	T		[DDR = 0] T	kept		[DDR T
	7		T		[DDR = 1] H			[DDR Clock
PF6/ $\overline{AS}$	4 to 6		H	T	[OPE = 0] T	T		$\overline{AS}$
					[OPE = 1] H			
	7		T	T	kept	kept		I/O p
PF5/ $\overline{RD}$	4 to 6		H	T	[OPE = 0] T	T		$\overline{RD}$ .
PF4/ $\overline{HWR}$					[OPE = 1] H			
PF3/ $\overline{LWR}$ / $\overline{ADTRG}$ / $\overline{IRQ3}$	7		T	T	kept	kept		I/O p

				I/O port	I/O port	I/O port
	7	T	T	[BRLE = 1] H kept	[BRLE = 1] L kept	[BRLE = 1] BACK I/O port
PF0/BREQ/ IRQ2	4 to 6	T	T	[BRLE = 0] kept [BRLE = 1] T	T	[BRLE = 1] I/O port [BRLE = 1] BREQ
	7	T	T	kept	kept	I/O port
HTxD	4 to 7	H	T	H	H	Output
HRxD	4 to 7	Input	T	T	Input	Input

Legend:

- H : High level
- L : Low level
- T : High impedance
- kept : Input port becomes high-impedance, output port retains state
- DDR : Data direction register
- OPE : Output port enable
- WAITE : Wait input enable
- BRLE : Bus release enable
- BREQOE : BREQ pin enable






**Figure E.1 Timing of Transition to Hardware Standby Mode**

- (2) To retain RAM contents with the RAME bit cleared to 0 in SYSCR, or when RAM not need to be retained,  $\overline{\text{RES}}$  does not have to be driven low as in (1).


**Timing of Recovery from Hardware Standby Mode**

Drive the  $\overline{\text{RES}}$  signal low and the NMI signal high approximately 100 ns or more before  $\overline{\text{STBY}}$  goes high to execute a power-on reset.



**Figure E.2 Timing of Recovery from Hardware Standby Mode**

H8S/2625		HD6432625	HD6432625FA	100-pin QFP (
H8S/2624		HD6432624	HD6432624FA	100-pin QFP (
H8S/2623	F-ZTAT version	HD64F2623	HD64F2623FA	100-pin QFP (
	Mask ROM version	HD6432623	HD6432623FA	100-pin QFP (
H8S/2622		HD6432622	HD6432622FA	100-pin QFP (
H8S/2621		HD6432621	HD6432621FA	100-pin QFP (



**Figure G.1 FP-100B Package Dimensions**



---

**Renesas 16Bit Single-Chip Microcomputer  
Hardware Manual  
H8S/2626 Group, H8S/2623 Group,  
H8S/2626F-ZTAT™, H8S/2623F-ZTAT™**

Publication Date: 1st Edition, December 1998

Rev.5.00, January 10, 2006

Published by: Sales Strategic Planning Div.  
Renesas Technology Corp.

Edited by: Customer Support Department  
Global Strategic Communication Div.  
Renesas Solutions Corp.

---

©2006. Renesas Technology Corp., All rights reserved. Printed in Japan.



## RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

### **Renesas Technology America, Inc.**

450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

### **Renesas Technology Europe Limited**

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

### **Renesas Technology (Shanghai) Co., Ltd.**

Unit 205, AZIA Center, No.133 Yincheng Rd (n), Pudong District, Shanghai 200120, China  
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

### **Renesas Technology Hong Kong Ltd.**

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2730-6071

### **Renesas Technology Taiwan Co., Ltd.**

10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

### **Renesas Technology Singapore Pte. Ltd.**


1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001

### **Renesas Technology Korea Co., Ltd.**

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea  
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

### **Renesas Technology Malaysia Sdn. Bhd**

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan  
Tel: <603> 7955-9390, Fax: <603> 7955-9510



H8S/2626 Group, H8S/2623 Group,  
H8S/2626F-ZTAT™, H8S/2623F-ZTAT™  
Hardware Manual



Renesas Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0275-0500

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [renesas](#) manufacturer:*

Other Similar products are found below :

[EL4511CUZ-T7](#) [PYB15-Q24-S5-H-U](#) [PQA30-D24-S24-DH](#) [PQA30-D48-S12-TH](#) [PYB30-Q24-T312-H-U](#) [PYB15-Q24-S5-H-T](#) [PYB15-Q24-S12-H-T](#) [V7815-500-SMT](#) [PYB20-Q48-S12-H-T](#) [PQZ6-Q24-S15-D](#) [PYB20-Q48-S5-H-T](#) [PYB20-Q24-S12-H-T](#) [VLED15-120-350](#) [VGS-75-12](#) [PYB15-Q24-S12-H-U](#) [VGS-50-15](#) [VGS-50-24](#) [R5F100GFAFB#V0](#) [VGS-25-24](#) [VGS-50-5](#) [VGS-100-12](#) [M30620FCAFP#U3](#) [ETSA120500UD-P5P-SZ](#) [PDQ2-D24-S12-S](#) [PDS1-S12-D12-M](#) [PDS1-S12-D15-M](#) [PYB15-Q24-S12-T](#) [PYB15-Q24-S24](#) [PYB20-Q24-S24-DIN](#) [PYB20-Q48-S12](#) [R0K33062PS000BE](#) [R0K505220S000BE](#) [R0K561664S000BE](#) [R0K570865S000BE](#) [HC55185AIMZ](#) [R5F52108CDFP#30](#) [R5F72145BDFA#V1](#) [R5S72631P200FP](#) [R7S721001VCBGAC0](#) [EPSA050250UB-P5P-EJ](#) [HS0005PUU01H](#) [IS82C55A-5](#) [ISL29035EVAL1Z](#) [ISL55110IVZ](#) [ISL6730AEVAL1Z](#) [ISL68200DEMO1Z](#) [ISL78235EVAL2Z](#) [ISL78268EVAL1Z](#) [ISL91107IRA-EVZ](#) [ISL9220IRTZEVAL1Z](#)