## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



## Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

16

H8/3028, H8/3028F-ZTAT<sup>™</sup> Group

Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series

RENESAS

Renesas 16-Bit Single-Chip Microcomp H8 Family/H8/300H Series

H8/3028,

Hardware Manual

H8/3028F-ZTAT<sup>TM</sup> Group



REJ09B00

Renesas Technology Corp. product best suited to the customer's application; they de convey any license under any intellectual property rights, or any other rights, belon Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringem third-party's rights, originating in the use of any product data, diagrams, charts, pro-

1. These materials are intended as a reference to assist our customers in the selection of

indics regarding these materials

- algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, char programs and algorithms represents information on products at the time of publication
- materials, and are subject to change by Renesas Technology Corp. without notice d product improvements or other reasons. It is therefore recommended that customer Renesas Technology Corp. or an authorized Renesas Technology Corp. product dis the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographica Renesas Technology Corp. assumes no responsibility for any damage, liability, or of rising from these inaccuracies or errors.
- Please also pay attention to information published by Renesas Technology Corp. by means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

resulting from the information contained herein.

4. When using any or all of the information contained in these materials, including pro diagrams, charts, programs, and algorithms, please be sure to evaluate all information system before making a final decision on the applicability of the information and pr Renesas Technology Corp. assumes no responsibility for any damage, liability or or

5. Renesas Technology Corp. semiconductors are not designed or manufactured for us device or system that is used under circumstances in which human life is potentially Please contact Renesas Technology Corp. or an authorized Renesas Technology Co distributor when considering the use of a product contained herein for any specific such as apparatus or systems for transportation, vehicular, medical, aerospace, nucle

6. The prior written approval of Renesas Technology Corp. is necessary to reprint or r

7. If these products or technologies are subject to the Japanese export control restriction must be exported under a license from the Japanese government and cannot be important

Any diversion or reexport contrary to the export control laws and regulations of Jap

8. Please contact Renesas Technology Corp. for further details on these materials or the contained therein.

the country of destination is prohibited.

country other than the approved destination.

RENESAS

Rev. 2.00, 09/03, page iv of xxx

undersea repeater use.

whole or in part these materials.

The on-chip supporting functions include ROM, RAM, 16-bit timers, 8-bit timers, a programmable timing pattern controller (TPC), a watchdog timer (WDT), a serial con interface (SCI), an A/D converter, a D/A converter, I/O ports, a DMA controller (DM

other facilities. The three-channel SCI has been expanded to support the ISO/IEC7810 card interface. Functions have also been added to reduce power consumption in batter applications: individual modules can be placed in standby, and the frequency of the sy supplied to the chip can be divided down under software control.

The address space is divided into eight areas. The data bus width and access cycle len selected independently in each area, simplifying the connection of different types of n Seven MCU operating modes (modes 1 to 7) are provided, offering a choice of data b address space size.

With these features, the H8/3028 Group offers easy implementation of compact, highsystems. Versions with either flash memory (F-ZTAT<sup>TM</sup>\*) or mask ROM as the on-chip ROM

This enables users to respond quickly and flexibly to changing application specification initial production stage through full-scale volume production. This manual describes the H8/3028 Group hardware. For details of the instruction set,

H8/300H Series Programming Manual.

Note: \* F-ZTAT<sup>TM</sup> (Flexible ZTAT) is a trademark of Renesas Technology Corp.

RENESAS

Rev. 2.00, 09/03,








Table 1.2 Pin RES System Fun


Table 1.2 Pin Functions		System control	RES	63	Input	Reset input: When this pin resets the c
			RESO	10	Output	Reset output (mas version): Outputs t generated by the wa to an external device
			FWE	10	Input	Write enable signa version): Flash me control signal
7.4.8 DMAC Bus Cycle	229	Figure a	mended		DMAC eve	le (1 word transfer)
Figure 7.13 DMA Transfer Bus Timing (Example)	bu	Address bus	T <sub>1</sub> T <sub>2</sub> T <sub>1</sub>	T <sub>2</sub> T <sub>d</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>1</sub> Source address	T <sub>2</sub> T <sub>3</sub> T <sub>1</sub> T <sub>2</sub> T <sub>3</sub> T <sub>1</sub> Destination address
		RD —				
		LWR	1 1			

Rev. 2.00, 09/03, p





Rev. 2.00, 09/03, j



Rev. 2.00, 09/03, page x of xxx

Reset (WRST)



		1200	1	162	-0.15	=
		2400	1	80	0.47	=
		4800	0	162	-0.15	=
		9600	0	80	0.47	-
15.6 Usage Notes	556	Note a	menc	led		
Table 15.5 Analog Input Pin Ratings		Note: *When conversion time = 134 states, $V_{CC}$ = and $\phi \le 13$ MHz. For details see section 21				

Figure 18.19	F
Block Diagrar	n

Figure amended

Even addresses Note amended

H'5FFFE

Table 19.1(1)

Input

Timing

19.2.1 Connecting a

Crystal Resonator Damping Resistance Value

19.2.2 External Clock

Table 19.3 Clock

18.12.1 Block Diagram 622

**ROM** 

629

626

Item

pulse width

settling delay time

Note: A crystal resonator between 2 MHz and 25 M used. If the chip is to be operated at less that

Characteristics.

0.47

on-chip frequency divider should be used. (A resonator of less than 2 MHz cannot be used

0.7

Unit

 $t_{cyc}$ 

ns

 $t_{cyc}$ 

Test

φ≥5

φ < 5

φ≥5

 $V_{cc}$  = 3.0 V to 3.6 V

0.3

Table amended

External clock input high

Symbol Min Max External clock input low 0.3 0.7  $t_{FXI}$ pulse width 60

 $t_{EXH}$ 

60  $\phi < 5$ ns External clock rise time 5 ns Figur  $t_{EXr}$ External clock fall time 5 ns  $t_{EXf}$ Clock low pulse width  $t_{\text{CL}}$ 0.4 0.6  $\phi \ge 5$  $t_{cyc}$ 80 φ < 5 ns Clock high pulse width  $t_{CH}$ 0.4 0.6  $t_{cvc}$  $\phi \ge 5$ 80 φ < 5 ns External clock output t<sub>DEXT</sub>\* 500 Figur

RENESAS

Rev. 2.00, 09/03, j

Characteristics Table 21.2 DC Characteristics	649	Conditions:	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, \text{AV}_{CC}^{*1} = 3.0 \text{ V to } 3.6 \text{ V}, \text{V}$ to $\text{AV}_{CC}, \text{V}_{SS} = \text{AV}_{SS}^{*1} = 0 \text{ V}, \text{T}_{a} = -20^{\circ}\text{C to } +75^{\circ}$ specifications), $\text{T}_{a} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-rang specifications)			
		FWE and *4 deleted				
		Input high voltage	$\overline{\text{STBY}}$ , $\overline{\text{RES}}$ , $\overline{\text{NMI}}$ , $\overline{\text{MD}}_2$ to $\overline{\text{MD}}_0$			
		Input low voltage	STBY, RES, $MD_2$ to $MD_0$			
		Input leakag	ge STBY, RES, NMI, MD <sub>2</sub> to			

Conditions amended

648,

650

652

Table 21.4 Clock

**Table 21.3** 

Currents

21.1.3 AC

Timing

Characteristics

Permissible Output

21.1.2 DC

 $MD_0$ 

specifications)

specifications)

Conditions:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{RE}$ 

Conditions:  $V_{CC}$  = 3.0 V to 3.6 V,  $AV_{CC}$  = 3.0 V to 3.6 V,  $V_{RE}$ 

 $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0$  V,  $T_a = -20$ °C to +75°C (r specifications), T<sub>a</sub> = -40°C to +85°C (wide-rang

 $AV_{CC}$ ,  $V_{SS}$  =  $AV_{SS}$  = 0 V,  $T_a$  =  $-20^{\circ}$ C to +75°C (r

specifications), T<sub>a</sub> = -40°C to +85°C (wide-range

Conditions amended

Conditions amended

Table 21.6 Bus Timing 654 655	-	Conditions amended							
	655		AV <sub>CC</sub> , \	V <sub>ss</sub> = A cations	0 3.6 V, AV <sub>CC</sub> AV <sub>SS</sub> = 0 V, $T_a$ S), $T_a = -40$ °C	= -20°C	to +75	°C	
			Table amer	nded					
			RAS prechar time	ge	t <sub>RP</sub>	1.5 t <sub>cyc</sub> – 25	_	ns	Fi fiç
		CAS prechar time	ge	t <sub>CP</sub>	0.5 t <sub>cyc</sub> – 15	_	ns		
		Row address	hold	t <sub>RAH</sub>	0.5 t <sub>cyc</sub> – 15	_	ns	_	
			Signal rise tir (all input pins except EXTA	3	t <sub>SR</sub>	_	100	ns	Fi

Signal fall time

Conditions amended

(all input pins except EXTAL)

 $t_{\text{SF}}$ 

specifications)

Conditions:  $V_{CC}$  = 3.0 V to 3.6 V,  $AV_{CC}$  = 3.0 V to 3.6 V,  $V_{F}$ 

 $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0$  V,  $T_a = -20^{\circ}$ C to +75°C specifications),  $T_a = -40^{\circ}$ C to +85°C (wide-rar

100

ns

Rev. 2.00, 09/03, p

656

Table 21.7 Timing of

On-Chip Supporting

Modules

21.1.5 D/A Conversion Characterisitcs	659	Conditions amended					
Table 21.9 D/A Conversion Characteristics		Conditions:	$V_{CC}$ = 3.0 V to 3.6 V, $V_{RE}$ /, $T_a$ = -20°C to +75°C (r 0°C to +85°C (wide-rang				
21.2.1 Absolute	660	Table and note amended					
Maximum Ratings Table 21.10 Absolute Maximum Ratings		Operating temperature T <sub>o</sub>			Regular specifications: -20 to +75*2		
					Wide-range specification with the wide-range specification with the wide		
21.2.2 DC	661,		vide-range spe		(regular specifications), s).		
21.2.2 DC Characteristics Table 21.11 DC Characteristics	,				,		
Table 21.11 DC	662	Conditions:	to AV <sub>CC</sub> , V <sub>SS</sub> = specifications specifications	= AV <sub>SS</sub> *1	$AV_{CC}^{*1}$ = 3.0 V to 3.6 V, V = 0 V, T <sub>a</sub> = -20°C to +75 0°C to +85°C (wide-rang		
Table 21.11 DC	662	Conditions:	to AV <sub>CC</sub> , V <sub>SS</sub> = specifications specifications [Programming	= $AV_{SS}^{*1}$ = ), $T_a = -4$ ) g/erasing ), $T_a = 0^{\circ}$	$= 0 \text{ V}, T_a = -20 ^{\circ}\text{C to } +75$		
Table 21.11 DC	662	Conditions:	to AV <sub>CC</sub> , V <sub>SS</sub> = specifications specifications [Programming specifications specifications	= $AV_{SS}^{*1}$ = ), $T_a = -4$ ) g/erasing ), $T_a = 0^{\circ}$	= 0 V, $T_a = -20^{\circ}$ C to +75 0°C to +85°C (wide-rang conditions: $T_a = 0^{\circ}$ C to +		
Table 21.11 DC	662	Table ame	to AV <sub>CC</sub> , V <sub>SS</sub> = specifications specifications [Programming specifications specifications	= $AV_{SS}^{*1}$ = ), $T_a = -4$ ) g/erasing ), $T_a = 0^{\circ}$	= 0 V, $T_a = -20^{\circ}$ C to +75 0°C to +85°C (wide-rang conditions: $T_a = 0^{\circ}$ C to +		
Table 21.11 DC	662	Table ame	to AV <sub>CC</sub> , V <sub>SS</sub> = specifications specifications [Programming specifications specifications anded	= $AV_{SS}^{*1}$ = ), $T_a = -4$ ) g/erasing ), $T_a = 0^{\circ}$	= 0 V, $T_a = -20^{\circ}$ C to +75 0°C to +85°C (wide-rang conditions: $T_a = 0^{\circ}$ C to +		

except NMI, and FWE

	66, Conditions	amended
Timing 66	Conditions:	$V_{CC}$ = 3.0 V to 3.6 V, AV <sub>CC</sub> = 3.0 V to 3.6 V, V AV <sub>CC</sub> , V <sub>SS</sub> = AV <sub>SS</sub> = 0 V, T <sub>a</sub> = -20°C to +75°C specifications), T <sub>a</sub> = -40°C to +85°C (wide-ran specifications)
	Table ame	
	Row addres	s hold time
Table 21.16 Timing of 66	88 Conditions	amended
On-Chip Supporting Modules		$V_{\rm CC}$ = 3.0 V to 3.6 V, AV <sub>CC</sub> = 3.0 V to 3.6 V, V AV <sub>CC</sub> , V <sub>SS</sub> = AV <sub>SS</sub> = 0 V, T <sub>a</sub> = -20°C to +75°C specifications), T <sub>a</sub> = -40°C to +85°C (wide-range-effications)
21.2.4 A/D Conversion 67	70 Conditions	amended
Characteristics Table 21.17 A/D Conversion Characteristics	Conditions:	$\label{eq:Vcc} \begin{array}{l} V_{\rm CC} = 3.0 \ V \ to \ 3.6 \ V, \ AV_{\rm CC}, \ V_{\rm SS} = AV_{\rm SS} = 0 \ V, \ T_a = -20 ^{\circ} C \ to \ +75 ^{\circ} C \\ \text{specifications}), \ T_a = -40 ^{\circ} C \ to \ +85 ^{\circ} C \ (\text{wide-raspecifications}) \end{array}$
	Table ame	nded
	Conversion 70 states*	time: Permissible signal- φ ≤ 13 MHz — source impedance
21.2.5 D/A Conversion 67	71 Conditions	amended
Characteristics Table 21.18 D/A Conversion Characteristics	Conditions:	$V_{\rm CC}$ = 3.0 V to 3.6 V, AV <sub>CC</sub> = 3.0 V to 3.6 V, V AV <sub>CC</sub> , V <sub>SS</sub> = AV <sub>SS</sub> = 0 V, T <sub>a</sub> = -20°C to +75°C specifications), T <sub>a</sub> = -40°C to +85°C (wide-ran specifications)
	ล	Rev. 2.00, 09/03,

specifications),  $T_a = -40$ °C to +85°C (wide-rar specifications)

Timing

Table 21.14 Control Signal Timing

Figure 21.24 SCI		$SCK_0$ to $SCK_2$ $TxD_0$ to $TxD_2$							
Input/Output Timing in									
Synchronous Mode		RxD <sub>0</sub> to	RxD <sub>0</sub> to RxD <sub>2</sub>						
B.2 Addresses	733	Table ar	Table amended						
(EMC = 0)		Address	Dogiotor	Data Bus	Bit I	Names			
		(Low)	Register Name	Width	Bit 7	Bit 6			
		H'EE090	TCSR*2	8	OVF	WT/ĪT			
		H'EE091	TCNT*2	8					
		H'EE092							
		П ЕЕ 092							
		H'EE093	RSTCSR*2	8	WRST	RSTOE			
			RSTCSR*2	8	WRST	RSTOE			

Notes: 1. These registers are only used by the flaversion, and are not provided in the mask ROM ve

SCK<sub>0</sub> to SCK<sub>2</sub>

Rev. 2.00, 09/03, page xvi of xxx

Figure 21.23 SCI Input

**Clock Timing** 



	2.1.2	Differences from H8/300 CPU	
2.2	CPU C	Operating Modes	
2.3	Addres	ss Space	
2.4	Regist	er Configuration	
	2.4.1	Overview	
	2.4.2	General Registers	
	2.4.3	Control Registers	
	2.4.4	Initial CPU Register Values	
2.5	Data F	ormats	
	2.5.1	General Register Data Formats	
	2.5.2	Memory Data Formats	
2.6	Instruc	tion Set	
	2.6.1	Instruction Set Overview	
	2.6.2	Instructions and Addressing Modes	
	2.6.3	Tables of Instructions Classified by Function	
	2.6.4	Basic Instruction Formats	
	2.6.5	Notes on Use of Bit Manipulation Instructions	
2.7	Addres	ssing Modes and Effective Address Calculation	
	2.7.1	Addressing Modes	
	2.7.2	Effective Address Calculation	
2.8		sing States	
	2.8.1	Overview	
	2.8.2	Program Execution State	
	2.8.3	Exception-Handling State	
	2.8.4	Exception-Handling Sequences	
	2.8.5	Bus-Released State	
	2.8.6	Reset State	
	2.8.7	Power-Down State	
			Rev. 2.00, 09/03, pa
		RENESAS	1 to v. 2.00, 00/00, pe

Pin Assignments in Each Mode....

Features .....

Section 2 CPU..... Overview .....

	3.1.2 Register Configuration
3.2	Mode Control Register (MDCR)
3.3	System Control Register (SYSCR)
3.4	Operating Mode Descriptions
	3.4.1 Mode 1
	3.4.2 Mode 2
	3.4.3 Mode 3
	3.4.4 Mode 4
	3.4.5 Mode 5
	3.4.6 Mode 6
	3.4.7 Mode 7
3.5	Pin Functions in Each Operating Mode
3.6	Memory Map in Each Operating Mode
	3.6.1 Note on Reserved Areas
Secti	ion 4 Exception Handling
4.1	Overview
	4.1.1 Exception Handling Types and Priority
	4.1.2 Exception Handling Operation
	4.1.3 Exception Vector Table
4.2	Reset
	4.2.1 Overview
	4.2.2 Reset Sequence
	4.2.3 Interrupts after Reset
4.3	Interrupts
4.4	Trap Instruction
4.5	Stack Status after Exception Handling
4.6	Notes on Stack Usage
Secti	ion 5 Interrupt Controller
5.1	Overview
	5.1.1 Features
	5.1.2 Block Diagram
	5.1.3 Pin Configuration
Rev. 2	2.00, 09/03, page xviii of xxx
	RENESAS

5.4.1	Interrupt Handling Process	
5.4.2	Interrupt Sequence	
5.4.3	Interrupt Response Time	
Usage		
5.5.1	Contention between Interrupt and Interrupt-Disable	
5.5.2	Instructions that Inhibit Interrupts	-
5.5.3	Interrupts during EEPMOV Instruction Execution	
ation 6	Dug Controller	
	6	
_	<del>-</del>	
	• ` ` '	
	- · · · · · · · · · · · · · · · · · · ·	
	- · · · · · · · · · · · · · · · · · · ·	
**-**	• • • • • • • • • • • • • • • • • • • •	
	_ · · · · · · · · · · · · · · · · · · ·	
6.2.12	Address Control Register (ADRCR)	
6.3.1	Area Division	
6.3.2	Bus Specifications	
6.3.3	Memory Interfaces	
		Rev. 2.00, 09/03, pa
	RENESAS	
	5.4.2 5.4.3 Usage 5.5.1 5.5.2 5.5.3 etion 6 Overvi 6.1.1 6.1.2 6.1.3 6.1.4 Registe 6.2.1 6.2.2 6.2.3 6.2.4 6.2.5 6.2.6 6.2.7 6.2.8 6.2.9 6.2.10 6.2.11 6.2.12 Operat 6.3.1 6.3.2	5.4.2 Interrupt Sequence 5.4.3 Interrupt Response Time

Internal Interrupts

Interrupt Vector Table.....

Interrupt Operation

5.3.2

5.3.3

	6.5.1	Overview
	6.5.2	DRAM Space and RAS Output Pin Settings
	6.5.3	Address Multiplexing
	6.5.4	Data Bus
	6.5.5	Pins Used for DRAM Interface
	6.5.6	Basic Timing
	6.5.7	Precharge State Control.
	6.5.8	Wait Control
	6.5.9	Byte Access Control and CAS Output Pin
	6.5.10	Burst Operation
	6.5.11	Refresh Control
	6.5.12	Examples of Use
	6.5.13	Usage Notes
6.6	Interval	Timer
	6.6.1	Operation
6.7	Interrup	ot Sources
6.8	Burst R	OM Interface
	6.8.1	Overview
	6.8.2	Basic Timing
	6.8.3	Wait Control
6.9	Idle Cy	cle
	6.9.1	Operation
	6.9.2	Pin States in Idle Cycle
6.10	Bus Ar	biter
		Operation
6.11		r and Pin Input Timing
		Register Write Timing
	6.11.2	BREQ Pin Input Timing
C4:	7 1	DMA C- 141-11-11
		OMA Controller
7.1		ew
	7.1.1	Features
	7.1.2	Block Diagram
Rev. 2	2.00, 09/	03, page xx of xxx

DRAM Interface

RENESAS

7.3.2	I/O Address Registers (IOAR)
7.3.3	Execute Transfer Count Registers (ETCR)
7.3.4	Data Transfer Control Registers (DTCR)
Operat	ion
7.4.1	Overview
7.4.2	I/O Mode
7.4.3	Idle Mode
7.4.4	Repeat Mode
7.4.5	Normal Mode
7.4.6	Block Transfer Mode
7.4.7	DMAC Activation
7.4.8	DMAC Bus Cycle
7.4.9	Multiple-Channel Operation
7.4.10	External Bus Requests, DRAM Interface, and DMAC
7.4.11	NMI Interrupts and DMAC
	Aborting a DMAC Transfer
	Exiting Full Address Mode
	DMAC States in Reset State, Standby Modes, and Sleep Mode
Interru	pts
Usage	Notes
7.6.1	Note on Word Data Transfer
7.6.2	DMAC Self-Access
7.6.3	Longword Access to Memory Address Registers
7.6.4	Note on Full Address Mode Setup
7.6.5	Note on Activating DMAC by Internal Interrupts
7.6.6	NMI Interrupts and Block Transfer Mode
7.6.7	Memory and I/O Address Register Values
7.6.8	Bus Cycle when Transfer is Aborted
7.6.9	Transfer Requests by A/D Converter
ion 8	I/O Ports
	ew
	CW
FOIL I.	
	Rev. 2.00, 09/03, pa
	7.3.3 7.3.4 Operat 7.4.1 7.4.2 7.4.3 7.4.4 7.4.5 7.4.6 7.4.7 7.4.8 7.4.10 7.4.11 7.4.12 7.4.13 7.4.14 Interru Usage 7.6.1 7.6.2 7.6.3 7.6.4 7.6.5 7.6.6 7.6.7 7.6.8 7.6.9 ion 8 Overvi

Memory Address Registers (MAR)....

7.3.1

8.6	Port 5.	
	8.6.1	Overview
	8.6.2	Register Descriptions
8.7	Port 6.	
	8.7.1	Overview
	8.7.2	Register Descriptions
8.8	Port 7.	
	8.8.1	Overview
	8.8.2	Register Description
8.9	Port 8.	
	8.9.1	Overview
	8.9.2	Register Descriptions
8.10		
		Overview
		Register Descriptions
8.11		
		Overview
		Register Descriptions
8.12		
		Overview
		Register Descriptions
		6
Secti	on 9	16-Bit Timer
9.1		2W
	9.1.1	Features
	9.1.2	Block Diagrams
	9.1.3	Pin Configuration
	9.1.4	Register Configuration
9.2		r Descriptions
J. <u>2</u>	9.2.1	Timer Start Register (TSTR)
	9.2.2	Timer Synchro Register (TSNC)
	9.2.3	Timer Mode Register (TMDR)
Rev 2	2 nn na/	03 nage xxii of xxx

Overview .....

Register Descriptions

RENESAS

8.5.1

8.5.2

	9.4.1	Overview	
	9.4.2	Basic Functions	
	9.4.3	Synchronization	
	9.4.4	PWM Mode	
	9.4.5	Phase Counting Mode	
	9.4.6	16-Bit Timer Output Timing	
9.5	Interru	pts	
	9.5.1	Setting of Status Flags	
	9.5.2	Timing of Clearing of Status Flags	
	9.5.3	Interrupt Sources	
9.6	Usage 1	Notes	
Secti	on 10	8-Bit Timers	
10.1	Overvio	ew	
	10.1.1	Features	
	10.1.2	Block Diagram	
		Pin Configuration	
		Register Configuration	
10.2		er Descriptions	
		Timer Counters (8TCNT)	
	10.2.2	Time Constant Registers A (TCORA)	
	10.2.3	Time Constant Registers B (TCORB)	
	10.2.4	Timer Control Register (8TCR)	
	10.2.5	Timer Control/Status Registers (8TCSR)	
10.3	CPU In	nterface	
	10.3.1	8-Bit Registers	
10.4	Operati	ion	
	10.4.1	8TCNT Count Timing	
	10.4.2	Compare Match Timing	
	10.4.3	Input Capture Signal Timing	
	10.4.4	Timing of Status Flag Setting	
			Rev. 2.00, 09/03, pa
		RENESAS	1304. 2.00, 03/00, pa

16-Bit Accessible Registers....

8-Bit Accessible Registers....

Operation.....

9.3.1

9.3.2

10.7.5	Contention between Counter Clearing by Input Capture
	and Counter Increment
10.7.6	Contention between TCOR Write and Input Capture
10.7.7	Contention between 8TCNT Byte Write and Increment in 16-Bit Count
	(Cascaded Connection)
10.7.8	Contention between Compare Matches A and B
10.7.9	8TCNT Operation and Internal Clock Source Switchover
Section 11	Programmable Timing Pattern Controller (TPC)
11.1 Overvi	ew
11.1.1	Features
11.1.2	Block Diagram
11.1.3	TPC Pins.
11.1.4	Registers
11.2 Registe	r Descriptions.
11.2.1	Port A Data Direction Register (PADDR)
11.2.2	Port A Data Register (PADR)
11.2.3	Port B Data Direction Register (PBDDR)
11.2.4	Port B Data Register (PBDR)
	Next Data Register A (NDRA)
11.2.6	Next Data Register B (NDRB)
11.2.7	Next Data Enable Register A (NDERA)
11.2.8	Next Data Enable Register B (NDERB)
11.2.9	TPC Output Control Register (TPCR)
11.2.10	TPC Output Mode Register (TPMR)
11.3 Operati	on
11.3.1	Overview
11.3.2	Output Timing
11.3.3	Normal TPC Output

Rev. 2.00, 09/03, page xxiv of xxx

RENESAS

<ul><li>2.3.2 Interval Timer Operation.</li><li>2.3.3 Timing of Setting of Over</li><li>2.3.4 Timing of Setting of Water</li></ul>	onon Flag (OVF)
<ul><li>2.3.2 Interval Timer Operation.</li><li>2.3.3 Timing of Setting of Over</li><li>2.3.4 Timing of Setting of Water</li></ul>	
<ul><li>2.3.3 Timing of Setting of Over</li><li>2.3.4 Timing of Setting of Water</li></ul>	
2.3.4 Timing of Setting of Water	
	chdog Timer Reset Bit (WRST)
nterrupts	
Jsage Notes	
n 13 Serial Communication	on Interface
Overview	
3.1.1 Features	
-	SR)
	DR)
	ΓSR)
3.2.4 Transmit Data Register (T	ΓDR)
•	MR)
3.2.6 Serial Control Register (S	SCR)
3.2.7 Serial Status Register (SS	SR)
<u> </u>	
3.3.1 Overview	
	us Mode
*	ication
3.3.4 Synchronous Operation	
	Rev. 2.00, 09/03, p
	RENESAS
() 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Overview

12.2 Register Descriptions.....

12.2.2

Timer Counter (TCNT)

Timer Control/Status Register (TCSR)

12.2.3 Reset Control/Status Register (RSTCSR)12.2.4 Notes on Register Access

	14.2	2.2 Serial Status Register (SSR)
	14.2	2.3 Serial Mode Register (SMR)
		2.4 Serial Control Register (SCR)
1		eration
	14	3.1 Overview
	14	3.2 Pin Connections
	14	3.3 Data Format
	14	3.4 Register Settings
	14	3.5 Clock
		3.6 Transmitting and Receiving Data
1		ge Notes
S	Section	15 A/D Converter
1	5.1 Ove	erview
	15.	1.1 Features
	15.	1.2 Block Diagram
	15.	1.3 Input Pins
	15.	1.4 Register Configuration
1	5.2 Reg	gister Descriptions
	15.2	2.1 A/D Data Registers A to D (ADDRA to ADDRD)
	15.2	2.2 A/D Control/Status Register (ADCSR)
	15.2	2.3 A/D Control Register (ADCR)
1	5.3 CP	U Interface
1	5.4 Ope	eration
	15.4	4.1 Single Mode (SCAN = 0)
	15.4	4.2 Scan Mode (SCAN = 1)
	15.4	4.3 Input Sampling and A/D Conversion Time
	15.4	4.4 External Trigger Input Timing
1	5.5 Inte	errupts
1	5.6 Usa	ge Notes

RENESAS

Rev. 2.00, 09/03, page xxvi of xxx

Sect	tion 17 RAM
17.1	Overview
	17.1.1 Block Diagram
	17.1.2 Register Configuration
17.2	System Control Register (SYSCR)
17.3	Operation
Sect	tion 18 ROM (H8/3028F-ZTAT, Mask ROM Version)
18.1	Flash Memory Version Overview
18.2	Flash Memory Version Features.
	18.2.1 Block Diagram
	18.2.2 Pin Configuration
	18.2.3 Register Configuration
18.3	Flash Memory Version Register Description
	18.3.1 Flash Memory Control Register 1 (FLMCR1)
	18.3.2 Flash Memory Control Register 2 (FLMCR2)
	18.3.3 Erase Block Register 1 (EBR1)
	18.3.4 Erase Block Register 2 (EBR2)
	18.3.5 RAM Control Register (RAMCR)
18.4	Overview of Operation
	18.4.1 Mode Transitions
	18.4.2 On-Board Programming Modes
	18.4.3 Flash Memory Emulation in RAM
	18.4.4 Block Configuration
18.5	On-Board Programming Mode
	18.5.1 Boot Mode
	18.5.2 User Program Mode
18.6	Flash Memory Programming/Erasing
	18.6.1 Program Mode
	18.6.2 Program-Verify Mode
	Rev. 2.00, 09/03, pa
	RENESAS

16.3

16.4

16.2.3 D/A Standby Control Register (DASTCR) .....

Operation.....

D/A Output Control

	18.10.2	2 Notes on Use of PROM Mode
18.11	Flash N	Memory Programming and Erasing Precautions
18.12	Mask F	ROM Overview
		Block Diagram
18.13		on Ordering Mask ROM Version
		on Switching from F-ZTAT Version to Mask ROM Version
Sect		Clock Pulse Generator
19.1	Overvi	ew
	19.1.1	Block Diagram
19.2	Oscilla	tor Circuit
	19.2.1	Connecting a Crystal Resonator
	19.2.2	External Clock Input
19.3	Duty A	djustment Circuit
19.4	Prescal	ers
19.5	Freque	ncy Divider
		Register Configuration
		Division Control Register (DIVCR)
		Usage Notes
Sect	ion 20	Power-Down State
20.1	Overvi	ew
20.2	Registe	er Configuration
	20.2.1	System Control Register (SYSCR)
		Module Standby Control Register H (MSTCRH)
		Module Standby Control Register L (MSTCRL)
20.3		Mode
		Transition to Sleep Mode
		·r

20.4

Rev. 2.00, 09/03, page xxviii of xxx

18.10.1 Socket Adapters and Memory Map.....

RENESAS

21.1	Electrical Characteristics of H8/3028 Mask ROM Version	
	21.1.1 Absolute Maximum Ratings	•••
	21.1.2 DC Characteristics	
	21.1.3 AC Characteristics	
	21.1.4 A/D Conversion Characteristics	
	21.1.5 D/A Conversion Characteristics	
21.2	Electrical Characteristics of H8/3028F-ZTAT	
	21.2.1 Absolute Maximum Ratings	•••
	21.2.2 DC Characteristics	
	21.2.3 AC Characteristics	
	21.2.4 A/D Conversion Characteristics	
	21.2.5 D/A Conversion Characteristics	
	21.2.6 Flash Memory Characteristics	
21.3		
	21.3.1 Clock Timing	
	21.3.2 Control Signal Timing	
	21.3.3 Bus Timing	
	21.3.4 DRAM Interface Bus Timing	
	21.3.5 TPC and I/O Port Timing	
	21.3.6 Timer Input/Output Timing	
	21.3.7 SCI Input/Output Timing	
	21.3.8 DMAC Timing	
	21.3.9 Input Signal Timing	
Ann	endix A Instruction Set	
A.1	Instruction List	
A.2	Operation Code Maps	
A.3	Number of States Required for Execution	
11.5	Trumoer or Suites required for Execution	•••
	Rev. 2.00, 09/03, p	oa
	RENESAS	

Section 21 Electrical Characteristics

C./	Port / Bi	ock Diagrams	
C.8	Port 8 Block Diagrams		
C.9		ock Diagrams	
		lock Diagrams	
C.11	Port B B	lock Diagrams	
		Pin States	
D.1	Port Stat	es in Each Mode	
D.2	Pin State	s at Reset	
Appe	endix E	Timing of Transition to and Recovery from Hardware Standby Mode	
Appe	endix F	Product Code Lineup	
Appe	endix G	Package Dimensions	

Appendix H Comparison of H8/300H Series Product Specifications...... Differences between H8/3028 Group and H8/3067 Group and H8/3024 Group, H8/3048 Group. Comparison of Pin Functions of 100-Pin Package Products (FP-100B, TFP-100B

Port 4 Block Diagram

Port 5 Block Diagram

Port 6 Block Diagrams

C.4

C.5

C.6

H.2

RENESAS

space. Its instruction set is upward-compatible at the object-code level with the H8/30 enabling easy porting of software from the H8/300 Series.

The on-chip system supporting functions include ROM, RAM, a 16-bit timer, an 8-bit programmable timing pattern controller (TPC), a watchdog timer (WDT), a serial con interface (SCI), an A/D converter, a D/A converter, I/O ports, a direct memory access (DMAC), and other facilities.

The H8/3028 Group has 384 kbytes of ROM and 16 kbytes of RAM.

Seven MCU operating modes offer a choice of bus width and address space size. The

In addition to the mask-ROM version of the H8/3028 Group, an F-ZTAT<sup>TM\*</sup> version which flash memory that can be freely programmed and reprogrammed by the user after

(modes 1 to 7) include two single-chip modes and five expanded modes.

application specifications, growing production volumes, and other conditions.

Table 1.1 summarizes the features of the H8/3028 Group.

Note: \* F-ZTAT<sup>TM</sup> (Flexible ZTAT) is a trademark of Renesas Technology Corp.

installed is also available. This version enables users to respond quickly and flexibly t

Rev. 2.00, 09/03, p

RENESAS

Add/subtract: 80 ns Multiply/divide: 560 ns 16-Mbyte address space Instruction features 8/16/32-bit data transfer, arithmetic, and logic instructions

Maximum clock rate: 25 MHz

Signed and unsigned multiply instructions (8 bits x 8 bits, 16 bits x Signed and unsigned divide instructions (16 bits ÷ 8 bits, 32 bits ÷ Bit accumulator function

Bit manipulation instructions with register-indirect specification of positions Memory H8/3028 Group ROM: 384 kbytes

Three selectable interrupt priority levels

RAM: 16 kbytes Interrupt Seven external interrupt pins: NMI, IRQ<sub>0</sub> to IRQ<sub>5</sub> controller 36 internal interrupts

Rev. 2.00, 09/03, page 2 of 890

- Direct connection of burst ROM Direct connection of up to 8-Mbyte DRAM (or DRAM interface connection of up to 8-Mbyte DRAM) as interval timer) Bus arbitration function DMA controller Short address mode (DMAC) Maximum four channels available Selection of I/O mode, idle mode, or repeat mode
  - Can be activated by compare match/input capture A interrupts fi
    - timer channels 0 to 2, conversion-end interrupts from the A/D co transmit-data-empty and receive-data-full interrupts from the SC requests

Full address mode

Maximum two channels available

16-bit timer,

- Selection of normal mode or block transfer mode

  - Can be activated by compare match/input capture A interrupts fi timer channels 0 to 2, conversion-end interrupts from the A/D co
  - external requests, or auto-request Three 16-bit timer channels, capable of processing up to six pul-
- 3 channels six pulse inputs 16-bit timer counter (channels 0 to 2)

(channels 0 to 2)

- Operation can be synchronized (channels 0 to 2)
- PWM mode available (channels 0 to 2)
- Phase counting mode available (channel 2)
- DMAC can be activated by compare match/input capture A inter

Rev. 2.00, 09/03, p

Two multiplexed output compare/input capture pins (channels 0

Watchdog	Reset signal can be generated by overflow
timer (WDT), 1 channel	Reset signal can be output externally (not in the F-ZTAT version)
i cilalillei	Usable as an interval timer
Serial	Selection of asynchronous or synchronous mode
communication interface (SCI),	Full duplex: can transmit and receive simultaneously
3 channels	On-chip baud-rate generator
	Smart card interface functions added
A/D converter	Resolution: 10 bits
	Eight channels, with selection of single or scan mode
	Variable analog conversion voltage range
	Sample-and-hold function
	<ul> <li>A/D conversion can be started by an external trigger or 8-bit times match</li> </ul>
	DMAC can be activated by an A/D conversion end interrupt

Resolution: 8 bits
Two channels

70 input/output pins 9 input-only pins

Output data can be transferred by DMAC

Rev. 2.00, 09/03, page 4 of 890

D/A converter

I/O ports



D/A outputs can be sustained in software standby mode

	Note: On-chip	ROM is disabled in m	nodes 1 to 4.				
Power-down state	<ul><li>Hardware sta</li><li>Module stand</li></ul>	Sleep mode Software standby mode Hardware standby mode Module standby function Programmable system clock frequency division					
Other features	On-chip clock	On-chip clock pulse generator					
Product lineup	Product Type	Product Code	Package	ROM			
	H8/3028	HD64F3028F	100-pin QFP (FP-100B)	Flash men			
		HD64F3028TE	100-pin TQFP (TFP-100B)				
		HD6433028F	100-pin QFP (FP-100B)	Mask RON			
		HD6433028TE	100-pin TQFP (TFP-100B)				

Mode 6 64 kbyte

Mode 7 1 Mbyte





Figure 1.1 Block Diagram

Rev. 2.00, 09/03, page 6 of 890





Rev. 2.00, 09/03, p

	<b>v</b> 55	57, 65, 92	mpat		ect all V		to the 0-V syste
Clock	XTAL	67	Input	Input For connection to a crystal record clock input, see section 1 Generator.			
	EXTAL	66	Input	For connection to a crystal reson an external clock signal. For exar resonator and external clock inpu 19, Clock Pulse Generator.			nal. For exampl nal clock input, s
	ф	61	Output	<b>System clock:</b> Supplies the system external devices.			
Operating mode control	MD <sub>2</sub> to MD <sub>0</sub>	75 to 73	Input	Mode 2 to mode 0: For setting to mode, as follows. Inputs at these be changed during operation.		outs at these pir	
				$MD_2$	$MD_1$	$MD_0$	Operating Mod
				0	0	0	_
				0	0	1	Mode 1
				0	1	0	Mode 2
				0	1	1	Mode 3
				1	0	0	Mode 4
				1	0	1	Mode 5
				1	1	0	Mode 6
				1	1	1	Mode 7

11, 22, 44,

Input

 $V_{SS}$ 

rower. I or connection to the power Connect all V<sub>CC</sub> pins to the system p

Ground: For connection to ground (

supply.

-				
Interrupts	NMI	64	Input	Nonmaskable interrupt: Request nonmaskable interrupt
	$\overline{IRQ}_5$ to $\overline{IRQ}_0$	17, 16, 90 to 87	Input	Interrupt request 5 to 0: Maskable request pins
Address bus	A <sub>23</sub> to A <sub>0</sub>	97 to 100, 56 to 45, 43 to 36	Output	Address bus: Outputs address sig
Data bus	D <sub>15</sub> to D <sub>0</sub>	34 to 23, 21 to 18	Input/ output	Data bus: Bidirectional data bus
Bus control	$\overline{\text{CS}}_7$ to $\overline{\text{CS}}_0$	2 to 5, 88 to 91	Output	Chip select: Select signals for are
	ĀS	69	Output	Address strobe: Goes low to indicaddress output on the address bus
	RD	70	Output	Read: Goes low to indicate reading external address space
	HWR	71	Output	<b>High write:</b> Goes low to indicate we external address space; indicates the upper data bus (D <sub>15</sub> to D <sub>8</sub> ).
	LWR	72	Output	<b>Low write:</b> Goes low to indicate we external address space; indicates with the lower data bus (D <sub>7</sub> to D <sub>0</sub> ).
	WAIT	58	Input	Wait: Requests insertion of wait st cycles during access to the external space

STBY

**BREQ** 

**BACK** 

62

59

60

Input

Input

Output



memory write control signal

request the bus right

Standby: When driven low, this pir transition to hardware standby mod

Bus request: Used by an external

Bus request acknowledge: Indica

bus has been granted to an externa

Rev. 2.00, 09/03, p

DMA controller	DREQ <sub>1</sub> ,	5, 3	Input	<b>DMA request 1 and 0:</b> DMAC activatequests
(DMAC)	TEND <sub>1</sub> , TEND <sub>0</sub>	94, 93	Output	<b>Transfer end 1 and 0:</b> These signal that the DMAC has ended a data tra
16-bit timer	TCLKD to TCLKA	96 to 93	Input	Clock input D to A: External clock i
	TIOCA <sub>2</sub> to TIOCA <sub>0</sub>	99, 97, 95	Input/ output	Input capture/output compare A2 GRA2 to GRA0 output compare or ir or PWM output
	TIOCB <sub>2</sub> to TIOCB <sub>0</sub>	100, 98, 96	Input/ output	Input capture/output compare B2 GRB2 to GRB0 output compare or ir or PWM output
8-bit timer	TMO <sub>0</sub> , TMO <sub>2</sub>	2, 4	Output	Compare match output: Compare output pins
	TMIO <sub>1</sub> , TMIO <sub>3</sub>	3, 5	Input/ output	Input capture input/compare mato Input capture input or compare mato pins
	TCLKD to TCLKA	96 to 93	Input	Counter external clock input: The an external clock to the counters.
Program- mable timing pattern controller (TPC)	TP <sub>15</sub> to TP <sub>0</sub>	9 to 2, 100 to 93	Output	TPC output 15 to 0: Pulse output
Serial com- munication	TxD <sub>2</sub> to TxD <sub>0</sub>	8, 13, 12	Output	Transmit data (channels 0, 1, 2): Soutput
interface (SCI)	RxD <sub>2</sub> to RxD <sub>0</sub>	9, 15, 14	Input	Receive data (channels 0, 1, 2): So
	SCK <sub>2</sub> to SCK <sub>0</sub>	7, 17, 16	Input/ output	Serial clock (channels 0, 1, 2): SC input/output

00,10 LWR LCAS

72

7

Output

Lower column address strobe LC address strobe signal for DRAM

RENESAS

Rev. 2.00, 09/03, page 10 of 890

	· KLi		·	converters. Connect to the system when not using the A/D and D/A co
I/O ports	P1 <sub>7</sub> to P1 <sub>0</sub>	43 to 36	Input/ output	<b>Port 1:</b> Eight input/output pins. The each pin can be selected in the po direction register (P1DDR).
	P2 <sub>7</sub> to P2 <sub>0</sub>	52 to 45	Input/ output	<b>Port 2:</b> Eight input/output pins. The each pin can be selected in the po direction register (P2DDR).
	P3 <sub>7</sub> to P3 <sub>0</sub>	34 to 27	Input/ output	<b>Port 3:</b> Eight input/output pins. The each pin can be selected in the po direction register (P3DDR).
	P4 <sub>7</sub> to P4 <sub>0</sub>	26 to 23, 21 to 18	Input/ output	Port 4: Eight input/output pins. The each pin can be selected in the po direction register (P4DDR).
	P5 <sub>3</sub> to P5 <sub>0</sub>	56 to 53	Input/ output	Port 5: Four input/output pins. The each pin can be selected in the po direction register (P5DDR).
	P6 <sub>7</sub> to P6 <sub>0</sub>	61, 72 to 69, 60 to 58	Input/ output	<b>Port 6:</b> Eight input/output pins. The each pin can be selected in the po direction register (P6DDR).
	P7 <sub>7</sub> to P7 <sub>0</sub>	85 to 78	Input	Port 7: Eight input pins
	P8 <sub>4</sub> to P8 <sub>0</sub>	91 to 87	Input/ output	<b>Port 8:</b> Five input/output pins. The each pin can be selected in the po direction register (P8DDR).

76

86

77

Input

Input

Input

A/D and

converters

D/A

 $\mathsf{AV}_\mathsf{CC}$ 

 $\mathsf{AV}_{\mathsf{SS}}$ 

 $V_{\mathsf{REF}}$ 

Power supply pin for the A/D and D

converters. Connect to the system

when not using the A/D and D/A co

Ground pin for the A/D and D/A co

Reference voltage input pin for the

Rev. 2.00, 09/03, pa

Connect to system ground (0 V).

4	$PB_2/TP_{10}/TMO_2/\overline{CS}_5$	$PB_2/TP_{10}/$ $TMO_2/\overline{CS}_5$	$PB_2/TP_{10}/TMO_2/\overline{CS}_5$	$PB_2/TP_{10}/TMO_2/\overline{CS}_5$	$PB_2/TP_{10}/$ $TMO_2/\overline{CS}_5$	PB <sub>2</sub> /TP <sub>10</sub> TMO <sub>2</sub>
5	PB <sub>3</sub> /TP <sub>11</sub> / TMIO <sub>3</sub> / DREQ <sub>1</sub> / CS <sub>4</sub>	$\begin{array}{c} PB_3/TP_{11}/\\ TMIO_3/\\ \overline{DREQ}_1/\\ \overline{CS}_4 \end{array}$	$\begin{array}{c} PB_3/TP_{11}/\\ TMIO_3/\\ \overline{DREQ}_1/\\ \overline{CS}_4 \end{array}$	PB <sub>3</sub> /TP <sub>11</sub> / TMIO <sub>3</sub> / DREQ <sub>1</sub> / CS <sub>4</sub>	$\begin{array}{c} PB_3/TP_{11}/\\ TMIO_3/\\ \overline{DREQ}_1/\\ \overline{CS}_4 \end{array}$	PB <sub>3</sub> /TP <sub>11</sub> TMIO <sub>3</sub> / DREQ <sub>1</sub>
6	$\frac{PB_4/TP_{12}}{UCAS}$	PB <sub>4</sub> /TP <sub>12</sub> / UCAS	PB <sub>4</sub> /TP <sub>12</sub> / UCAS	PB <sub>4</sub> /TP <sub>12</sub> / UCAS	PB <sub>4</sub> /TP <sub>12</sub> / UCAS	PB <sub>4</sub> /TP <sub>12</sub>
7	$\frac{PB_{5}/TP_{13}/}{LCAS/}$ $SCK_{2}$	PB <sub>5</sub> /TP <sub>13</sub> / CAS/ SCK <sub>2</sub>	PB <sub>5</sub> /TP <sub>13</sub> / CAS/ SCK <sub>2</sub>	PB <sub>5</sub> /TP <sub>13</sub> / CAS/ SCK <sub>2</sub>	PB <sub>5</sub> /TP <sub>13</sub> / ICAS/ SCK <sub>2</sub>	PB <sub>5</sub> /TP <sub>13</sub> SCK <sub>2</sub>
8	PB <sub>6</sub> /TP <sub>14</sub> / TxD <sub>2</sub>	PB <sub>6</sub> /TP <sub>14</sub> / TxD <sub>2</sub>	PB <sub>6</sub> /TP <sub>14</sub> / TxD <sub>2</sub>	PB <sub>6</sub> /TP <sub>14</sub> / TxD <sub>2</sub>	PB <sub>6</sub> /TP <sub>14</sub> / TxD <sub>2</sub>	PB <sub>6</sub> /TP <sub>14</sub> TxD <sub>2</sub>
9	PB <sub>7</sub> /TP <sub>15</sub> / RxD <sub>2</sub>	PB <sub>7</sub> /TP <sub>15</sub> / RxD <sub>2</sub>	PB <sub>7</sub> /TP <sub>15</sub> / RxD <sub>2</sub>	PB <sub>7</sub> /TP <sub>15</sub> / RxD <sub>2</sub>	PB <sub>7</sub> /TP <sub>15</sub> / RxD <sub>2</sub>	PB <sub>7</sub> /TP <sub>15</sub> RxD <sub>2</sub>
10	RESO/ FWE*1	RESO/ FWE*1	RESO/ FWE*1	RESO/ FWE*1	RESO/ FWE*1	RESO/ FWE*1
11	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$
12	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>
13	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>
14	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>
15	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD
16	P9₄/ĪRQ₄/ SCK₀	P9₄/ĪRQ₄/ SCK₀	P9 <sub>4</sub> /IRQ <sub>4</sub> / SCK <sub>0</sub>	P9 <sub>4</sub> /IRQ <sub>4</sub> / SCK <sub>0</sub>	P9 <sub>4</sub> /IRQ <sub>4</sub> / SCK <sub>0</sub>	P9 <sub>4</sub> /IRQ <sub>4</sub> SCK <sub>0</sub>

P9<sub>5</sub>/IRQ<sub>5</sub>/

P4<sub>0</sub>/D<sub>0</sub>\*3

P4<sub>1</sub>/D<sub>1</sub>\*3

SCK<sub>1</sub>

PB<sub>0</sub>/TP<sub>8</sub>/

PB<sub>1</sub>/TP<sub>9</sub>/

TMIO<sub>1</sub>/

DREQ<sub>0</sub>/

 $\overline{CS}_6$ 

TMO<sub>0</sub>/CS<sub>7</sub>

PB<sub>0</sub>/TP<sub>8</sub>/

PB<sub>1</sub>/TP<sub>9</sub>/

TMIO<sub>1</sub>/

DREQ<sub>0</sub>

 $TMO_0$ 

2

3

17

18

19

PB<sub>0</sub>/TP<sub>8</sub>/

PB<sub>1</sub>/TP<sub>9</sub>/

TMIO<sub>1</sub>/

DREQ<sub>0</sub>/

P95/IRQ5/

P4<sub>0</sub>/D<sub>0</sub>\*2

P4<sub>1</sub>/D<sub>1</sub>\*2

SCK<sub>1</sub>

CS<sub>6</sub>

TMO<sub>0</sub>/CS<sub>7</sub>

P95/IRQ5/

P4<sub>0</sub>/D<sub>0</sub>\*2

P4<sub>1</sub>/D<sub>1</sub>\*2

SCK<sub>1</sub>

P95/IRQ5/

P4<sub>0</sub>/D<sub>0</sub>\*3

P4<sub>1</sub>/D<sub>1</sub>\*3

SCK<sub>1</sub>

P95/IRQ5/

P4<sub>0</sub>/D<sub>0</sub>\*2

P4<sub>1</sub>/D<sub>1</sub>\*2

SCK<sub>1</sub>

P9<sub>5</sub>/IRQ<sub>5</sub>

SCK<sub>1</sub>

P4<sub>0</sub>

P4<sub>1</sub>

Rev. 2.00, 09/03, pa

39	$A_3$	$A_3$	$A_3$
40	$A_4$	$A_4$	A <sub>4</sub>
41	A <sub>5</sub>	A <sub>5</sub>	<b>A</b> <sub>5</sub>
42	A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub>
43	A <sub>7</sub>	A <sub>7</sub>	A <sub>7</sub>
44	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>
45	A <sub>8</sub>	A <sub>8</sub>	A <sub>8</sub>
46	A <sub>9</sub>	A <sub>9</sub>	A <sub>9</sub>
47	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>
48	A <sub>11</sub>	A <sub>11</sub>	A <sub>11</sub>
49	A <sub>12</sub>	A <sub>12</sub>	A <sub>12</sub>
50	A <sub>13</sub>	A <sub>13</sub>	A <sub>13</sub>
51	A <sub>14</sub>	A <sub>14</sub>	A <sub>14</sub>

 $A_{15}$ 

 $A_{16}$ 

 $A_{17}$ 

P4<sub>7</sub>/D<sub>7</sub>\*2

 $D_8$ 

 $D_9$ 

 $D_{10}$ 

 $D_{11}$ 

 $D_{12}$ 

 $D_{13}$ 

 $D_{14}$ 

 $D_{15}$ 

 $V_{\text{CC}}$ 

 $A_0$ 

 $A_1$ 

 $A_2$ 

26 27

28

29

30

31

32

33

34

35

36

37

38

52

53

54

P4<sub>7</sub>/D<sub>7</sub>\*3

 $D_8$ 

 $D_9$ 

 $D_{10}$ 

 $D_{11}$ 

 $D_{12}$ 

 $D_{13}$ 

 $D_{14} \\$ 

 $D_{15}$ 

 $V_{\text{CC}}$ 

 $A_0$ 

 $A_1$ 

 $A_2$ 

P4<sub>7</sub>/D<sub>7</sub>\*2

 $D_8$ 

 $\mathsf{D}_9$ 

 $D_{10}$ 

 $D_{11}$ 

 $D_{12}$ 

 $D_{13}$ 

 $D_{14}$ 

 $D_{15}$ 

 $V_{CC}$ 

 $A_0$ 

 $A_1$ 

 $A_2$ 

 $A_{15}$ 

 $A_{16}$ 

 $A_{17}$ 

P4<sub>7</sub>/D<sub>7</sub>\*3

 $D_8$ 

 $\mathsf{D}_9$ 

 $D_{10}$ 

 $D_{11}$ 

 $D_{12}$ 

 $D_{13}$ 

 $D_{14}$ 

 $D_{15} \\$ 

 $V_{\text{CC}} \\$ 

 $A_0$ 

 $A_1$ 

 $A_2$   $A_3$ 

 $A_4$ 

 $A_5$ 

 $A_6$ 

 $A_7$ 

V<sub>SS</sub>

 $A_9$ 

 $A_{10}$ 

 $A_{11}$ 

A<sub>12</sub>

 $A_{14}$ 

 $A_{15}$ 

 $A_{16}$ 

 $A_{17}$ 

P4<sub>7</sub>/D<sub>7</sub>\*2

 $D_8$ 

 $D_9$ 

 $D_{10}$ 

 $D_{11}$ 

 $D_{12}$ 

 $D_{13}$ 

 $D_{14}$ 

 $D_{15}$ 

 $V_{\text{CC}} \\$ 

P1<sub>0</sub>/A<sub>0</sub>

P1<sub>1</sub>/A<sub>1</sub>

P1<sub>2</sub>/A<sub>2</sub>

P1<sub>3</sub>/A<sub>3</sub>

P1<sub>4</sub>/A<sub>4</sub>

P15/A5

P1<sub>6</sub>/A<sub>6</sub>

P17/A7

P2<sub>0</sub>/A<sub>8</sub>

P2<sub>1</sub>/A<sub>9</sub>

P2<sub>2</sub>/A<sub>10</sub>

P2<sub>3</sub>/A<sub>11</sub> P2<sub>4</sub>/A<sub>12</sub>

P2<sub>5</sub>/A<sub>13</sub>

P2<sub>6</sub>/A<sub>14</sub>

P27/A15

P5<sub>0</sub>/A<sub>16</sub>

P5<sub>1</sub>/A<sub>17</sub>

 $V_{SS}$ 

P47

P3<sub>0</sub>

P3<sub>2</sub>

 $P3_3$ 

P3<sub>4</sub>

P35

P3<sub>6</sub>

P3<sub>7</sub>

 $V_{CC}$ 

 $P1_0$ 

 $P1_1$ 

P1<sub>2</sub>

 $P1_3$ 

P1<sub>4</sub>

P1<sub>6</sub>

P17

 $V_{\text{SS}}$ 

P2<sub>0</sub>

 $P2_1$ 

P2<sub>2</sub>

P2<sub>3</sub>

P2<sub>4</sub>

P25

P2<sub>6</sub>

P27

P5<sub>0</sub>

P5<sub>1</sub>



RENESAS

 $A_{15}$ 

 $A_{16}$ 

 $A_{17}$ 

66	EXTAL	EXTAL	EXTAL	EXTAL	EXTAL	EXTAL
67	XTAL	XTAL	XTAL	XTAL	XTAL	XTAL
68	V <sub>CC</sub>	V <sub>CC</sub>	Vcc	V <sub>CC</sub>	Vcc	Vcc
69	ĀS	ĀS	ĀS	ĀS	ĀS	P6 <sub>3</sub>
70	RD	RD	RD	RD	RD	P6 <sub>4</sub>
71	HWR	HWR	HWR	HWR	HWR	P6 <sub>5</sub>
72	LWR	LWR	LWR	LWR	LWR	P6 <sub>6</sub>
73	$MD_0$	$MD_0$	$MD_0$	$MD_0$	$MD_0$	$MD_0$
74	MD <sub>1</sub>	$MD_1$	MD <sub>1</sub>	$MD_1$	MD <sub>1</sub>	$MD_1$
75	$MD_2$	$MD_2$	$MD_2$	$MD_2$	MD <sub>2</sub>	$MD_2$
76	AV <sub>CC</sub>	$AV_CC$				
77	$V_{REF}$	$V_{REF}$	$V_{REF}$	$V_{REF}$	$V_{REF}$	$V_{REF}$
78	P7 <sub>0</sub> /AN <sub>0</sub>					
79	P7 <sub>1</sub> /AN <sub>1</sub>					
80	P7 <sub>2</sub> /AN <sub>2</sub>					
81	P7 <sub>3</sub> /AN <sub>3</sub>					
82	P7 <sub>4</sub> /AN <sub>4</sub>					
83	P7 <sub>5</sub> /AN <sub>5</sub>					
84	P7 <sub>6</sub> /AN <sub>6</sub> / DA <sub>0</sub>					

P77/AN7/

P8<sub>0</sub>/IRQ<sub>0</sub>/

 $DA_1$ 

 $\mathsf{AV}_{\mathsf{SS}}$ 

RFSH

61

62

63 64

65

85

86

87

φ

**STBY** 

RES

NMI

 $V_{\text{SS}}$ 

P77/AN7/

P8<sub>0</sub>/IRQ<sub>0</sub>/

 $DA_1$ 

 $\mathsf{AV}_{\mathtt{SS}}$ 

RFSH

φ STBY

RES

NMI

 $V_{SS}$ 

**STBY** 

RES

NMI

 $V_{SS}$ 

P6<sub>7</sub>/φ

**STBY** 

RES

NMI

 $V_{SS}$ 

STBY

RES

NMI

 $V_{SS}$ 

P6<sub>7</sub>/φ

**STBY** 

RES

NMI

 $V_{SS}$ 

P77/AN7/

P8<sub>0</sub>/IRQ<sub>0</sub>/

 $DA_1$ 

 $\mathsf{AV}_\mathsf{SS}$ 

RFSH

P77/AN7/

P8<sub>0</sub>/IRQ<sub>0</sub>/

 $DA_1$ 

 $\mathsf{AV}_\mathsf{SS}$ 

**RFSH** 

P77/AN7/

P8<sub>0</sub>/IRQ<sub>0</sub>/

 $DA_1$ 

 $\mathsf{AV}_{\mathsf{SS}}$ 

**RFSH** 

P77/AN7/

 $DA_1$ 

AV<sub>SS</sub> P8<sub>0</sub>/IRQ<sub>0</sub>

Rev. 2.00, 09/03, pa

	TIOCB <sub>0</sub> / TCLKD	TIOCB <sub>0</sub> / TCLKD	TIOCB <sub>0</sub> / TCLKD	TIOCB <sub>0</sub> / TCLKD	TIOCB <sub>0</sub> / TCLKD	TIOCB₀/ TCLKD
97	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub>	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub>	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> / A <sub>23</sub>	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> / A <sub>23</sub>	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> / A <sub>23</sub>	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub>
98	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> / A <sub>22</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> / A <sub>22</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> / A <sub>22</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub>
99	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub>	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub>	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub> / A <sub>21</sub>	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub> / A <sub>21</sub>	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub> / A <sub>21</sub>	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub>
100	PA <sub>7</sub> /TP <sub>7</sub> / TIOCB <sub>2</sub>	PA <sub>7</sub> /TP <sub>7</sub> / TIOCB <sub>2</sub>	A <sub>20</sub>	A <sub>20</sub>	PA <sub>7</sub> /TP <sub>7</sub> / TIOCB <sub>2</sub> / A <sub>20</sub>	PA <sub>7</sub> /TP <sub>7</sub> / TIOCB <sub>2</sub>
Notes:	1. Functions as	RESO in ma	ask ROM vers	sion and as F	WE in flash i	memory ver
	2. In modes 1,	3, 5 the P4 <sub>0</sub> t	o P47 functio	ns of pins P4	<sub>0</sub> /D <sub>0</sub> to P4 <sub>7</sub> /D	7 are select

P8<sub>4</sub>/CS<sub>0</sub>

PA<sub>0</sub>/TP<sub>0</sub>/

TCLKA/

TEND<sub>0</sub>

PA<sub>1</sub>/TP<sub>1</sub>/

TCLKB/

TEND<sub>1</sub>

PA<sub>2</sub>/TP<sub>2</sub>/

TIOCA<sub>0</sub>/

TCLKC

PA<sub>3</sub>/TP<sub>3</sub>/

 $V_{SS}$ 

91

92

93

94

95

96

P8<sub>4</sub>/CS<sub>0</sub>

PA<sub>0</sub>/TP<sub>0</sub>/

TCLKA/

**TEND**<sub>0</sub>

PA<sub>1</sub>/TP<sub>1</sub>/

TCLKB/

TEND<sub>1</sub>

PA<sub>2</sub>/TP<sub>2</sub>/

TIOCA<sub>0</sub>/

TCLKC

PA<sub>3</sub>/TP<sub>3</sub>/

 $V_{SS}$ 

P8<sub>4</sub>/CS<sub>0</sub>

PA<sub>0</sub>/TP<sub>0</sub>/

TCLKA/

TEND<sub>0</sub>

PA<sub>1</sub>/TP<sub>1</sub>

/TCLKB/

PA<sub>2</sub>/TP<sub>2</sub>/

TIOCA<sub>0</sub>/

**TCLKC** 

PA<sub>3</sub>/TP<sub>3</sub>/

TEND<sub>1</sub>

 $V_{SS}$ 

P8<sub>4</sub>/CS<sub>0</sub>

PA<sub>0</sub>/TP<sub>0</sub>/

TCLKA/

TEND<sub>0</sub>

PA<sub>1</sub>/TP<sub>1</sub>/

TCLKB/

TEND<sub>1</sub>

PA<sub>2</sub>/TP<sub>2</sub>/

TIOCA<sub>0</sub>/

TCLKC

PA<sub>3</sub>/TP<sub>3</sub>/

 $V_{SS}$ 

P8<sub>4</sub>/ $\overline{CS}_0$ 

PA<sub>0</sub>/TP<sub>0</sub>/

TCLKA/

**TEND**<sub>0</sub>

PA<sub>1</sub>/TP<sub>1</sub>/

TCLKB/

TEND<sub>1</sub>

PA<sub>2</sub>/TP<sub>2</sub>/

TIOCA<sub>0</sub>/

**TCLKC** 

PA<sub>3</sub>/TP<sub>3</sub>/

 $V_{SS}$ 

P8₄

 $V_{SS}$ 

PA<sub>0</sub>/TP<sub>0</sub>/

TCLKA/

TEND<sub>0</sub>

PA<sub>1</sub>/TP<sub>1</sub>/

TCLKB/

TEND<sub>1</sub>

PA<sub>2</sub>/TP<sub>2</sub>/

TIOCA<sub>0</sub>/

**TCLKC** 

PA<sub>3</sub>/TP<sub>3</sub>/

3. In modes 2 and 4 the  $D_0$  to  $D_7$  functions of pins  $P4_0/D_0$  to  $P4_7/D_7$  are selecte

Rev. 2.00, 09/03, page 16 of 890

reset, but they can be changed by software.

reset, but they can be changed by software.

#### 2.1.1 Features

The H8/300H CPU has the following features.

- Upward compatibility with H8/300 CPU
   Can execute H8/300 Series object programs
- General-register architecture

Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-b

- Sixty-two basic instructions
  - 8/16/32-bit arithmetic and logic instructions
  - Multiply and divide instructions
  - Powerful bit-manipulation instructions
- Eight addressing modes
  - Register direct [Rn]
  - Register indirect [@ERn]
  - Register indirect with displacement [@(d:16, ERn) or @(d:24, ERn)]
  - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
  - Absolute address [@aa:8, @aa:16, or @aa:24]
  - Immediate [#xx:8, #xx:16, or #xx:32]
  - Program-counter relative [@(d:8, PC) or @(d:16, PC)]
  - Memory indirect [@@aa:8]
- 16-Mbyte linear address space

- Two CPU operating modes
  - Normal mode
  - Advanced mode
- Low-power mode

Transition to power-down state by SLEEP instruction

#### 2.1.2 Differences from H8/300 CPU

In comparison to the H8/300 CPU, the H8/300H has the following enhancements.

- More general registers
  - Eight 16-bit registers have been added.
- Expanded address space
  - Advanced mode supports a maximum 16-Mbyte address space.
  - Normal mode supports the same 64-kbyte address space as the H8/300 CPU.
- Enhanced addressing
  - The addressing modes have been enhanced to make effective use of the 16-Mbyte a space.
- Enhanced instructions
  - Data transfer, arithmetic, and logic instructions can operate on 32-bit data.
  - Signed multiply/divide instructions and other instructions have been added.

Rev. 2.00, 09/03, page 18 of 890



Figure 2.1 CPU Operating Modes

# 2.3 Address Space

Figure 2.2 shows a simple memory map for the H8/3028 Group. The H8/300H CPU of linear address space with a maximum size of 64 kbytes in normal mode, and 16 Mbyte advanced mode. For further details see section 3.6, Memory Map in Each Operating Map in Each Operating

The 1-Mbyte operating modes use 20-bit addressing. The upper 4 bits of effective addignored.




Figure 2.2 Memory Map

RENESAS

Rev. 2.00, 09/03, pa

	15	0	7		0	7
ER0	E0			R0H		R0L
ER1	E1			R1H		R1L
ER2	E2			R2H		R2L
ER3	E3			R3H		R3L
ER4	E4			R4H		R4L
ER5	E5			R5H		R5L
ER6	E6			R6H		R6L
ER7	E7	(S	P)	R7H		R7L
Lege	nd			СС		7 6 5 4 3 2 UIHUNZ
SP: PC: CCR: I: UI: H: U: N: Z: V:	Stack pointer Program counter Condition code register Interrupt mask bit User bit or interrupt mask bit Half-carry flag User bit Negative flag Zero flag Overflow flag					

Figure 2.3 CPU Registers

Carry flag

C:

registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to R7L). These registers are functionally equivalent, providing a maximum registers.

Figure 2.4 illustrates the usage of the general registers. The usage of each register can independently.




Figure 2.4 Usage of General Registers

Figure 2.5 Stack

### 2.4.3 Control Registers

The control registers are the 24-bit program counter (PC) and the 8-bit condition code (CCR).

**Program Counter (PC):** This 24-bit counter indicates the address of the next instruction will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant bit is ignored. When an instruction is fetched, the least significant PC bit is regarded as

**Condition Code Register (CCR):** This 8-bit register contains internal CPU status info including the interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow carry (C) flags.

**Bit 7—Interrupt Mask Bit (I):** Masks interrupts other than NMI when set to 1. NMI i regardless of the I bit setting. The I bit is set to 1 at the start of an exception-handling s

**Bit 6—User Bit or Interrupt Mask Bit (UI):** Can be written and read by software usi LDC, STC, ANDC, ORC, and XORC instructions. This bit can also be used as an interbit. For details see section 5, Interrupt Controller.

**Bit 5—Half-Carry Flag (H):** When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and clear otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the AD SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry

Rev. 2.00, 09/03, page 22 of 890

borrow at bit 27, and cleared to 0 otherwise.

**Bit 0—Carry Flag (C):** Set to 1 when a carry is generated by execution of an operat cleared to 0 otherwise. Used by:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions

The carry flag is also used as a bit accumulator by bit manipulation instructions.

Some instructions leave flag bits unchanged. Operations can be performed on CCR by STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used by corbranch (Bcc) instructions.

For the action of each instruction on the flag bits, see appendix A.1, Instruction List. I UI bits, see section 5, Interrupt Controller.

### 2.4.4 Initial CPU Register Values

In reset exception handling, PC is initialized to a value loaded from the vector table, a in CCR is set to 1. The other CCR bits and the general registers are not initialized. In the initial value of the stack pointer (ER7) is also undefined. The stack pointer (ER7) therefore be initialized by an MOV.L instruction executed immediately after a reset.

Figures 2.6 and 2.7 show the data formats in general registers.

1	Data Type	General Register	Data Format	
	1-bit data	RnH	7 0 7 6 5 4 3 2 1 0	Don't care
	1-bit data	RnL	Don't care	7 0 7 6 5 4 3 2 1 0
	4-bit BCD data	RnH	7 4 3 0 Upper digit Lower digit	Don't care
	4-bit BCD data	RnL	Don't care	7 4 3 0
ı	Byte data	RnH	7 0 MSB LSI	Don't care
1	Byte data	RnL	Don't care	7 0 MSB LS
ı	Legend RnH: General register RH RnL: General register RL		i.	NOB LO
1				

Figure 2.6 General Register Data Formats

	31	10 10
Longword data ERn	MSB	
Legend ERn: General register En: General register E Rn: General register R MSB: Most significant bit LSB: Least significant bit	WSB	

Figure 2.7 General Register Data Formats

Rev. 2.00, 09/03, pa




Figure 2.8 Memory Data Formats

When ER7 (SP) is used as an address register to access the stack, the operand size shou size or longword size.

Rev. 2.00, 09/03, page 26 of 890

Shift operations	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTX
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, B BIXOR, BLD, BILD, BST, BIST
Branch	Bcc*3, JMP, BSR, JSR, RTS
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NC
Block data transfer	EEPMOV

AND, OR, XOR, NOT

POP.L ERn is identical to MOV.L @SP+, Rn. PUSH.L ERn is identical to MOV.L Rn, @-SP.

Not available in the H8/3028 Group.
 Bcc is a generic branching instruction.

MOV, PUSH\*', POP\*', MOVTPE\*2, MOVFPE\*2

ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS MULXU, MULXS, DIVXU, DIVXS, CMP, NEG, EXTS, EXTU

Data transfer

Logic operations

Arithmetic operations

Rev. 2.00, 09/03, pa

		xx#	Rn	@ERI	@ (d:	@ (d:	@ERI	@aa:	@аа:	@аа:	3:p)@	@ (d:
Data	MOV	BWL	BWL	BWL	BWL	BWL	BWL	В	BWL	BWL	_	_
transfer	POP, PUSH	_	_	_	_	_	_	_	_	_	_	_
	MOVFPE*, MOVTPE*	-	_	_	_	_	_	_	В	_	_	_
Arithmetic	ADD, CMP	BWL	BWL	_	_	_	_	_	_	_	_	_
operations	SUB	WL	BWL	_	_	_	_	_	_	_	_	_
	ADDX, SUBX	В	В	_	_	_	_	_	_	_	_	_
	ADDS, SUBS	-	L	_	_	_	_	_	_	_	_	_
	INC, DEC	-	BWL	_	_	_	_	_	_	_	_	_
	DAA, DAS	_	В	_	_	_	_	_	_	_	_	_
	MULXU, MULXS, DIVXU, DIVXS	_	BW	_	_	_	_	_	_	_	_	_
	NEG	_	BWL	_	_	_	_	_	_	_	_	_
	EXTU, EXTS	_	WL	_	_	_	_	_	_	_	_	_
Logic	AND, OR, XOR	_	BWL	_	_	_	_	_	_	_	_	_
operations	NOT	_	BWL	_	_	_	_	_	_	_	_	_
Shift instruct	ions	-	BWL	_	_	_	_	_	_	_	_	_
Bit manipula	tion	_	В	В	_	_	_	В	_	_	_	_
Branch	Bcc, BSR	_	_	_	_	_	_	_	_	_	_	_
	JMP, JSR	_	_	0	_	_	_	_	_	_	0	0
	RTS	_	_	_	_	_	_	_	_	0	_	_
System	TRAPA	_	_	_	_	_	_	_	_	_	_	_
control	RTE	_	_	_	_	_	_	_	_	_	_	_
	SLEEP	_	_	_	_	_	_	_	_	_	_	_
	LDC	В	В	W	W	W	W	_	W	W	_	_
	STC	_	В	W	W	W	W	_	W	W	_	_
	ANDC, ORC, XORC	В	_	_	_	_	_	_	_	_	_	_

Block data transfer

Notes: \* Not available in the H8/3028 Group

NOP

B: Byte W: Word

L: Longword

—: No match

O: Match

Rev. 2.00, 09/03, page 28 of 890

Ν N (negative) flag of CCR Ζ Z (zero) flag of CCR ٧ V (overflow) flag of CCR С C (carry) flag of CCR PC Program counter SP Stack pointer #IMM Immediate data disp Displacement Addition Subtraction Multiplication X Division ÷ AND logical Λ OR logical Exclusive OR logical  $\oplus$ Move  $\rightarrow$ NOT (logical complement) :3/:8/:16/:24 3-, 8-, 16-, or 24-bit length Note: \* General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit regi R7, E0 to E7), and 32-bit data or address registers (ER0 to ER7).

General register (32-bit register or address register)

General register

Source operand

Destination operand

Condition code register

ĸn

ERn

(EAd)

(EAs)

CCR

		Cannot be used in this LSI.
POP	W/L	@SP+ → Rn
		Pops a general register from the stack. POP.W Rn is identical @SP+, Rn. Similarly, POP.L ERn is identical to MOV.L @SP+,

		-
PUSH	W/L	$Rn \rightarrow @-SP$
		Pushes a general register onto the stack. PUSH.W Rn is identi MOV.W Rn, @–SP. Similarly, PUSH.L ERn is identical to MOV @–SP.

Note: \* Size refers to the operand size.

B: Byte

W: Word L: Longword

Rev. 2.00, 09/03, page 30 of 890

•	•	$Ru \pm 1 \rightarrow Ru$ , $Ru \pm 2 \rightarrow Ru$ , $Ru \pm 4 \rightarrow Ru$
SUBS		Adds or subtracts the value 1, 2, or 4 to or from data in a 32-b
DAA,	В	Rd decimal adjust $ ightarrow$ Rd
DAS		Decimal-adjusts an addition or subtraction result in a general referring to CCR to produce 4-bit BCD data.
MULXU	B/W	$Rd \times Rs \rightarrow Rd$
		Performs unsigned multiplication on data in two general regis either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
MULXS	B/W	$Rd \times Rs \rightarrow Rd$
		Performs signed multiplication on data in two general register either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
DIVXU	B/W	$Rd \div Rs \rightarrow Rd$
		Performs unsigned division on data in two general registers: 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits quotient and 16-bit remainder
DIVXS	B/W	$Rd \div Rs \rightarrow Rd$
		Performs signed division on data in two general registers: eith bits $\rightarrow$ 8-bit quotient and 8-bit remainder, or 32 bits $\div$ 16 bits quotient and 16-bit remainder
CMP	B/W/L	Rd – Rs, Rd – #IMM
		Compares data in a general register with data in another gen with immediate data, and sets CCR according to the result.
NEG	B/W/L	$0 - Rd \rightarrow Rd$
INEG		Takes the two's complement (arithmetic complement) of data

 $Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd$ 

B/W/L

L

INC, DEC

ADDS,

Performs addition or subtraction with carry or borrow on data registers, or on immediate data and data in a general register

Increments or decrements a general register by 1 or 2. (Byte

be incremented or decremented by 1 only.)

RENESAS

 $Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd, Rd \pm 4 \rightarrow Rd$ 

B: Byte
W: Word
L: Longword

**Function** 

## **Table 2.5** Logic Operation Instructions

Size\*

B/W/L

Instruction

AND

Note: \* Size refers to the operand size.

		Performs a logical AND operation on a general register and an general register or immediate data.
OR	B/W/L	$Rd \vee Rs \to Rd, \ Rd \vee \#IMM \to Rd$
		Performs a logical OR operation on a general register and ano register or immediate data.
XOR	B/W/L	$Rd \oplus Rs \to Rd,  Rd \oplus \#IMM \to Rd$
		Performs a logical exclusive OR operation on a general register another general register or immediate data.
NOT	B/W/L	$\neg Rd \rightarrow Rd$

Takes the one's complement (logical complement) of general r

 $Rd \wedge Rs \rightarrow Rd, Rd \wedge \#IMM \rightarrow Rd$ 

Note: \* Size refers to the operand size.

contents.

B: Byte

W: Word

L: Longword

Rev. 2.00, 09/03, page 32 of 890

ROTXL, B/W/L Rd (rotate)  $\rightarrow Rd$ **ROTXR** Rotates general register contents, including the carry bit. Note: \* Size refers to the operand size.

Rolales general register contents.

B: Byte

W: Word

L: Longword

			Tests a specified bit in a general register or memory operand a clears the Z flag accordingly. The bit number is specified by 3-l immediate data or the lower 3 bits of a general register.
	BAND	В	$C \land (\text{sbit-No.}\text{> of }\text{}) \rightarrow C$
			ANDs the carry flag with a specified bit in a general register or operand and stores the result in the carry flag.
	BIAND	В	$C \wedge [\neg (\text{sit-No.} > \text{of } \text{EAd})] \rightarrow C$
			ANDs the carry flag with the inverse of a specified bit in a gene or memory operand and stores the result in the carry flag.
			The bit number is specified by 3-bit immediate data.
	BOR	В	$C \lor (\ of\ ) \to C$
			ORs the carry flag with a specified bit in a general register or moperand and stores the result in the carry flag.
	BIOR	В	$C \vee [\neg (\text{sit-No.} > \text{of } \text{EAd})] \rightarrow C$

register.

register.

 $\neg$  (<bit-No.> of <EAd>)  $\rightarrow$  Z

**BNOT** 

**BTST** 

**BXOR** 

**BIXOR** 

В

В

number is specified by 3-bit immediate data or the lower 3 bits

Inverts a specified bit in a general register or memory operand number is specified by 3-bit immediate data or the lower 3 bits

ORs the carry flag with the inverse of a specified bit in a gener memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.

Exclusive-ORs the carry flag with a specified bit in a general rememory operand and stores the result in the carry flag.

Exclusive-ORs the carry flag with the inverse of a specified bit register or memory operand and stores the result in the carry f

The bit number is specified by 3-bit immediate data.

 $\neg$  (<bit-No.> of <EAd>)  $\rightarrow$  (<bit-No.> of <EAd>)

RENESAS

 $C \oplus ($  (<bit-No.> of <EAd>)  $\rightarrow C$ 

 $C \oplus [\neg (\langle bit-No. \rangle of \langle EAd \rangle)] \rightarrow C$ 

Rev. 2.00, 09/03, page 34 of 890

В

В

DO 1	Б	$C \rightarrow (\text{CDIL-INO.} \text{OI} \text{CEAU})$
		Transfers the carry flag value to a specified bit in a general re memory operand.
BIST	В	$C \rightarrow \neg$ ( <bit-no.> of <ead>)</ead></bit-no.>
		Transfers the inverse of the carry flag value to a specified bit register or memory operand.

The bit number is specified by 3-bit immediate data.

Note: \* Size refers to the operand size.

B: Byte

Bcc (BHS)	Carry clear (high or same)	C = 0		
BCS (BLO)	Carry set (low)	C = 1		
BNE	Not equal	Z = 0		
BEQ	Equal	Z = 1		
BVC	Overflow clear	V = 0		
BVS	Overflow set	V = 1		
BPL	Plus	N = 0		
BMI	Minus	N = 1		
BGE	Greater or equal	N ⊕ V = 0		
BLT	Less than	N ⊕ V = ′		
BGT	Greater than	$Z \vee (N \oplus$		
BLE	Less or equal	$Z \vee (N \oplus$		
Branches unconditionally to a specified address				
Branches to a subroutine at a specified address				

Branches to a subroutine at a specified address

Returns from a subroutine

Low or same

C ∨ Z = 1

Rev. 2.00, 09/03, page 36 of 890

JMP BSR

JSR

RTS

BLS

CTC	DAA/	CCD . /EAd\
STC	B/W	$CCR \rightarrow (EAd)$
		Transfers the CCR contents to a destination location. The co
		register size is one byte, but in transfer to memory, data is wi access.
ANDO		
ANDC	В	$CCR \wedge \#IMM \rightarrow CCR$
		Logically ANDs the condition code register with immediate da
ORC	В	$CCR \lor \#IMM \to CCR$
		Logically ORs the condition code register with immediate dat
XORC	В	CCR ⊕ #IMM → CCR
		Logically exclusive-ORs the condition code register with imm
NOP	_	PC + 2 → PC
		Only increments the program counter.
Note: * Si	ze refers to	the operand size.
B:	Byte	
	: Word	

is read by word access.

# Table 2.10 Block Transfer Instruction

**Function** 

Size

Instruction

EEPMOV.B	_	if R4L $\neq$ 0 then repeat @ER5+ $\rightarrow$ @ER6+, R4L – 1 $\rightarrow$ R4L until R4L = 0 else next;
EEPMOV.W —	_	if R4 $\neq$ 0 then repeat @ER5+ $\rightarrow$ @ER6+, R4 – 1 $\rightarrow$ R4 until R4 = 0 else next;
		Block transfer instruction. This instruction transfers the number bytes specified by R4L or R4, starting from the address indicate to the location starting at the address indicated by ER6. At the

transfer, the next instruction is executed.

**Register Field:** Specifies a general register. Address registers are specified by 3 bits, d by 3 bits or 4 bits. Some instructions have two register fields. Some have no register fields.

**Effective Address Extension:** Eight, 16, or 32 bits specifying immediate data, an abso address, or a displacement. A 24-bit address or displacement is treated as 32-bit data in first 8 bits are 0 (H'00).

**Condition Field:** Specifies the branching condition of Bcc instructions.

Figure 2.9 shows examples of instruction formats.

	NOP, RTS, etc								
Operation field and register fields									
	ор	rn	rm	ADD.B Rn, Rn					
Operation field, re	egister fields, and	l effective address	s extension rm	MOV B @(d:1)					
Operation field, re	ор			MOV.B @(d:16					
	ор ЕА (	rn	rm	MOV.B @(d:16					

**Figure 2.9 Instruction Formats** 

_	ividuity	Wodily one bit in the data byte
3	Write	Write the modified data byte back to the specified address

**Example 1:** BCLR is executed to clear bit 0 in the port 4 data direction register (P4D) the following conditions.

 $P4_7$ ,  $P4_6$ : Input pins  $P4_5 - P4_0$ : Output pins

The intended purpose of this BCLR instruction is to switch P40 from output to input.

## **Before Execution of BCLR Instruction**

	P4 <sub>7</sub>	P4 <sub>6</sub>	P4 <sub>5</sub>	P4 <sub>4</sub>	P4 <sub>3</sub>	P4 <sub>2</sub>	P4 <sub>1</sub>
Input/output	Input	Input	Output	Output	Output	Output	Output
DDR	0	0	1	1	1	1	1

**Explanation:** To execute the BCLR instruction, the CPU begins by reading P4DDR. S P4DDR is a write-only register, it is read as H'FF, even though its true value is H'3F.

Next the CPU clears bit 0 of the read data, changing the value to H'FE.

Finally, the CPU writes this value (H'FE) back to P4DDR to complete the BCLR instru

As a result, P4<sub>0</sub>DDR is cleared to 0, making P4<sub>0</sub> an input pin. In addition, P4<sub>7</sub>DDR and are set to 1, making P4<sub>7</sub> and P4<sub>6</sub> output pins.

The BCLR instruction can be used to clear flags in the on-chip registers to 0. In an inte handling routine, for example, if it is known that the flag is set to 1, it is not necessary flag ahead of time.

Rev. 2.00, 09/03, page 40 of 890

indirect, or absolute ((a)aa:8) addressing mode to specify an operand, and register dire

BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to speci number in the operand.

# **Table 2.11 Addressing Modes**

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16, ERn)/@(d:24, ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8, PC)/@(d:16, PC)
8	Memory indirect	@@aa:8

1 Register Direct—Rn: The register field of the instruction code specifies an 8-, 16register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bi

(ERn) specified by the register field of the instruction, and the lower 24 bits of the sur address of a memory operand. A 16-bit displacement is sign-extended when added.

- R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified registers.
- 2 Register Indirect—@ERn: The register field of the instruction code specifies an a register (ERn), the lower 24 bits of which contain the address of the operand.
- 3 Register Indirect with Displacement—@(d:16, ERn) or @(d:24, ERn): A 16-bi displacement contained in the instruction code is added to the contents of an address r

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the regin the instruction code, and the lower 24 bits of the result become the address of a noperand. The result is also stored in the address register. The value subtracted is 1 fraccess, 2 for word access, or 4 for longword access. For word or longword access, tregister value should be even.

**5 Absolute Address**—@aa:8, @aa:16, or @aa:24: The instruction code contains the address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits (@aa:16), or 24 bits long (@aa:24). For an 8-bit absolute address, the upper 16 bits are assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 8 bits are a sign exter 24-bit absolute address can access the entire address space. Table 2.12 indicates the access address ranges.

Table 2.12 Absolute Address Access Ranges

Absolute Address	1-Mbyte Modes	16-Mbyte Modes
8 bits (@aa:8)	H'FFF00 to H'FFFFF (1048320 to 1048575)	H'FFFF00 to H'FFFFFF (16776960 to 16777215)
16 bits (@aa:16)	H'00000 to H'07FFF, H'F8000 to H'FFFFF (0 to 32767, 1015808 to 1048575)	H'000000 to H'007FFF, H'FF8000 to H'FFFFFF (0 to 32767, 16744448 to
24 bits (@aa:24)	H'00000 to H'FFFFF (0 to 1048575)	H'000000 to H'FFFFFF (0 to 16777215)

**6 Immediate—#xx:8, #xx:16, or #xx:32:** The instruction code contains 8-bit (#xx:8), (#xx:16), or 32-bit (#xx:32) immediate data as an operand.

The instruction codes of the ADDS, SUBS, INC, and DEC instructions contain immediate implicitly. The instruction codes of some bit manipulation instructions contain 3-bit in data specifying a bit number. The TRAPA instruction code contains 2-bit immediate daspecifying a vector address.

Rev. 2.00, 09/03, page 42 of 890



operand contains an 8-bit absolute address specifying a memory operand. This operand contains a branch address. The memory operand is accessed by longword accepted of the memory operand is ignored, generating a 24-bit branch address. See figure upper bits of the 8-bit absolute address are assumed to be 0 (H'0000), so the address re 255 (H'000000 to H'0000FF). Note that the first part of this range is also the exception For further details see section 5, Interrupt Controller.






Figure 2.10 Memory-Indirect Branch Address Specification

When a word-size or longword-size memory operand is specified, or when a branch a specified, if the specified memory address is odd, the least significant bit is regarded a accessed data or instruction code therefore begins at the preceding address. See sectio Memory Data Formats.


# 2.7.2 Effective Address Calculation

Table 2.13 explains how an effective address is calculated in each addressing mode. In 1-Mbyte operating modes the upper 4 bits of the calculated address are ignored in ord generate a 20-bit effective address.





Rev. 2.00, 09/03, pa






Figure 2.11 Processing States

the CPU references the stack pointer (ER7) and saves the program counter and condition register.

**Types of Exception Handling and Their Priority:** Exception handling is performed finterrupts, and trap instructions. Table 2.14 indicates the types of exception handling as priority. Trap instruction exceptions are accepted at all times in the program execution

**Table 2.14 Exception Handling Types and Priority** 

Trap instruction

Trap instruction

Priority	Type of Exception	<b>Detection Timing</b>	Start of Exception Handl
High <b>∳</b>	Reset	Synchronized with clock	Exception handling starts when $\overline{\text{RES}}$ changes from I
	Interrupt	End of instruction execution or end of	When an interrupt is reque exception handling starts a

Low is executed (TRAPA) instruction is executed

Note: \*Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC instrumediately after reset exception handling.

When TRAPA instruction

exception-handling seque

Exception handling starts

Figure 2.12 classifies the exception sources. For further details about exception sources numbers, and vector addresses, see section 4, Exception Handling, and section 5, International Control of the C

Controller.

Reset

Exception sources

Interrupt

Interrupts

Interrupts (from on-chip supporting mo

Figure 2.12 Classification of Exception Sources

Rev. 2.00, 09/03, page 48 of 890







Figure 2.13 State Transitions

2. From any state, a transition to hardware standby mode occurs when STBY goes

Interrupt Exception Handling and Trap Instruction Exception Handling: when the exception-handling sequences begin, the CPU references the stack pointer (ER7) and p program counter and condition code register on the stack. Next, if the UE bit in the sys register (SYSCR) is set to 1, the CPU sets the I bit in the condition code register to 1. I is cleared to 0, the CPU sets both the I bit and the UI bit in the condition code register t the CPU fetches a start address from the exception vector table and execution branches address.

Figure 2.14 shows the stack after the exception-handling sequence.



2. Registers must be saved and restored by word access or longword access, starting at an even address.

Figure 2.14 Stack Structure after Exception Handling

Rev. 2.00, 09/03, page 50 of 890

When the  $\overline{RES}$  input goes low all current processing stops and the CPU enters the resolution that the condition code register is set to 1 by a reset. All interrupts are masked in the Reset exception handling starts when the  $\overline{RES}$  signal changes from low to high.

The reset state can also be entered by a watchdog timer overflow. For details see secti Watchdog Timer.

# 2.8.7 Power-Down State

In the power-down state the CPU stops operating to conserve power. There are three mode, software standby mode, and hardware standby mode.

**Sleep Mode:** A transition to sleep mode is made if the SLEEP instruction is executed SSBY bit is cleared to 0 in the system control register (SYSCR). CPU operations stop immediately after execution of the SLEEP instruction, but the contents of CPU register retained.

**Software Standby Mode:** A transition to software standby mode is made if the SLEE instruction is executed while the SSBY bit is set to 1 in SYSCR. The CPU and clock I on-chip supporting modules stop operating. The on-chip supporting modules are reset as a specified voltage is supplied the contents of CPU registers and on-chip RAM are The I/O ports also remain in their existing states.

**Hardware Standby Mode:** A transition to hardware standby mode is made when the goes low. As in software standby mode, the CPU and all clocks halt and the on-chip s modules are reset, but as long as a specified voltage is supplied, on-chip RAM contentretained.

For further information see section 20, Power-Down State.

RENESAS

Rev. 2.00, 09/03, pa

# 2.9.2 On-Chip Memory Access Timing

On-chip memory is accessed in two states. The data bus is 16 bits wide, permitting both word access. Figure 2.15 shows the on-chip memory access cycle. Figure 2.16 indicate states.




Figure 2.15 On-Chip Memory Access Cycle

Rev. 2.00, 09/03, page 52 of 890

$D_{15}$ to $D_0$	

Figure 2.16 Pin States during On-Chip Memory Access

High impedance

# 2.9.3 On-Chip Supporting Module Access Timing

The on-chip supporting modules are accessed in three states. The data bus is 8 or 16 b depending on the internal I/O register being accessed. Figure 2.17 shows the on-chip smodule access timing. Figure 2.18 indicates the pin states.




Figure 2.17 Access Cycle for On-Chip Supporting Modules

D. to D.		High impedance
D <sub>15</sub> to D <sub>0</sub>		

Figure 2.18 Pin States during Access to On-Chip Supporting Modules

# 2.9.4 Access to External Address Space

The external address space is divided into eight areas (areas 0 to 7). Bus-controller sett determine whether each area is accessed via an 8-bit or 16-bit bus, and whether it is acc two or three states. For details see section 6, Bus Controller.

space and the initial bus mode.

**Table 3.1** Operating Mode Selection

Operating

**Mode Pins** 

Mode	$MD_2$	MD <sub>1</sub>	$MD_0$	Address Space	Mode*1	ROM
_	0	0	0	_	_	_
Mode 1	0	0	1	Expanded mode	8 bits	Disabled
Mode 2	0	1	0	Expanded mode	16 bits	Disabled
Mode 3	0	1	1	Expanded mode	8 bits	Disabled
Mode 4	1	0	0	Expanded mode	16 bits	Disabled
Mode 5	1	0	1	Expanded mode	8 bits	Enabled
Mode 6	1	1	0	Single-chip normal mode	_	Enabled
Mode 7	1	1	1	Single-chip advanced mode	_	Enabled

settings made in the area bus width control register (ABWCR). For details section 6, Bus Controller.

Notes: 1. In modes 1 to 5, an 8-bit or 16-bit data bus can be selected on a per-area by

2. If the RAME bit in SYSCR is cleared to 0, these addresses become externa

For the address space size there are three choices: 64 kbytes, 1 Mbyte, or 16 Mbyte.Tl data bus is either 8 or 16 bits wide depending on ABWCR settings. If 8-bit access is s all areas, 8-bit bus mode is used. For details see section 6, Bus Controller.

Modes 1 to 4 are externally expanded modes that enable access to external memory at devices and disable access to the on-chip ROM. Modes 1 and 2 support a maximum a of 1 Mbyte. Modes 3 and 4 support a maximum address space of 16 Mbytes.

Description

Initial Bus On-Chip

of these seven modes. The inputs at the mode phis must not be changed during operation

# 3.1.2 Register Configuration

The H8/3028 Group has a mode control register (MDCR) that indicates the inputs at the pins (MD<sub>2</sub> to MD<sub>0</sub>), and a system control register (SYSCR). Table 3.2 summarizes these

**Table 3.2** Registers

Address*	Name	Abbreviation	R/W	Initial Valu
H'EE011	Mode control register	MDCR	R	Undetermir
H'EE012	System control register	SYSCR	R/W	H'09

Note: \* Lower 20 bits of the address in advanced mode.

Rev. 2.00, 09/03, page 56 of 890

Reserved bits Reserved bits

Note: \* Determined by pins  $MD_2$  to  $MD_0$ .

Bits 7 and 6—Reserved: These bits can not be modified and are always read as 1.

Bits 5 to 3—Reserved: These bits can not be modified and are always read as 0.

Bits 2 to 0—Mode Select 2 to 0 (MDS2 to MDS0): These bits indicate the logic level  $MD_2$  to  $MD_0$  (the current operating mode). MDS2 to MDS0 correspond to  $MD_2$  to MDS0 are read-only bits. The mode pin ( $MD_2$  to  $MD_0$ ) levels are latched into these bits MDCR is read.

Rev. 2.00, 09/03, pa

Mode select 2 to Bits indicating the operating mode

		disa on-
	Softwa port en	
	Selects of the a and bus in softw	ddres:
	dge select s the valid	

# User bit enable

Selects whether to use the UI bit in 0 as a user bit or an interrupt mask bit

of the NMI input

RAM Enab disab on-ch

Software stand port enable Selects the out of the address and bus contro in software star

# Standby timer select 2 to 0

These bits select the waiting time at recovery from software standby mode

## Software standby

Enables transition to software standby mode

information about software standby mode see section 20, Power-Down State.) When software standby mode is exited by an external interrupt, this bit remains set to 1 this bit, write 0.

Bit 7—Software Standby (SSBY): Enables transition to software standby mode. (For

Bit 7 SSBY	Description
0	SLEEP instruction causes transition to sleep mode
1	SLEEP instruction causes transition to software standby mode

Rev. 2.00, 09/03, page 58 of 890



STS2	STS1	STS0	Description	
0	0	0	Waiting time = 8,192 states	(
0	0	1	Waiting time = 16,384 states	
0	1	0	Waiting time = 32,768 states	
0	1	1	Waiting time = 65,536 states	
1	0	0	Waiting time = 131,072 states	
1	0	1	Waiting time = 262,144 states	
1	1	0	Waiting time = 1,024 states	
1	1	1	Illegal setting	

Bit 6

Bit 5

Bit 4

Bit 3—User Bit Enable (UE): Selects whether to use the UI bit in the condition code user bit or an interrupt mask bit. Bit 3

UE	Description
0	UI bit in CCR is used as an interrupt mask bit
1	UI bit in CCR is used as a user bit

# Bit 2—NMI Edge Select (NMIEG): Selects the valid edge of the NMI input.

Bit 2 NMIEG	Description
0	An interrupt is requested at the falling edge of NMI
1	An interrupt is requested at the rising edge of NMI

signais	are	iixea	nign
---------	-----	-------	------

Bit 0—RAM Enable (RAME): Enables or disables the on-chip RAM. The RAME bit initialized by the rising edge of the  $\overline{RES}$  signal. It is not initialized in software standby

Bit 0 RAME	Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	(1

# 3.4 Operating Mode Descriptions

# 3.4.1 Mode 1

Ports 1, 2, and 5 function as address pins  $A_{19}$  to  $A_{0}$ , permitting access to a maximum 1-address space. The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. one area is designated for 16-bit access in ABWCR, the bus mode switches to 16 bits.

# 3.4.2 Mode 2

Ports 1, 2, and 5 function as address pins  $A_{19}$  to  $A_{0}$ , permitting access to a maximum 1-address space. The initial bus mode after a reset is 16 bits, with 16-bit access to all area areas are designated for 8-bit access in ABWCR, the bus mode switches to 8 bits.

#### 3.4.3 Mode 3

Ports 1, 2, and 5 and part of port A function as address pins  $A_{23}$  to  $A_0$ , permitting acces maximum 16-Mbyte address space. The initial bus mode after a reset is 8 bits, with 8-b all areas. If at least one area is designated for 16-bit access in ABWCR, the bus mode s 16 bits.  $A_{23}$  to  $A_{21}$  are valid when 0 is written in bits 7 to 5 of the bus release control re(BRCR). (In this mode  $A_{20}$  is always used for address output.)

Rev. 2.00, 09/03, page 60 of 890



Ports 1, 2, and 5 and part of port A can function as address pins  $A_{23}$  to  $A_0$ , permitting maximum 16-Mbyte address space, but following a reset they are input ports. To use 1 and 5 as an address bus, the corresponding bits in their data direction registers (P1DD and P5DDR) must be set to 1. For  $A_{23}$  to  $A_{20}$  output, write 0 in bits 7 to 4 of BRCR. T mode after a reset is 8 bits, with 8-bit access to all areas. If at least one area is designable bit access in ABWCR, the bus mode switches to 16 bits.

# 3.4.6 Mode 6

This mode operates using the on-chip ROM, RAM, and registers. All I/O ports are av Mode 6 supports a maximum address space of 64 kbytes.

# 3.4.7 Mode 7

This mode operates using the on-chip ROM, RAM, and registers. All I/O ports are available 7 supports a 1-Mbyte address space.

# Initial state. These pins become address output pins when the corresponding data direction registers (P1DDR, P2DDR, P5DDR) are set to 1. Initial state. A<sub>20</sub> is always an address output pin. PA<sub>6</sub> to PA<sub>4</sub> are switched ov A<sub>21</sub> output by writing 0 in bits 7 to 5 of BRCR. Initial state. PA<sub>7</sub> to PA<sub>4</sub> are switched over to A<sub>23</sub> to A<sub>20</sub> output by writing 0 in of BRCR.

D<sub>15</sub> to D<sub>8</sub>

D<sub>7</sub> to D<sub>0</sub>\*1

 $A_{19}$  to  $A_{16}$ 

PA<sub>7</sub> to PA<sub>4</sub>

 $D_{15}$  to  $D_8$ 

 $A_{19}$  to  $A_{16}$ 

A20\*3

PA<sub>6</sub> to PA<sub>4</sub>,

Notes: 1. Initial state. The bus mode can be switched by settings in ABWCR. These pi as P4<sub>7</sub> to P4<sub>0</sub> in 8-bit bus mode, and as D<sub>7</sub> to D<sub>0</sub> in 16-bit bus mode.

P4<sub>7</sub> to P4<sub>0</sub>\*1

 $D_{15}$  to  $D_8$ 

D<sub>7</sub> to D<sub>0</sub>\*1

A<sub>19</sub> to A<sub>16</sub>

 $A_{20}^{*3}$ 

PA<sub>6</sub> to PA<sub>4</sub>,

 $D_{15}$  to  $D_8$ 

P4<sub>7</sub> to P4<sub>0</sub>\*1

P5<sub>3</sub> to P5<sub>0</sub>\*2

PA<sub>7</sub> to PA<sub>4</sub>\*4 PA<sub>7</sub> to PA<sub>4</sub>

P3<sub>7</sub> to P3<sub>0</sub>

P4<sub>7</sub> to P4<sub>0</sub>

P5<sub>3</sub> to P5<sub>0</sub>

Port 3

Port 4

Port 5

Port A

 $D_{15}$  to  $D_8$ 

 $A_{19}$  to  $A_{16}$ 

PA<sub>7</sub> to PA<sub>4</sub>

P4<sub>7</sub> to P4<sub>0</sub>\*1

Rev. 2.00, 09/03, page 62 of 890

The address locations of the on-chip RAM and on-chip registers differ between the 64 (mode 6), the 1-Mbyte modes (modes 1, 2, and 7), and the 16-Mbyte modes (modes 3 The address range specifiable by the CPU in the 8- and 16-bit absolute addressing mo and @aa:16) also differs.


# 3.6.1 Note on Reserved Areas

The H8/3028 Group memory map includes reserved areas to which read/write access Note that normal operation is not guaranteed if the following reserved areas are access

The reserved area in the internal I/O register space.

The H8/3028 Group internal I/O register space includes a reserved area to which acceprohibited. For details see Appendix B, Internal I/O Registers.

Rev. 2.00, 09/03, pa



Note: \* External addresses can be accessed by disabling on-chip RAM.

Figure 3.1(1) H8/3028 Group Memory Map in Each Operating Mode




Figure 3.1(2) H8/3028 Group Memory Map in Each Operating Mode (EM




Figure 3.2(1) H8/3028 Group Memory Map in Each Operating Mode (EMG




Figure 3.2(2) H8/3028 Group Memory Map in Each Operating Mode (EM

simultaneously, they are accepted and processed in priority order. Trap instruction excepted at all times in the program execution state.

**Table 4.1** Exception Types and Priority

Priority	Exception Type	Start of Exception Handling	
High	Reset	Starts immediately after a low-to-high transition a	
<b>†</b>	Interrupt	Interrupt requests are handled when execution of the	
$\downarrow$		instruction or handling of the current exception is cor	
Low	Trap instruction (TRAPA)	Started by execution of a trap instruction (TRAPA)	
	·		

# 4.1.2 Exception Handling Operation

Exceptions originate from various sources. Trap instructions and interrupts are handle

- 1. The program counter (PC) and condition code register (CCR) are pushed onto the
- 2. The CCR interrupt mask bit is set to 1.
- 3. A vector address corresponding to the exception source is generated, and program starts from that address.

For a reset exception, steps 2 and 3 above are carried out.

Internal interrupts: 36 interrupts from on-

**Figure 4.1 Exception Sources** 

Rev. 2.00, 09/03, page 70 of 890



External interrupt (NMI)	7	H'001C to H'001F	H'000I
Trap instruction (4 sources)	8	H'0020 to H'0023	H'0010
	9	H'0024 to H'0027	H'0012
	10	H'0028 to H'002B	H'001
	11	H'002C to H'002F	H'001
External interrupt IRQ <sub>0</sub>	12	H'0030 to H'0033	H'0018
External interrupt IRQ <sub>1</sub>	13	H'0034 to H'0037	H'001
External interrupt IRQ <sub>2</sub>	14	H'0038 to H'003B	H'001
External interrupt IRQ <sub>3</sub>	15	H'003C to H'003F	H'001I
External interrupt IRQ <sub>4</sub>	16	H'0040 to H'0043	H'0020
External interrupt IRQ5	17	H'0044 to H'0047	H'0022
Reserved for system use	18	H'0048 to H'004B	H'002
	19	H'004C to H'004F	H'002
Internal interrupts*2	20	H'0050 to H'0053	H'0028
	to	to	to
	63	H'00FC to H'00FF	H'007I
Notes: 1. Lower 16 bits of the	address.		
<ol><li>For the internal inter</li></ol>	rupt vectors, see se	ection 5.3.3, Interrupt Vector	Table.
	•	•	

4

5

Rev. 2.00, 09/03, pa

H'0010 to H'0013

H'0014 to H'0017

H'0018 to H'001B

H.000

H'000

H'000

The chip can also be reset by overflow of the watchdog timer. For details see section 12 Watchdog Timer.

# 4.2.2 Reset Sequence

The chip enters the reset state when the  $\overline{RES}$  pin goes low.

To ensure that the chip is reset, hold the  $\overline{RES}$  pin low for at least 20 ms at power-up. To chip during operation, hold the  $\overline{RES}$  pin low for at least 10 system clock ( $\phi$ ) cycles. Wh flash memory and flash memory R versions are used, the  $\overline{RES}$  pin must be held low for system clock cycles. See appendix D.2, Pin States at Reset, for the states of the pins in state.

When the RES pin goes high after being held low for the necessary time, the chip starts exception handling as follows.

- The internal state of the CPU and the registers of the on-chip supporting modules an initialized, and the I bit is set to 1 in CCR.
  The contents of the reset vector address (H'0000 to H'0003 in advanced mode, H'00
- The contents of the reset vector address (H'0000 to H'0003 in advanced mode, H'000 H'0001 in normal mode) are read, and program execution starts from the address in the vector address.

Figure 4.2 shows the reset sequence in modes 1 and 3. Figure 4.3 shows the reset sequence modes 2 and 4. Figure 4.4 shows the reset sequence in mode 6.

Rev. 2.00, 09/03, page 72 of 890





Figure 4.2 Reset Sequence (Modes 1 and 3)



- (1), (3) Address of reset vector: (1) = H'000000, (3) = H'000002
- (2), (4) Start address (contents of reset exception handling vector address)
- (5) Start address
- (6) First instruction of program

Note: After a reset, the wait-state controller inserts three wait states in every bus cycle.

Figure 4.3 Reset Sequence (Modes 2 and 4)

Rev. 2.00, 09/03, page 74 of 890




Figure 4.4 Reset Sequence (Mode 6)

# 4.2.3 Interrupts after Reset


If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, I will not be saved correctly, leading to a program crash. To prevent this, all interrupt reincluding NMI, are disabled immediately after a reset. The first instruction of the program always executed immediately after the reset state ends. This instruction should initiality pointer (example: MOV.L #xx:32, SP).

NMI is the highest-priority interrupt and is always accepted\*. Interrupts are controlled interrupt controller. The interrupt controller can assign interrupts other than NMI to two

levels, and arbitrate between simultaneous interrupts. Interrupt priorities are assigned in priority registers A and B (IPRA and IPRB) in the interrupt controller.

Note: \* In the flash memory version, NMI input is sometimes disabled. For details see 18.9, NMI Input Disable Conditions.

For details on interrupts see section 5, Interrupt Controller.




Notes: Numbers in parentheses are the number of interrupt sources.

- 1. When the watchdog timer is used as an interval timer, it generates an interru at every counter overflow.
- When the DRAM interface is used as an interval timer, it generates an interr at compare match.

Figure 4.5 Interrupt Sources and Number of Interrupts

RENESAS

Rev. 2.00, 09/03, pa



Notes: PC indicates the address of the first instruction that will be executed after return.

Registers must be saved in word or longword size at even addresses.

\* Ignored at return.

Figure 4.6 Stack after Completion of Exception Handling

PUSH.L ERn (or MOV.L ERn, @–SP)

Use the following instructions to restore registers:

POP.W Rn (or MOV.W @SP+, Rn)

POP.L ERn (or MOV.L @SP+, ERn)

Setting SP to an odd value may lead to a malfunction. Figure 4.7 shows an example o happens when the SP value is odd.




Figure 4.7 Operation when SP Value is Odd

RENESAS

Rev. 2.00, 09/03, pa

- Interrupt priority registers (IPRs) for setting interrupt priorities
  - Interrupts other than NMI can be assigned to two priority levels on a module-by-n in interrupt priority registers A and B (IPRA and IPRB).
  - Three-level masking by the I and UI bits in the CPU condition code register (CCR
    - Seven external interrupt pins

NMI has the highest priority and is always accepted\*; either the rising or falling ed selected. For each of IRQ<sub>0</sub> to IRQ<sub>5</sub>, sensing of the falling edge or level sensing car independently.

Note: \* In the flash memory, NMI input is sometimes disabled. For details see 18.9, 1 Disable Conditions.




Figure 5.1 Interrupt Controller Block Diagram

Rev. 2.00, 09/03, page 82 of 890

sensing selectable

Note: \*NMI input is sometimes disabled. For details see section 18.9, NMI Input Disal Conditions.

### 5.1.4 **Register Configuration**

Addrose\*1

Table 5.2 lists the registers of the interrupt controller.

Table 5.2 **Interrupt Controller Registers** 

Address*1	Name	Abbreviation	R/W	lni
H'EE012	System control register	SYSCR	R/W	H'(
H'EE014	IRQ sense control register	ISCR	R/W	H'(
H'EE015	IRQ enable register	IER	R/W	H'(
H'EE016	IRQ status register	ISR	R/(W)*2	H'(
H'EE018	Interrupt priority register A	IPRA	R/W	H'(
H'EE019	Interrupt priority register B	IPRB	R/W	H'(

Notes: 1. Lower 20 bits of the address in advanced mode.

2. Only 0 can be written, to clear flags.

## 5.2 **Register Descriptions**

## 5.2.1 **System Control Register (SYSCR)**

action of the UI bit in CCR, selects the NMI edge, and enables or disables the on-chip Only bits 3 and 2 are described here. For the other bits, see section 3.3, System Control

SYSCR is an 8-bit readable/writable register that controls software standby mode, sel-

(SYSCR).

SYSCR is initialized to H'09 by a reset and in hardware standby mode. It is not initial software standby mode.

Rev. 2.00, 09/03, pa

output port of NMI edge select
Selects the NMI input

Software sta

User bit enable

Selects whether to use the UI bi CCR as a user bit or interrupt m

Bit 3—User Bit Enable (UE): Selects whether to use the UI bit in CCR as a user bit of interrupt mask bit.

Bit 3		
UE	Description	
0	UI bit in CCR is used as interrupt mask bit	
1	UI bit in CCR is used as user bit	(1

Bit 2—NMI Edge Select (NMIEG): Selects the NMI input edge.

Bit 2 NMIEG	Description	
0	Interrupt is requested at falling edge of NMI input	
1	Interrupt is requested at rising edge of NMI input	

## 5.2.2 Interrupt Priority Registers A and B (IPRA, IPRB)

IPRA and IPRB are 8-bit readable/writable registers that control interrupt priority.

Rev. 2.00, 09/03, page 84 of 890

## DRAM interface, and A/D conv interrupt requests

interrupt requests

Priority level A4
Selects the priority level of IRQ<sup>4</sup> and IRQ

# Priority level A5 Selects the priority level of IRQ<sup>2</sup> and IRQ<sup>3</sup> interrup

Priority level A6

Selects the priority level of IRQ1 interrupt requests

## **Priority level A7**

Selects the priority level of IRQ<sub>0</sub> interrupt requests

IPRA is initialized to H'00 by a reset and in hardware standby mode.

RENESAS

Rev. 2.00, 09/03, pa

Pi le Se pr of ch in re

Priority leve Selects the p of 16-bit time interrupt requ

Priority level A2
Selects the priority level
16-bit timer channel 0

requests

Selects the priority level of WD

**Priority level A3** 

0	IRQ₁ interrupt requests have priority level 0 (low priority)	(Ir
1	IRQ <sub>1</sub> interrupt requests have priority level 1 (high priority)	
Bit 5—P	<b>Priority Level A5 (IPRA5):</b> Selects the priority level of IRQ <sub>2</sub> and IRQ <sub>3</sub> in	nterru
Bit 5		
IPRA5	Description	
0 0	Description IRQ <sub>2</sub> and IRQ <sub>3</sub> interrupt requests have priority level 0 (low priority)	(Ir
	<u>'</u>	(lı
	IRQ <sub>2</sub> and IRQ <sub>3</sub> interrupt requests have priority level 0 (low priority)	(Ir

Bit 4
IPRA4 Description

0 IRQ<sub>4</sub> and IRQ<sub>5</sub> interrupt requests have priority level 0 (low priority)

Bit 3—Priority Level A3 (IPRA3): Selects the priority level of WDT, DRAM interfaction converter interrupt requests.

IRQ<sub>4</sub> and IRQ<sub>5</sub> interrupt requests have priority level 1 (high priority)

(Ir

Bit 3 IPRA3	Description
0	WDT, DRAM interface, and A/D converter interrupt requests have priority lev (low priority) (In

Bit 6 IPRA6

1

1

Description

(low priority) (In WDT, DRAM interface, and A/D converter interrupt requests have priority lev (high priority)

Rev. 2.00, 09/03, page 86 of 890




requests.	
Bit 1 IPRA1	Description
0	16-bit timer channel 1 interrupt requests have priority level 0 (low priority) (l

16-bit timer channel 1 interrupt requests have priority level 1 (high priority)

**Bit 0—Priority Level A0 (IPRA0):** Selects the priority level of 16-bit timer channel requests.

Bit 0 IPRA0	Description
0	16-bit timer channel 2 interrupt requests have priority level 0 (low priority) (l
1	16-bit timer channel 2 interrupt requests have priority level 1 (high priority)



**Priority level B7**Selects the priority level of 8-bit timer channel 0, 1 interrupt requests

IPRB is initialized to H'00 by a reset and in hardware standby mode.

Rev. 2.00, 09/03, page 88 of 890

0	8-bit timer channel 2, 3 interrupt requests have priority level 0 (low priority level 1). 8-bit timer channel 2, 3 interrupt requests have priority level 1 (high priority level 1).
1	8-bit timer channel 2, 3 interrupt requests have priority level 1 (high priority
IPRB5	Description
0	DMAC interrupt requests (channels 0 and 1) have priority level 0 (low priority)

Dit 5—1	Tionity Level bs (ii Rbs). Selects the priority level of Selects	manner o mierr
Bit 3 IPRB3	Description	
IFKD3	Description	
0	SCIO interrupt requests have priority level 0 (low priority)	

1	SCI0 int	terrupt requests	have priority	level 1 (higl	h priority)	
D	<b>.</b>	I DA (IDDD)			1 0001 1	

# Bit 2—Priority Level B2 (IPRB2): Selects the priority level of SCI channel 1 interru


Bit 2 IPRB2	Description	
0	SCI1 interrupt requests have priority level 0 (low priority)	(

1	SCI1 interrupt requests have priority level 1 (high priorit



## 5.2.3 IRQ Status Register (ISR)

ISR is an 8-bit readable/writable register that indicates the status of  $IRQ_0$  to  $IRQ_5$  interrequests.



Note: \* Only 0 can be written, to clear flags.

ISR is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 and 6—Reserved: These bits can not be modified and are always read as 0.

Bits 5 to 0—IRQ<sub>5</sub> to IRQ<sub>0</sub> Flags (IRQ5F to IRQ0F): These bits indicate the status of IRQ<sub>0</sub> interrupt requests.

Bits 5 to 0
IRQ5F to IRQ0F Description

0	[Clearing conditions] (Ir 0 is written in IRQnF after reading the IRQnF flag when IRQnF = 1. IRQnSC = 0, IRQn input is high, and interrupt exception handling is carried out.
1	[Setting conditions]  IRQnSC = 0 and IRQn input is low.  IRQnSC = 1 and IRQn input changes from high to low.

Note: n = 5 to 0

Rev. 2.00, 09/03, page 90 of 890

Reserved bits

IRQ<sub>5</sub> to IRQ<sub>0</sub> enable

These bits enable or disable IRQ5 to IRC

IER is initialized to H'00 by a reset and in hardware standby mode.

**Bits 7 and 6—Reserved:** These bits can be written and read, but they do not enable of interrupts.

Bits 5 to 0—IRQ $_5$  to IRQ $_0$  Enable (IRQ5E to IRQ0E): These bits enable or disable IRQ $_5$  to IRQ $_0$  interrupts.

## Bits 5 to 0 IRQ5E to IRQ0E Description

IRQSE TO IRQUE	Description	
0	IRQ <sub>5</sub> to IRQ <sub>0</sub> interrupts are disabled	(
1	IRQ <sub>5</sub> to IRQ <sub>0</sub> interrupts are enabled	

Reserved bits

IRQ 5 to IRQ0 sense control

These bits select level sensing or fall

ISCR is initialized to H'00 by a reset and in hardware standby mode.

**Bits 7 and 6—Reserved:** These bits can be written and read, but they do not select lev falling-edge sensing.

sensing for IRQ<sub>5</sub> to IRQ<sub>0</sub> interrupts

(Ir

Bits 5 to 0—IRQ<sub>5</sub> to IRQ<sub>0</sub> Sense Control (IRQ5SC to IRQ0SC): These bits select we interrupts IRQ<sub>5</sub> to IRQ<sub>0</sub> are requested by level sensing of pins  $\overline{IRQ_5}$  to  $\overline{IRQ_0}$ , or by falli sensing.

# Bits 5 to 0 IRQ5SC to IRQ0SC Description

0	Interrupts are requested when $\overline{IRQ}_5$ to $\overline{IRQ}_0$ inputs are low
1	Interrupts are requested by falling-edge input at $\overline{IRQ}_5$ to $\overline{IRQ}_0$



**NMI:** NMI is the highest-priority interrupt and is always accepted, regardless of the stand UI bits in CCR\*. The NMIEG bit in SYSCR selects whether an interrupt is requestrising or falling edge of the input at the NMI pin. NMI interrupt exception handling has number 7.

Note: \* NMI input is sometimes disabled. For details see section 18.9, NMI Input Disacconditions.

 $IRQ_0$  to  $IRQ_5$  Interrupts: These interrupts are requested by input signals at pins  $\overline{IRQ}$ . The  $IRQ_0$  to  $IRQ_5$  interrupts have the following features.

- ISCR settings can select whether an interrupt is requested by the low level of the i IRQ<sub>0</sub> to IRQ<sub>5</sub>, or by the falling edge.
- IER settings can enable or disable the IRQ<sub>0</sub> to IRQ<sub>5</sub> interrupts. Interrupt priority leassigned by four bits in IPRA (IPRA7 to IPRA4).
   The status of IRQ<sub>5</sub> to IRQ<sub>5</sub> interrupt requests is indicated in ISR. The ISR flags can
  - The status of  $IRQ_0$  to  $IRQ_5$  interrupt requests is indicated in ISR. The ISR flags ca to 0 by software.

Figure 5.2 shows a block diagram of interrupts IRQ<sub>0</sub> to IRQ<sub>5</sub>.




Figure 5.2 Block Diagram of Interrupts IRQ<sub>0</sub> to IRQ<sub>5</sub>

Note: n = 5 to 0

## Figure 5.3 Timing of Setting of IRQnF

Interrupts IRQ<sub>0</sub> to IRQ<sub>5</sub> have vector numbers 12 to 17. These interrupts are detected rewhether the corresponding pin is set for input or output. When using a pin for external input, clear its DDR bit to 0 and do not use the pin for chip select output, refresh output input/output, or A/D external trigger input.

## 5.3.2 Internal Interrupts

Thirty-Six internal interrupts are requested from the on-chip supporting modules.

- Each on-chip supporting module has status flags for indicating interrupt status, and for enabling or disabling interrupts.
- Interrupt priority levels can be assigned in IPRA and IPRB.
- 16-bit timer, SCI, and A/D converter interrupt requests can activate the DMAC, in no interrupt request is sent to the interrupt controller, and the I and UI bits are disre

## 5.3.3 Interrupt Vector Table

Table 5.3 lists the interrupt sources, their vector addresses, and their default priority ordefault priority order, smaller vector numbers have higher priority. The priority of interthan NMI can be changed in IPRA and IPRB. The priority order after a reset is the default shown in table 5.3.

Rev. 2.00, 09/03, page 94 of 890

Reserved — 18 19 WOVI Watchdog 20 (interval timer) timer	H'0048 to H'004B H'004C to H'004F H'0050 to H'0053		-
WOVI Watchdog 20 (interval timer)		H'0026 to H'0027	
(interval timer) timer	H'0050 to H'0053		
		H'0028 to H'0029	IPF
CMI DRAM 21 (compare match) interface	H'0054 to H'0057	H'002A to H'002B	-
Reserved — 22	H'0058 to H'005B	H'002C to H'002D	-
ADI (A/D end) A/D 23	H'005C to H'005F	H'002E to H'002F	
IMIA0 16-bit timer 24 (compare match/ input capture A0)	H'0060 to H'0063	H'0030 to H'0031	IPF
IMIB0 25 (compare match/ input capture B0)	H'0064 to H'0067	H'0032 to H'0033	
OVI0 26 (overflow 0)	H'0068 to H'006B	H'0034 to H'0035	
Reserved — 27	H'006C to H'006F	H'0036 to H'0037	_
IMIA1 16-bit timer 28 channel 1 input capture A1)	H'0070 to H'0073	H'0038 to H'0039	IPF
IMIB1 29 (compare match/ input capture B1)	H'0074 to H'0077	H'003A to H'003B	
OVI1 30 (overflow 1)	H'0078 to H'007B	H'003C to H'003D	
Reserved — 31	H'007C to H'007F	H'003E to H'003F	-

15

16

17

HOUSE TO HOUSE HOUSE TO HOUSE

H'0044 to H'0047 H'0022 to H'0023

H'0040 to H'0043 H'0020 to H'0021 IPF

 $IKQ_3$ 

IRQ<sub>4</sub> IRQ<sub>5</sub>

CMIA0 (compare match A0)	8-bit timer channel 0/1	36	H'0090 to H'0093	H'0048 to H'0049	IPRI
CMIB0 (compare match B0)		37	H'0094 to H'0097	H'004A to H'004B	
CMIA1/CMIB1 (compare match A1/B1)		38	H'0098 to H'009B	H'004C to H'004D	
TOVI0/TOVI1 (overflow 0/1)		39	H'009C to H'009F	H'004E to H'004F	
CMIA2 (compare match A2)	8-bit timer channel 2/3	40	H'00A0 to H'00A3	H'0050 to H'0051	IPRI
CMIB2 (compare match B2)		41	H'00A4 to H'00A7	H'0052 to H'0053	
CMIA3/CMIB3 (compare match A3/B3)		42	H'00A8 to H'00AB	H'0054 to H'0055	
TOVI2/TOVI3 (overflow 2/3)		43	H'00AC to H'00AF	H'0056 to H'0057	
DEND0A	DMAC	44	H'00B0 to H'00B3	H'0058 to H'0059	IPR
DEND0B		45	H'00B4 to H'00B7	H'005A to H'005B	
DEND1A		46	H'00B8 to H'00BB	H'005C to H'005D	
DEND1B		47	H'00BC to H'00BF	H'005E to H'005F	
Reserved	_	48	H'00C0 to H'00C3	H'0060 to H'0061	_

35

H'008C to H'008F H'0046 to H'0047

Note: \* Lower 16 bits of the address.

49

50

51

(overflow 2) Reserved

H'00C4 to H'00C7 H'0062 to H'0063

H'00C8 to H'00CB H'0064 to H'0065

H'00CC to H'00CF H'0066 to H'0067

RENESAS

Rev. 2.00, 09/03, page 96 of 890

(receive data full 1)		51	110024 10 110027	110072 to 110073	
TXI1 (transmit data empty 1)		58	H'00E8 to H'00EB	H'0074 to H'0075	
TEI1 (transmit end 1)		59	H'00EC to H'00EF	H'0076 to H'0077	
ERI2 (receive error 2)	SCI channel 2	60	H'00F0 to H'00F3	H'0078 to H'0079	IPF
RXI2 (receive data full 2)		61	H'00F4 to H'00F7	H'007A to H'007B	
TXI2 (transmit data empty 2)		62	H'00F8 to H'00FB	H'007C to H'007D	
TEI2 (transmit end 2)		63	H'00FC to H'00FF	H'007E to H'007F	
Note: * Lower 16 l	bits of the ad	dress.			

55

56

57

SCI

channel 1

H'00DC to H'00DF H'006E to H'006F

H'00E4 to H'00E7 H'0072 to H'0073

H'00E0 to H'00E3 H'0070 to H'0071 IPF

empty 0) TEI0

ERI1

RXI1

(transmit end 0)

(receive error 1)

Rev. 2.00, 09/03, pa

NMI interrupts are always accepted except in the reset and hardware standby states\*. Il interrupts and interrupts from the on-chip supporting modules have their own enable bi requests are ignored when the enable bits are cleared to 0.

Note: \* NMI input is sometimes disabled. For details see section 18.9, NMI Input Disa Conditions.

UE, I, and UI Bit Settings and Interrupt Handling Table 5.4

SYSCR		CCR	
UE	ī	UI	Description
1	0	_	All interrupts are accepted. Interrupts with priority level 1 has priority.
	1	_	No interrupts are accepted except NMI.
0	0	_	All interrupts are accepted. Interrupts with priority level 1 has priority.
	1	0	NMI and interrupts with priority level 1 are accepted.
		1	No interrupts are accepted except NMI.

UE = 1: Interrupts IRQ<sub>0</sub> to IRQ<sub>5</sub> and interrupts from the on-chip supporting modules can masked by the I bit in the CPU's CCR. Interrupts are masked when the I bit is set to 1, unmasked when the I bit is cleared to 0. Interrupts with priority level 1 have higher priority 5.4 is a flowchart showing how interrupts are accepted when UE = 1.




Figure 5.4 Process Up to Interrupt Acceptance when UE = 1

- When an interrupt request is accepted, interrupt exception handling starts after exec current instruction has been completed.
  - In interrupt exception handling, PC and CCR are saved to the stack area. The PC vasaved indicates the address of the first instruction that will be executed after the retrinterrupt service routine.
     Next the Libit is set to Lip CCP, masking all interrupts except NML.
  - Next the I bit is set to 1 in CCR, masking all interrupts except NMI.
  - The vector address of the accepted interrupt is generated, and the interrupt service r starts executing from the address indicated by the contents of the vector address.

UE = 0: The I and UI bits in the CPU's CCR and the IPR bits enable three-level maski  $IRQ_0$  to  $IRQ_5$  interrupts and interrupts from the on-chip supporting modules.

- Interrupt requests with priority level 0 are masked when the I bit is set to 1, and are
- when the I bit is cleared to 0.
  Interrupt requests with priority level 1 are masked when the I and UI bits are both s are unmasked when either the I bit or the UI bit is cleared to 0.
  - For example, if the interrupt enable bits of all interrupt requests are set to 1, IPRA i H'20, and IPRB is set to H'00 (giving IRQ<sub>2</sub> and IRQ<sub>3</sub> interrupt requests priority ove interrupts), interrupts are masked as follows:
    - a. If I = 0, all interrupts are unmasked (priority order: NMI > IRQ<sub>2</sub> > IRQ<sub>3</sub> > IRQ<sub>0</sub>
       b. If I = 1 and UI = 0, only NMI, IRQ<sub>2</sub>, and IRQ<sub>3</sub> are unmasked.
      - 111 1 and 01 0, only NWH,  $1\text{RQ}_2$ , and  $1\text{RQ}_3$  are unmasked
    - c. If I = 1 and UI = 1, all interrupts are masked except NMI.

Rev. 2.00, 09/03, page 100 of 890

Figure 5.5 Interrupt Masking State Transitions (Example)

Figure 5.6 is a flowchart showing how interrupts are accepted when UE = 0.

- If an interrupt condition occurs and the corresponding interrupt enable bit is set to interrupt request is sent to the interrupt controller.

  When the interrupt controller receives one or more interrupt requests, it selects the
- priority request, following the IPR interrupt priority settings, and holds other request two or more interrupts with the same IPR setting are requested simultaneously, controller follows the priority order shown in table 5.3.
- The interrupt controller checks the I bit. If the I bit is cleared to 0, the selected interior is accepted regardless of its IPR setting, and regardless of the UI bit. If the I bit is the UI bit is cleared to 0, only NMI and interrupts with priority level 1 are accepted requests with priority level 0 are held pending. If the I bit and UI bit are both set to NMI is accepted; all other interrupt requests are held pending.
- When an interrupt request is accepted, interrupt exception handling starts after execurrent instruction has been completed.
- In interrupt exception handling, PC and CCR are saved to the stack area. The PC v
  saved indicates the address of the first instruction that will be executed after the re
  interrupt service routine.
- The I and UI bits are set to 1 in CCR, masking all interrupts except NMI.
- The vector address of the accepted interrupt is generated, and the interrupt service starts executing from the address indicated by the contents of the vector address.

Rev. 2.00, 09/03, pag





Figure 5.6 Process Up to Interrupt Acceptance when UE = 0

Rev. 2.00, 09/03, page 102 of 890



ჲ .⊑

	of states until end of current instruction					
3	Saving PC and CCR to stack	4	8	12 <sup>*4</sup>	4	6
4	Vector fetch	4	8	12*4	4	6
5	Instruction prefetch*2	4	8	12 <sup>*4</sup>	4	6
6	Internal processing*3	4	4	4	4	4
Tota	al	19 to 41	31 to 57	43 to 83	19 to 41	2
Not	es: 1. 1 state for interna	l interrupts.				
	<ol><li>Prefetch after the interrupt service r</li></ol>	•	accepted and	prefetch of the	e first instructio	n in
		<b>.</b>				1

Memory

1 to 23\*5

2\*1

2 States

1 to 27\*5 \*6

2\*1

3 States

1 to 41\*6

2\*1

2 States

1 to 23\*5

2\*1

NO.

1

2

item

Interrupt priority decision

Maximum number

- 3. Internal processing after the interrupt is accepted and internal processing after
- fetch.

6. Example for MOV.L @(d:24,ERs),ERd and MOV.L ERs,@(d:24,ERd)

4. The number of states increases if wait states are inserted in external memor 5. Example for DIVXS.W Rs,ERd and MULXS.W Rs,ERd

Rev. 2.00, 09/03, page 104 of 890

handling for the higher-priority interrupt is carried out, and the lower-priority interrupt. This also applies to the clearing of an interrupt flag to 0.

Figure 5.8 shows an example in which an IMIEA bit is cleared to 0 in the 16-bit timer register.




Figure 5.8 Contention between Interrupt and Interrupt-Disabling Instru

This type of contention will not occur if the interrupt is masked when the interrupt end flag is cleared to 0.

RENESAS

Rev. 2.00, 09/03, pag

The EEPMOV.B and EEPMOV.W instructions differ in their reaction to interrupt requ

When the EEPMOV.B instruction is executing a transfer, no interrupts are accepted un transfer is completed, not even NMI.

When the EEPMOV.W instruction is executing a transfer, interrupt requests other than not accepted until the transfer is completed. If NMI is requested, NMI exception handle a transfer cycle boundary. The PC value saved on the stack is the address of the next in Programs should be coded as follows to allow for NMI interrupts during EEPMOV.W

L1: EEPMOV.W

MOV.W R4,R4

BNE L1

Rev. 2.00, 09/03, page 106 of 890

masters-the CPU, DMA controller (DMAC), and DRAM interface and can release the external device.

## 6.1.1 Features

The features of the bus controller are listed below.

- Manages external address space in area units
  - Manages the external space as eight areas (0 to 7) of 128 kbytes in 1M-byte medium.
     Mbytes in 16-Mbyte modes
  - Bus specifications can be set independently for each area
  - DRAM/burst ROM interfaces can be set
- Basic bus interface
  - Chip select ( $\overline{CS}_0$  to  $\overline{CS}_7$ ) can be output for areas 0 to 7
  - 8-bit access or 16-bit access can be selected for each area
  - Two-state access or three-state access can be selected for each area
  - Program wait states can be inserted for each area
  - Pin wait insertion capability is provided
- DRAM interface
  - DRAM interface can be set for areas 2 to 5
  - Row address/column address multiplexed output (8/9/10 bits)
  - 2-CAS byte access mode
  - Burst operation (fast page mode)
  - T<sub>P</sub> cycle insertion to secure RAS precharging time
  - Choice of CAS-before-RAS refreshing or self-refreshing
- Burst ROM interface
- Purst POM interface can be set for area
  - Burst ROM interface can be set for area 0
  - Selection of two- or three-state burst access

Rev. 2.00, 09/03, pag

- Refresh counter (refresh timer) can be used as interval timer
- Choice of two address update modes

Rev. 2.00, 09/03, page 108 of 890




Figure 6.1 Block Diagram of Bus Controller

Rev. 2.00, 09/03, pag

Read	RD	Output	Strobe signal indicating reading frexternal address space
High write	HWR	Output	Strobe signal indicating writing to address space, with valid data on data bus (D <sub>15</sub> to D <sub>8</sub> )
Low write	LWR	Output	Strobe signal indicating writing to address space, with valid data on data bus ( $D_7$ to $D_0$ )
Wait	WAIT	Input	Wait request signal for access to three-state access areas
Bus request	BREQ	Input	Request signal for releasing the b external device

Output

Acknowledge signal indicating rele bus to an external device

BACK

Bus acknowledge

		_		
H'EE026		DRAM control register A	DRCRA	R/W
H'EE02	27	DRAM control register B	DRCRB	R/W
H'EE02	28	Refresh timer control/status register	RTMCSR	R(W)*4
H'EE02	29	Refresh timer counter	RTCNT	R/W
H'EE02	2A	Refresh time constant register	RTCOR	R/W
Notes:	1.	Lower 20 bits of the address in advanced r	node.	
	2.	In modes 2 and 4, the initial value is H'00.		
	3.	In modes 3 and 4, the initial value is H'EE.		
	4.	For Bit 7, only 0 can be written to clear the	flag.	

WCRH

**WCRL** 

BRCR

CSCR

**ADRCR** 

BCR

R/W

R/W

R/W

R/W

R/W

R/W

ŀ

ŀ

ŀ

ŀ

ŀ

H'EE022

H'EE023

H'EE013

H'EE01F

H'EE01E

H'EE024

Wait control register H

Wait control register L

Bus release control register

Chip select control register

Address control register

Bus control register

	Read/Write R/W		R/W	R/W	R/W	R/W	R/W
Modes	Initial value 0 Read/Write R/W	0	0	0	0	0	0
2 and 4	Read/Write R/W	R/W	R/W	R/W	R/W	R/W	R/W
When AB	SWCR contains H'FF	(selecting	g 8-bit acc	ess for all	areas), th	ne chip ope	erates in

mode: the upper data bus ( $D_{15}$  to  $D_8$ ) is valid, and port 4 is an input/output port. When bit is cleared to 0 in ABWCR, the chip operates in 16-bit bus mode with a 16-bit data b  $D_0$ ). In modes 1, 3, 5, 6, and 7, ABWCR is initialized to H'FF by a reset and in hardware mode. In modes 2 and 4, ABWCR is initialized to H'00 by a reset and in hardware star It is not initialized in software standby mode.

Bits 7 to 0—Area 7 to 0 Bus Width Control (ABW7 to ABW0): These bits select 8-1 or 16-bit access for the corresponding areas.

Bits 7 to 0 ABW7 to ABW0	Description
0	Areas 7 to 0 are 16-bit access areas
1	Areas 7 to 0 are 8-bit access areas

ABWCR specifies the data bus width of external memory areas. The data bus width of memory and registers is fixed, and does not depend on ABWCR settings. These setting therefore meaningless in the single-chip modes (modes 6 and 7).

Rev. 2.00, 09/03, page 112 of 890



Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/V

Bits selecting number of states for access to each area

ASTCR is initialized to H'FF by a reset and in hardware standby mode. It is not initial software standby mode.

Bits 7 to 0—Area 7 to 0 Access State Control (AST7 to AST0): These bits select w corresponding area is accessed in two or three states.

Bits 7 to 0 AST7 to AST0	Description	
0	Areas 7 to 0 are accessed in two states	
1	Areas 7 to 0 are accessed in three states	1

When the corresponding area is designated as DRAM space by bits DRAS2 to DRAS control register A (DRCRA), the number of access states does not depend on the AST

ASTCR specifies the number of states in which external areas are accessed. On-chip registers are accessed in a fixed number of states that does not depend on ASTCR sett settings are therefore meaningless in the single-chip modes (modes 6 and 7).

When an AST bit is cleared to 0, programmable wait insertion is not performed.

#### 6.2.3 Wait Control Registers H and L (WCRH, WCRL)

WCRH and WCRL are 8-bit readable/writable registers that select the number of progressions. states for each area.

On-chip memory and registers are accessed in a fixed number of states that does not do WCRH/WCRL settings.

WCRH and WCRL are initialized to H'FF by a reset and in hardware standby mode. initialized in software standby mode.

Rev. 2.00, 09/03, pag

program wait states when area 7 in external s	space is accessed	while the AST7	bit in AS
to 1.			

W71	W70	Description
0 0	0	Program wait not inserted when external space area 7 is accessed
	1	1 program wait state inserted when external space area 7 is acces
1	0	2 program wait states inserted when external space area 7 is acce
	1	3 program wait states inserted when external space area 7 is acce (Initial v

Description

Bits 5 and 4—Area 6 Wait Control 1 and 0 (W61, W60): These bits select the numb program wait states when area 6 in external space is accessed while the AST6 bit in AS to 1.

0	0	Program wait not inserted when external space area 6 is accessed
	1	1 program wait state inserted when external space area 6 is acces
1	0	2 program wait states inserted when external space area 6 is acce
	1	3 program wait states inserted when external space area 6 is acce (Initial v

Bits 3 and 2—Area 5 Wait Control 1 and 0 (W51, W50): These bits select the numb program wait states when area 5 in external space is accessed while the AST5 bit in AS to 1.

Rev. 2.00, 09/03, page 114 of 890

Bit 7

Bit 5

W61

Bit 6

Bit 4

W60



Bits 1 and 0—Area 4 Wait Control 1 and 0 (W41, W40): These bits select the num prog to 1.

1

program to 1.	wait states	when area 4 in external space is accessed while the AST4 bit in A
Bit 1 W41	Bit 0 W40	Description
0	0	Program wait not inserted when external space area 4 is accessed

# WCRL

I	Bit	

1

R/W

Description





1

R/W

Program wait not inserted when external space area 3 is accessed

1 program wait state inserted when external space area 3 is acce

2 program wait states inserted when external space area 3 is acc

3 program wait states inserted when external space area 3 is acc

RENESAS

1 program wait state inserted when external space area 4 is acce

2 program wait states inserted when external space area 4 is acc

3 program wait states inserted when external space area 4 is acc

1

R/W





W10

1

R/W

В	Bit	

W31 Initial value 1

Bit 6

W30

0

1

0

1

R/W

Bits 7 and 6—Area 3 Wait Control 1 and 0 (W31, W30): These bits select the num program wait states when area 3 in external space is accessed while the AST3 bit in A

1

R/W



W01

1

R/W

(Initial

Rev. 2.00, 09/03, pag

(Initial

Read/Write

1

0

1

to 1.

Bit 7

W31

0

1

1	3 program wait states inserted when external space area	2 is acce
		(Initial v

**Bits 3 and 2—Area 1 Wait Control 1 and 0 (W11, W10):** These bits select the numb program wait states when area 1 in external space is accessed while the AST1 bit in AST to 1.

W11	W10	Description
0	0	Program wait not inserted when external space area 1 is accessed
	1	1 program wait state inserted when external space area 1 is acces
1	0	2 program wait states inserted when external space area 1 is acce
	1	3 program wait states inserted when external space area 1 is acce

(Initial \

(Initial \

Bits 1 and 0—Area 0 Wait Control 1 and 0 (W01, W00): These bits select the numb program wait states when area 0 in external space is accessed while the AST0 bit in AS to 1.

W01	W00	Description
0	0	Program wait not inserted when external space area 0 is accessed
	1	1 program wait state inserted when external space area 0 is acces
1	0	2 program wait states inserted when external space area 0 is acce
	1	3 program wait states inserted when external space area 0 is acce

RENESAS

Bit 3

Bit 1

Bit 2

Bit 0

				<b>20 enable</b> ble PA <sub>7</sub> to F	PA <sub>4</sub> to be			Bus re Enable
						F	Reserved	bits
Wode 5	Read/Write	R/W	R/W	R/W	R/W		_	_
Mode 5	Initial value	1	1	1	1	1	1	1
3 and 4	Read/Write	R/W	R/W	R/W	_	_	_	_
Modes	Initial value	1	1	1	0	1	1	1

used for A23 to A20 address output

be modified and PA<sub>4</sub> has its ordinary port functions.

BRCR is initialized to H'FE in modes 1, 2, 5, 6, and 7, and to H'EE in modes 3 and 4, and in hardware standby mode. It is not initialized in software standby mode.

Bit 7—Address 23 Enable (A23E): Enables  $PA_4$  to be used as the  $A_{23}$  address output Writing 0 in this bit enables A<sub>23</sub> output from PA<sub>4</sub>. In modes other than 3, 4, and 5, thi

### Bit 7 A23E Description 0 PA<sub>4</sub> is the A<sub>23</sub> address output pin 1 PA<sub>4</sub> is an input/output pin

Bit 6—Address 22 Enable (A22E): Enables PA<sub>5</sub> to be used as the A<sub>22</sub> address output Writing 0 in this bit enables A<sub>22</sub> output from PA<sub>5</sub>. In modes other than 3, 4, and 5, thi

be modified	and PA <sub>5</sub> has its ordinary port functions.	
Bit 6 A22E	Description	
0	PA <sub>5</sub> is the A <sub>22</sub> address output pin	
1	PA₅ is an input/output pin	

release

to an e

Bit 4—Address 20 Enable (A20E): Enables PA<sub>7</sub> to be used as the  $A_{20}$  address output

Tradites 20 Enable (120E): Enables 1717 to be used as the 7120 address output
Writing 0 in this bit enables $A_{20}$ output from $PA_7$ . This bit can only be modified in mo
Bit 4

Description

**Bits 3 to 1—Reserved:** These bits cannot be modified and are always read as 1.

PA<sub>7</sub> is the A<sub>20</sub> address output pin (Initial value when in mode 3 or 4)

PA<sub>7</sub> is an input/output pin (Initial value when in mode 1, 2, 5, 6 or 7)

(Ir

1

**RDEA** 

1

1

Bit 0—Bus Release Enable (BRLE): Enables or disables release of the bus to an external property of the bus to be a proper

Dit 0 Dus 1	Acteuse Eliable (BREE). Endoles of disubles folloase of the ods to the exte
Bit 0	
BRLE	Description
0	The bus cannot be released to an external device

BREQ and BACK can be used as input/output pins

1	The bus can be released to an external device

1

**Bus Control Register (BCR)** 

A<sub>20</sub>E

6.2.5

Initial value

0

1

Bit	7	6	5	4	3	2
	ICIS1	ICIS0	BROME	BRSTS1	BRSTS0	EMC

1

Read/Write R/W R/W R/W R/W R/W R/W R/W BCR is an 8-bit readable/writable register that enables or disables idle cycle insertion,

0

0

0

address map, selects the area division unit, and enables or disables WAIT pin input.

BCR is initialized to H'C6 by a reset and in hardware standby mode. It is not initialized software standby mode.

Rev. 2.00, 09/03, page 118 of 890



Bit 6—Idle Cycle Insertion 0 (ICIS0): Selects whether one idle cycle state is to be in between bus cycles in case of consecutive external read and write cycles.

Bit 6 ICIS0	Description
0	No idle cycle inserted in case of consecutive external read and wri
1	Idle cycle inserted in case of consecutive external read and write of

Bit 5—Burst ROM Enable (BROME): Selects whether area 0 is a burst ROM intert

Bit 5 BROME	Description
0	Area 0 is a basic bus interface area
1	Area 0 is a burst ROM interface area

**Bit 4—Burst Cycle Select 1 (BRSTS1):** Selects the number of burst cycle states for ROM interface.

Bit 4 BRSTS1	Description
0	Burst access cycle comprises 2 states
1	Burst access cycle comprises 3 states
•	

Bit 2—Expansion Memory Map Control (EMC): Selects either of the two memory	y i
--	-----

1	Selects the memory map shown in figure 3.1: see section 3.6, N
	Each Operating Mode
	is cleared to 0, addresses of some internal I/O registers are moved. F

to appendix B.2, Address (when EMC = 0). This bit is invalid in mode 6. In mode 6 and when the RDEA bit is 0, EMC must not b

0. Bit 1—Area Division Unit Select (RDEA): Selects the memory map area division unit

is valid in modes 3, 4, and 5, and is invalid in modes 1, 2, 6, and 7.

Description

Bit 2 **EMC** 

1

When the EMC bit is 0, RDEA must not be cleared to 0.

Bit 1 RDEA	Description	
0	Area divisions are as follows:	Area 0: 2 Mbytes

DEA	Description	
	Area divisions are as follows:	Area 0: 2 Mb

 2000p	
Area divisions are as follows:	Area 0: 2
	Area 1: 2
	Area 2: 8

0

2 Mbytes

Areas 0 to 7 are the same size (2 Mbytes)

Area 2: 8 Mbytes

Area 6: 23.75 kb Area 3: 2 Mbytes Area 7: 22 bytes

(Ir

Area 4: 1.93 Mb

Area 5: 4 kbytes

# 6.2.6 Chip Select Control Register (CSCR)

cannot be modified in single-chip mode.

CSCR is an 8-bit readable/writable register that enables or disables output of chip selection  $\overline{CS}_7$  to  $\overline{CS}_4$ ).

If output of a chip select signal is enabled by a setting in this register, the corresponding functions as a chip select signal ( $\overline{CS}_7$  to  $\overline{CS}_4$ ) output regardless of any other settings.

Bit	7	6	5	4	3	2	1
	CS7E	CS6E	CS5E	CS4E	_	_	_
Initial value	0	0	0	0	1	1	1
Read/Write	R/W	R/W	R/W	R/W	_	_	_
		Chip s	elect 7 to	4 enable		Reserv	ed bits
	These bits enable or disable chip select signal output						

CSCR is initialized to H'0F by a reset and in hardware standby mode. It is not initiali software standby mode.

Bits 7 to 4—Chip Select 7 to 4 Enable (CS7E to CS4E): These bits enable or disable the corresponding chip select signal.

Bit n CSnE	Description	
0	Output of chip select signal CSn is disabled	(
1	Output of chip select signal CSn is enabled	
Note: n = 7 to 4		

**Bits 3 to 0—Reserved:** These bits cannot be modified and are always read as 1.

Rev. 2.00, 09/03, pag

function, and the access mode, and enables or disables self-refreshing and refresh pin o

DRCRA is initialized to H'10 by a reset and in hardware standby mode. It is not initial

Bits 7 to 5—DRAM Area Select (DRAS2 to DRAS0): These bits select which of area to function as DRAM interface areas (DRAM space) in expanded mode, and at the same select the RAS output pin corresponding to each DRAM space.

Area 4

Normal

Normal

Description

Area 3

Normal

Normal

Area

Norm

DRAI  $(\overline{CS}_2)$ 

	1	0	Normal	Normal	DRAM space $(\overline{CS}_3)$	DRAI (CS <sub>2</sub> )
		1	Normal	Normal	DRAM space (CS <sub>2</sub> )*	DRAI (CS <sub>2</sub> )
1	0	0	Normal	DRAM space (CS <sub>4</sub> )	DRAM space (CS <sub>3</sub> )	DRAI (CS <sub>2</sub> )
		1	DRAM space (CS₅)	DRAM space (CS <sub>4</sub> )	DRAM space (CS <sub>3</sub> )	DRAI (CS <sub>2</sub> )
	1	0	DRAM space (CS <sub>4</sub> )*	DRAM space $(\overline{\text{CS}_4})^*$	DRAM space $\overline{(CS_2)}^*$	DRAI (CS <sub>2</sub> )
		1	DRAM space $(\overline{CS}_2)^*$	DRAM space (CS <sub>2</sub> )*	DRAM space (CS <sub>2</sub> )*	DRAI (CS <sub>2</sub> )

Note: \*A single  $\overline{CSn}$  pin serves as a common  $\overline{RAS}$  output pin for a number of areas. U pins can be used as input/output ports.

When any of bits DRAS2 to DRAS0 is set to 1 in expanded mode, it is not possible to DRCRB, RTMCSR, RTCNT, or RTCOR. However, 0 can be written to the CMF flag RTMCSR to clear the flag.

Rev. 2.00, 09/03, page 122 of 890

software standby mode.

Bit 6

0

Bit 5

Normal

Normal

DRAS2 DRAS1 DRAS0 Area 5

0

1

Bit 7



0	Burst disabled (always full access)
1	DRAM space access performed in fast page mode

Bit 2—RAS Down Mode (RDM): Selects whether to wait for the next DRAM access RAS signal held low (RAS down mode), or to drive the RAS signal high again (RAS when burst access is enabled for DRAM space (BE = 1), and access to DRAM is inter

Caution is required when the  $\overline{HWR}$  and  $\overline{LWR}$  are used as the  $\overline{UCAS}$  and  $\overline{LCAS}$  output

details, see RAS Down Mode and RAS Up Mode in section 6.5.10, Burst Oper			
Bit 2 RDM	Description		

DRAM interface: RAS up mode selected

1 DRAM interface: RAS down mode selected

0

mode. When any of areas 2 to 5 is designated as DRAM space, DRAM self-refreshing is pos transition is made to software standby mode after the SRFMD bit has been set to 1.

Bit 1—Self-Refresh Mode (SRFMD): Specifies DRAM self-refreshing in software s

The normal access state is restored when software standby mode is exited, regardless

SRFMD setting.

Bit 1 SRFMD	Description
0	DRAM self-refreshing disabled in software standby mode
1	DRAM self-refreshing enabled in software standby mode

# 6.2.8 DRAM Control Register B (DRCRB)

Bit	7	6	5	4	3	2	1
	MXC1	MXC0	CSEL	RCYCE	_	TPC	RCW
Initial value	0	0	0	0	1	0	0
Read/Write	R/W	R/W	R/W	R/W	_	R/W	R/W

DRCRB is an 8-bit readable/writable register that selects the number of address multip address bits for the DRAM interface, the column address strobe output pin, enabling or of refresh cycle insertion, the number of precharge cycles, enabling or disabling of wai insertion between  $\overline{RAS}$  and  $\overline{CAS}$ , and enabling or disabling of wait state insertion in recycles.

DRCRB is initialized to H'08 by a reset and in hardware standby mode. It is not initial software standby mode.

The settings in this register are invalid when bits DRAS2 to DRAS0 in DRCRA are all

Bits 7 and 6—Multiplex Control 1 and 0 (MXC1, MXC0): These bits select the row address/column address multiplexing method used on the DRAM interface. In burst or row address used for comparison is determined by the setting of these bits and the busy relevant area set in ABWCR.

Rev. 2.00, 09/03, page 124 of 890

1	Column address: 9 bits		
	Compared address:		
	Modes 1, 2	8-bit access space	A <sub>19</sub> to A <sub>9</sub>
		16-bit access space	A <sub>19</sub> to A <sub>10</sub>
	Modes 3, 4, 5	8-bit access space	A <sub>23</sub> to A <sub>9</sub>
		16-bit access space	A <sub>23</sub> to A <sub>10</sub>
0	Column address: 10 bits		
	Compared address:		
	Modes 1, 2	8-bit access space	A <sub>19</sub> to A <sub>10</sub>
		16-bit access space	A <sub>19</sub> to A <sub>11</sub>
	Modes 3, 4, 5	8-bit access space	$A_{23}$ to $A_{10}$
		16-bit access space	$A_{23}$ to $A_{11}$
1	Illegal setting		

to 5 are designated as DRAM space.

Bit 5

Description

1

**CSEL** 

**RCYCE** 

0

1	HWR and LWR selected as UCAS and LCAS output pins
Bit 4—Re	efresh Cycle Enable (RCYCE): Enables or disables CAS-before-RAS refre
insertion.	When none of areas 2 to 5 has been designated as DRAM space, refresh cy
inserted re	egardless of the setting of this bit.

PB4 and PB5 selected as UCAS and LCAS output pins

Bit 5—CAS Output Pin Select (CSEL): Selects the UCAS and LCAS output pins w

inserted regardless of the setting of this bit.

Bit 4

Description

1	DRAM refresh cycles enabled

Refresh cycles disabled



		-	-	-	
1	2-state	prechar	ge d	cycle i	inserted

Rit 1

Bit 1— $\overline{\text{RAS-CAS}}$  Wait (RCW): Controls wait state (Trw) insertion between  $T_r$  and  $T_c$  read/write cycles. The setting of this bit does not affect refresh cycles.

RCW	Description	
0	Wait state (Trw) insertion disabled	(I
1	One wait state (Trw) inserted	

Bit 0—Refresh Cycle Wait Control (RLW): Controls wait state ( $T_{RW}$ ) insertion for CRAS refresh cycles. The setting of this bit does not affect DRAM read/write cycles.

KAS Tellesii Cycles	s. The setting of this bit does not affect DRAM fead/write cycles.	
Bit 0		
RLW	Description	
0	Wait state (T <sub>RW</sub> ) insertion disabled	(
1	One wait state (T <sub>RW</sub> ) inserted	

# 6.2.9 Refresh Timer Control/Status Register (RTMCSR)

Bit	7	6	5	4	3	2	1
	CMF	CMIE	CKS2	CKS1	CKS0	_	_
Initial value	0	0	0	0	0	1	1
Read/Write	R(W)*	R/W	R/W	R/W	R/W	_	_

Note: \* Only 0 can be written to clear the flag.

RTMCSR is an 8-bit readable/writable register that selects the refresh timer counter clothe refresh timer is used as an interval timer, RTMCSR also enables or disables interrul Bits 7 and 6 of RTMCSR are initialized to 0 by a reset and in the standby modes. Bits

Rev. 2.00, 09/03, page 126 of 890



	Read CMF when CMF = 1, then write 0 in CMF
1	[Setting condition]

When RTCNT = RTCOR

1

**Bit 6—Compare Match Interrupt Enable (CMIE):** Enables or disables the CMI in requested when the CMF flag is set to 1 in RTMCSR. The CMIE bit is always cleare any of areas 2 to 5 is designated as DRAM space.

any of areas 2 t	any of areas 2 to 5 is designated as DRAM space.				
Bit 6					
CMIE	Description				
0	The CMI interrupt requested by CMF is disabled				

The CMI interrupt requested by CMF is enabled

Bits 5 to 3—Refresh Counter Clock Select (CKS2 to CKS0): These bits select the cinput to RTCNT from among 7 clocks obtained by dividing the system clock (φ). Whe clock is selected with bits CKS2 to CKS0, RTCNT begins counting up.

Bit 5 Bit 4 Bit 3 CKS2 CKS1 CKS0 Description

CKS2	CKS1	CKS0	Description	
0	0	0	Count operation halted	(1
		1	φ/2 used as counter clock	
	1	0	φ/8 used as counter clock	
		1	φ/32 used as counter clock	
1	0	0	φ/128 used as counter clock	
		1	φ/512 used as counter clock	
	1	0	φ/2048 used as counter clock	
		1	φ/4096 used as counter clock	

Bits 2 to 0—Reserved: These bits cannot be modified and are always read as 1.

RENESAS

Rev. 2.00, 09/03, pag

RTCNT is incremented by an internal clock selected by bits CKS2 to CKS0 in RTMCS RTCNT matches RTCOR (compare match), the CMF flag in RTMCSR is set to 1 and 1 cleared to H'00. If the RCYCE bit in DRCRB is set to 1 at this time, a refresh cycle is Also, if the CMIE bit in RTMCSR is set to 1, a compare match interrupt (CMI) is generated by the co

RTCNT is initialized to H'00 by a reset and in standby mode.

## 6.2.11 Refresh Time Constant Register (RTCOR)

Bit	7	6	5	4	3	2	1
Initial value	1	1	1	1	1	1	1
Read/Write	R/W						

RTCOR is an 8-bit readable/writable register that determines the interval at which RTC cleared.

RTCOR and RTCNT are constantly compared. When their values match, the CMF flagin RTMCSR, and RTCNT is simultaneously cleared to H'00.

RTCOR is initialized to H'FF by a reset and in hardware standby mode. It is not initial software standby mode.

Note: Only byte access can be used on this register.

Rev. 2.00, 09/03, page 128 of 890



R/V

Address co Selects add mode 1 or a update mod

Rev. 2.00, 09/03, pag

ADRCR is initialized to H'FF by a reset and in hardware standby mode. It is not initial software standby mode.

Bits 7 to 2—Reserved: Read-only bits, always read as 1.

**Bit 1—Reserved:** Can be read or written to, but must not be cleared to 0.

Bit 0—Address Control (ADRCTL): Selects the address output method.

Bit 0 ADRCTL	Description
0	Address update mode 2 is selected
1	Address update mode 1 is selected

	Area 0 (128 kbytes)
H' 1FFFF	<u> </u>
H' 20000	
H' 3FFFF	Area 1 (128 kbytes)
H' 40000	
H' 5FFFF	Area 2 (128 kbytes)
H' 60000	
H' 7FFFF	Area 3 (128 kbytes)
H' 80000	A A (400 Lh - 4)
H' 9FFFF	Area 4 (128 kbytes)
H' A0000	
H' BFFFF	Area 5 (128 kbytes)
H' C0000	
H' DFFFF	Area 6 (128 kbytes)
H' E0000	A 7 (420 l-b- 4)
H' FFFFF	Area 7 (128 kbytes)

H, 00000

Figure 6.2 Access Area Map for Each Operating Mode

H' 000000

H' 1FFFF -----H' 200000

H' 3FFFF -----H' 400000

H' 5FFFFF

H' 600000

H' 7FFFFF

H' 800000

H' 9FFFFF

H' A00000

H' BFFFFF -----H' C00000

H' DFFFFF

H' E00000

H' FFFFFF

Area 0 (2 Mbyte

Area 1 (2 Mbyte

Area 2 (2 Mbyte

Area 3 (2 Mbyte

Area 4 (2 Mbyte

Area 5 (2 Mbyte

Area 6 (2 Mbyte

Area 7 (2 Mbyte

(b) 16-Mbyte modes (modes 3, 4, and

# Chip select signals ( $\overline{CS}_0$ to $\overline{CS}_7$ ) can be output for areas 0 to 7. The bus specifications in

area are selected in ABWCR, ASTCR, WCRH, and WCRL.

In 16-Mbyte mode, the area division units can be selected with the RDEA bit in BCR.

Rev. 2.00, 09/03, page 130 of 890

(a) 1-Mbyte modes (modes 1, and 2)






Figure 6.3 Memory Map in 16-Mbyte Mode



Rev. 2.00, 09/03, pag

functions as a16-bit access space.

If all areas are designated for 8-bit access, 8-bit bus mode is set; if any area is designated bit access, 16-bit bus mode is set.

**Number of Access States:** Two or three access states can be selected with ASTCR. A which two-state access is selected functions as a two-state access space, and an area for three-state access is selected functions as a three-state access space.

DRAM space is accessed in four states regardless of the ASTCR settings.

When two-state access space is designated, wait insertion is disabled.

**Number of Program Wait States:** When three-state access space is designated in AST number of program wait states to be inserted automatically is selected with WCRH and From 0 to 3 program wait states can be selected.

When ASTCR is cleared to 0 for DRAM space, a program wait ( $T_{c1}$ - $T_{c2}$  wait) is not ins Also, no program wait is inserted in burst ROM space burst cycles.

Table 6.3 shows the bus specifications for each basic bus interface area.

Rev. 2.00, 09/03, page 132 of 890

			1			3
1	0	_	_	8	2	0
	1	0	0		3	0
			1			1
		1	0			2
			1			3

Note: n = 7 to 0

# **6.3.3** Memory Interfaces

connection of ROM, SRAM, and so on; a DRAM interface that allows direct connection DRAM; and a burst ROM interface that allows direct connection of burst ROM. The be selected independently for each area.

The H8/3028 Group memory interfaces comprise a basic bus interface that allows dire

An area for which the basic bus interface is designated functions as normal space, and which the DRAM interface is designated functions as DRAM space, and area 0 for which ROM interface is designated functions as burst ROM space.

In the expanded modes with on-chip ROM disabled, a reset leaves pin  $\overline{CS}_0$  in the output pins  $\overline{CS}_1$  to  $\overline{CS}_3$  in the input state. To output chip select signals  $\overline{CS}_1$  to  $\overline{CS}_3$ , the correspondibits must be set to 1. In the expanded modes with on-chip ROM enabled, a reset  $\overline{CS}_0$  to  $\overline{CS}_3$  in the input state. To output chip select signals  $\overline{CS}_0$  to  $\overline{CS}_3$ , the correspondibits must be set to 1. For details, see section 8, I/O Ports.

**Output of \overline{CS}\_4 to \overline{CS}\_7:** Output of  $\overline{CS}_4$  to  $\overline{CS}_7$  is enabled or disabled in the chip select coregister (CSCR). A reset leaves pins  $\overline{CS}_4$  to  $\overline{CS}_7$  in the input state. To output chip selection  $\overline{CS}_4$  to  $\overline{CS}_7$ , the corresponding CSCR bits must be set to 1. For details, see section 8, I/




Figure 6.4  $\overline{CS}$ n Signal Output Timing (n = 0 to 7)

When the on-chip ROM, on-chip RAM, and on-chip registers are accessed,  $\overline{CS}_0$  to  $\overline{CS}_7$  high. The  $\overline{CS}_n$  signals are decoded from the address signals. They can be used as chip signals for SRAM and other devices.




Figure 6.5 Sample Address Output in Each Address Update Mode (Basic Bus Interface, 3-State Space)

**Address Update Mode 1:** Address update mode 1 is compatible with the previous H Series. Addresses are always updated between bus cycles.

**Address Update Mode 2:** In address update mode 2, address updating is performed external space accesses or self-refresh cycles. In this mode, the address can be retained an external space read cycle and an instruction fetch cycle (on-chip memory) by placit program in on-chip memory. Address update mode 2 is therefore useful when connect that requires address hold time with respect to the rise of the  $\overline{\text{RD}}$  strobe.

Switching between address update modes 1 and 2 is performed by means of the ADRO ADROR. The initial value of ADROR is the address update mode 1 setting, providing compatibility with the previous H8/300H Series.

cycles (area inside the ellipse in the figure).




Figure 6.6 Example of Consecutive External Space Accesses in Address Updat

When address update mode 2 is selected, in a DRAM space CAS-before-RAS (CBI cycle the previous address is retained (the area 2 start address is not output).

## 6.4.2 Data Size and Data Alignment

Data sizes for the CPU and other internal bus masters are byte, word, and longword. controller has a data alignment function, and when accessing external space, controls upper data bus ( $D_{15}$  to  $D_8$ ) or lower data bus ( $D_7$  to  $D_0$ ) is used according to the bus sp for the area being accessed (8-bit access area or 16-bit access area) and the data size.

**8-Bit Access Areas:** Figure 6.7 illustrates data alignment control for 8-bit access space bit access space, the upper data bus ( $D_{15}$  to  $D_8$ ) is always used for accesses. The amountant can be accessed at one time is one byte: a word access is performed as two byte a longword access, as four byte accesses.

			_
		Upper data bus Lower data bu $_{\scriptscriptstyle 1}\!D_{\scriptscriptstyle 15}$ $D_{\scriptscriptstyle 81}\!D_{\scriptscriptstyle 7}$	us
Byte size			
Word size	1st bus cycle 2nd bus cycle		
Longword size	1st bus cycle 2nd bus cycle 3rd bus cycle		
	4th bus cycle		

Figure 6.7 Access Sizes and Data Alignment Control (8-Bit Access Ar

Rev. 2.00, 09/03, pag

		Upper data bus Lower data bus ${\color{red} {\sf L}}{\color{blue} {\sf D}_{15}}$
Byte size Byte size	· Even address · Odd address	
Word size		
Longword size	1st bus cycle 2nd bus cycle	

Figure 6.8 Access Sizes and Data Alignment Control (16-Bit Access Are

## 6.4.3 Valid Strobes

Table 6.4 shows the data buses used, and the valid strobes, for the access spaces.

In a read, the  $\overline{RD}$  signal is valid for both the upper and the lower half of the data bus.

In a write, the  $\overline{HWR}$  signal is valid for the upper half of the data bus, and the  $\overline{LWR}$  signal lower half.

						data	
		Word	Read	_	RD	Valid	
			Write	_	$\overline{HWR}$ , $\overline{LWR}$	Valid	
Notes:	1.	Undetermined data means that unpredictable data is output.					

Even

Odd

2. Invalid means that the bus is in the input state and the input is ignored.

**HWR** 

**LWR** 

Valid

Undetermined

Und data

Vali

Vali Vali

### 6.4.4 Memory Areas

The initial state of each area is basic bus interface, three-state access space. The initial is selected according to the operating mode. The bus specifications described here co

Write

items only, and the following sections should be referred to for further details: section Bus Interface, section 6.5, DRAM Interface, section 6.8, Burst ROM Interface.

external space. In ROM-enabled expansion mode, the space excluding on-chip ROM space.

When area 0 external space is accessed, the  $\overline{CS}_0$  signal can be output.

Either basic bus interface or burst ROM interface can be selected for area 0.

Area 0: Area 0 includes on-chip ROM, and in ROM-disabled expansion mode, all of

The size of area 0 is 128 kbytes in modes 1 and 2, and 2 Mbytes in modes 3, 4, and 5.

**Areas 1 and 6:** In external expansion mode, areas 1 and 6 are entirely external space. When area 1 and 6 external space is accessed, the  $\overline{CS}_1$  and  $\overline{CS}_6$  pin signals respective output.

Only the basic bus interface can be used for areas 1 and 6.

The size of areas 1 and 6 is 128 kbytes in modes 1 and 2, and 2 Mbytes in modes 3, 4,

Rev. 2.00, 09/03, pag RENESAS

When area 7 external space is accessed, the  $\overline{CS}_7$  signal can be output.

Only the basic bus interface can be used for the area 7 memory interface.

The size of area 7 is 128 kbytes in modes 1 and 2, and 2 Mbytes in modes 3, 4, and 5.

Rev. 2.00, 09/03, page 140 of 890




Figure 6.9 Bus Control Signal Timing for 8-Bit, Three-State-Access An




Figure 6.10 Bus Control Signal Timing for 8-Bit, Two-State-Access Are




Figure 6.11 Bus Control Signal Timing for 16-Bit, Three-State-Access Ar (Byte Access to Even Address)




Figure 6.12 Bus Control Signal Timing for 16-Bit, Three-State-Access Are (Byte Access to Odd Address)




Figure 6.13 Bus Control Signal Timing for 16-Bit, Three-State-Access Ar (Word Access)




Figure 6.14 Bus Control Signal Timing for 16-Bit, Two-State-Access Area (Byte Access to Even Address)

Rev. 2.00, 09/03, page 146 of 890




Figure 6.15 Bus Control Signal Timing for 16-Bit, Two-State-Access Arc (Byte Access to Odd Address)




Figure 6.16 Bus Control Signal Timing for 16-Bit, Two-State-Access Area (Word Access)

### 6.4.6 Wait Control

When accessing external space, the H8/3028 Group can extend the bus cycle by insertimore wait states ( $T_{\rm w}$ ). There are two ways of inserting wait states: (1) program wait insertion using the  $\overline{\rm WAIT}$  pin.

**Program Wait Insertion:** From 0 to 3 wait states can be inserted automatically between state and T<sub>3</sub> state on an individual area basis in three-state access space, according to the of WCRH and WCRL.

Rev. 2.00, 09/03, page 148 of 890

Figure 6.17 shows an example of the timing for insertion of one program wait state in space.




Figure 6.17 Example of Wait State Insertion Timing

used for byte access control. In the case of  $\times$  16-bit organization DRAM, therefore, the type can be connected. A fast page mode is supported in addition to the normal read ar access modes.

# 6.5.2 DRAM Space and RAS Output Pin Settings

Designation of areas 2 to 5 as DRAM space, and selection of the  $\overline{RAS}$  output pin for eadesignated as DRAM space, is performed by setting bits in DRCRA. Table 6.5 shows correspondence between the settings of bits DRAS2 to DRAS0 and the selected DRAM  $\overline{RAS}$  output pin.

When an arbitrary value has been set in DRAS2 to DRAS0, a write of a different value 000 must not be performed.

Rev. 2.00, 09/03, page 150 of 890

					(CS <sub>2</sub> )*	(CS
1	0	0	Normal space	DRAM space $(\overline{CS}_4)$	DRAM space $(\overline{CS}_3)$	DR/ (CS
		1	DRAM space (CS <sub>5</sub> )	DRAM space (CS <sub>4</sub> )	DRAM space $(\overline{CS}_3)$	DR/ (CS
	1	0	DRAM space (CS <sub>4</sub> )*	DRAM space $(\overline{\text{CS}_4})^*$	DRAM space $(\overline{\text{CS}}_2)^*$	DRA (CS
		1	DRAM space (CS <sub>2</sub> )*	DRAM space (CS <sub>2</sub> )*	DRAM space (CS <sub>2</sub> )*	DRA (CS
Note			n serves as a commed as input/output po		n for a number of a	reas. l

Normal space

Normal space

DRAM space

 $(\overline{CS}_2)^*$ 

DRA

(CS

1

rts.

		1	9 bits	A <sub>23</sub> to A <sub>13</sub>	A <sub>12</sub>	A <sub>20</sub> *	<sup>4</sup> A <sub>19</sub>	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>
	1	0	10 bits	A <sub>23</sub> to A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>20</sub> *	<sup>6</sup> A <sub>19</sub>	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>
		1	Illegal setting	_	_	_	_	_	_	_	_	_	_	_
Column address	_	_	_	A <sub>23</sub> to A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	<b>A</b> <sub>9</sub>	<b>A</b> <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	<b>A</b> <sub>5</sub>	A <sub>4</sub>	<b>A</b> <sub>3</sub>
Note: * Row address bit A <sub>20</sub> is not multiplexed in 1-Mbyte mode.														

Address

8 bits

#### 6.5.4 **Data Bus**

Row

address

**DRCRB** 

0

MXC1 MXC0 Bits

0

If the bit in ABWCR corresponding to an area designated as DRAM space is set to 1, the

6.5.5

In 8-bit DRAM space the upper half of the data bus,  $D_{15}$  to  $D_{8}$ , is enabled, while in 16-1 space both the upper and lower halves of the data bus,  $D_{15}$  to  $D_0$ , are enabled.

Access sizes and data alignment are the same as for the basic bus interface: see section

designated as 8-bit DRAM space; if the bit is cleared to 0, the area is designated as 16space. In 16-bit DRAM space, × 16-bit organization DRAM can be connected directly

 $A_{23}$  to  $A_{13}$   $A_{12}$   $A_{11}$   $A_{10}$   $A_{9}$ 

Address Pins

 $A_8$  $A_7$  $A_6$ 

 $A_{23} \ to \ A_{13} \ \ A_{20}{}^* \ A_{19} \ \ A_{18} \ \ A_{17} \ \ A_{16} \ \ A_{15} \ \ A_{14} \ \ A_{13} \ \ A_{12} \ \ A_{11}$ 

Size and Data Alignment.

Pins Used for DRAM Interface

Table 6.7 shows the pins used for DRAM interfacing and their functions.

Rev. 2.00, 09/03, page 152 of 890

RD WE	E \	Write enable	Output	Write enable for DRAM space access*
P80 RF	FSH I	Refresh	Output	Goes low in refresh cycle
A <sub>12</sub> to A <sub>0</sub> A <sub>12</sub>	<sub>2</sub> to A <sub>0</sub>	Address	Output	Row address/column address output
D <sub>15</sub> to D <sub>0</sub> D <sub>15</sub>	to D <sub>0</sub>	Data	I/O	Data input/output pins
Note: * Fixed	d high in a re	ead access.		
6.5.6 Ba	asic Timing			

cannot be inserted between  $T_{c1}$  and  $T_{c2}$  in the DRAM access cycle.

address output cycle (T<sub>c1</sub>, T<sub>c2</sub>) states. Unlike the basic bus interface, the corresponding ASTCR control only enabling or disabling of wait insertion between T<sub>c1</sub> and T<sub>c2</sub>, and the number of access states. When the corresponding bit in ASTCR is cleared to 0, w

If a DRAM read/write cycle is followed by an access cycle for an external area other to space when  $\overline{HWR}$  and  $\overline{LWR}$  are selected as the  $\overline{UCAS}$  and  $\overline{LCAS}$  output pins, an idle inserted unconditionally immediately after the DRAM access cycle. See section 6.9,

addices silved

Lower column

Row address

Row address

Row address

Row address

strobe 2

strobe 3

strobe 4

strobe 5

address strobe

Output

Output

Output

Output

Output

access

access

access

access

**LCAS** 

RAS<sub>2</sub>

RAS<sub>3</sub>

RAS<sub>4</sub>

RAS<sub>5</sub>

**LWR** 

 $\overline{\text{CS}}_2$ 

 $\overline{\mathsf{CS}}_3$ 

 $\overline{CS}_4$ 

 $\overline{\text{CS}}_5$ 

for details.

# Figure 6.18 shows the basic access timing for DRAM space. The basic DRAM access four states: one precharge cycle $(T_p)$ state, one row address output cycle $(T_p)$ state, and

RENESAS

Rev. 2.00, 09/03, pag

Space access (Which Coll - 1

Lower column address strobe f

space access (when CSEL = 1

Row address strobe for DRAM




Figure 6.18 Basic Access Timing (CSEL = 0 in DRCRB)

### 6.5.7 Precharge State Control

In the H8/3028 Group, provision is made for the DRAM RAS precharge time by always one RAS precharge state ( $T_p$ ) when DRAM space is accessed. This can be changed to states by setting the TPC bit to 1 in DRCRB. The optimum number of  $T_p$  cycles should according to the DRAM connected and the operating frequency of the H8/3028 Group Figure 6.19 shows the timing when two  $T_p$  states are inserted.

When the TCP bit is set to 1, two T<sub>p</sub> states are also used for CAS-before-RAS refresh

Rev. 2.00, 09/03, page 154 of 890




Figure 6.19 Timing with Two Precharge States (CSEL = 0 in DRCRI

#### 6.5.8 Wait Control

In a DRAM access cycle, wait states can be inserted (1) between the  $T_r$  state and  $T_{c1}$  s between the  $T_{c1}$  state and  $T_{c2}$  state.

**Insertion of T**<sub>rw</sub> **Wait State between T**<sub>r</sub> **and T**<sub>c1</sub>**:** One T<sub>rw</sub> state can be inserted between  $T_{c1}$  by setting the RCW bit to 1 in DRCRB.

**Insertion of T**<sub>w</sub> **Wait State(s) between T**<sub>c1</sub> **and T**<sub>c2</sub>**:** When the bit in ASTCR corresp area designated as DRAM space is set to 1, from 0 to 3 wait states can be inserted bet state and  $T_{c2}$  state by means of settings in WCRH and WCRL.

Figure 6.20 shows an example of the timing for wait state insertion.

RENESAS




Figure 6.20 Example of Wait State Insertion Timing (CSEL = 0)

# 6.5.9 Byte Access Control and CAS Output Pin

When an access is made to DRAM space designated as a 16-bit-access area in ABWCF address strobes ( $\overline{UCAS}$  and  $\overline{LCAS}$ ) corresponding to the upper and lower halves of the data bus are output. In the case of  $\times$  16-bit organization DRAM, the 2-CAS type can b connected.

Either PB4 and PB5, or  $\overline{HWR}$  and  $\overline{LWR}$ , can be used as the  $\overline{UCAS}$  and  $\overline{LCAS}$  output p selection being made with the CSEL bit in DRCRB. Table 6.8 shows the CSEL bit set corresponding output pin selections.

Rev. 2.00, 09/03, page 156 of 890

CSEL	<u>UCAS</u>	<u>LCAS</u>
0	PB <sub>4</sub>	PB <sub>5</sub>
1	HWR	ĪWR

Figure 6.21 shows the control timing.




Figure 6.21 Control Timing (Upper-Byte Write Access When CSEL =

 $\overline{\text{CAS}}$  signal output cycles (two states) continue as long as the row address is the same for consecutive access cycles. In burst access, too, the bus cycle can be extended by insert states between  $T_{c1}$  and  $T_{c2}$ . The wait state insertion method and timing are the same as access: see section 6.5.8, Wait Control, for details.

The row address used for the comparison is determined by the bus width of the relevan bits MXC1 and MXC0 in BRCRB, and in ABWCR. Table 6.9 shows the compared ro corresponding to the various settings of bits MXC1 and MXC0, and ABWCR.




Figure 6.22 Operation Timing in Fast Page Mode

Rev. 2.00, 09/03, page 158 of 890

			1	8 bits	A <sub>19</sub> to A <sub>10</sub>
		1	_	_	Illegal setting
Modes 3, 4, and 5	0	0	0	16 bits	A <sub>23</sub> to A <sub>9</sub>
(16-Mbyte)			1	8 bits	A <sub>23</sub> to A <sub>8</sub>
		1	0	16 bits	A <sub>23</sub> to A <sub>10</sub>
			1	8 bits	A <sub>23</sub> to A <sub>9</sub>
	1	0	0	16 bits	A <sub>23</sub> to A <sub>11</sub>
			1	8 bits	A <sub>23</sub> to A <sub>10</sub>
		1	_	_	Illegal setting
Note: n = 2 to 5					

0

0

o bits

16 bits

A19 10 A9

 $A_{19}$  to  $A_{11}$ 

shows an example of the timing in RAS down mode.




Figure 6.23 Example of Operation Timing in RAS Down Mode (CSEL =

When RAS down mode is selected, the conditions for an asserted  $\overline{RAS}$ n signal to rehigh level are as shown below. The timing in these cases is shown in figure 6.24.

- When DRAM space with a different row address is accessed
- Immediately before a CAS-before-RAS refresh cycle
- When the BE bit or RDM bit is cleared to 0 in DRCRA
- Immediately before release of the external bus

Rev. 2.00, 09/03, page 160 of 890




Figure 6.24 RASn Negation Timing when RAS Down Mode is Selected

 $\overline{LCAS}$ , a device other than DRAM is connected to external space, and  $\overline{HWR}$  and  $\overline{L'}$  used as write strobes.

# • RAS Up Mode

To select RAS up mode, clear the RDM bit to 0 in DRCRA. Each time access to D is interrupted and another space is accessed, the  $\overline{RAS}$  signal returns to the high leve operation is only performed if DRAM space is continuous. Figure 6.25 shows an exthe timing in RAS up mode.




Figure 6.25 Example of Operation Timing in RAS Up Mode

(compare match). At the same time, RTCNT is reset and starts counting up again from Refreshing is thus repeated at fixed intervals determined by RTCOR and bits CKS2 to refresh cycle is executed after this refresh request has been accepted and the DRAM is acquired the bus. Set a value in bits CKS2 to CKS0 in RTCOR that will meet the refresh specification for the DRAM used. When RAS down mode is used, set the refresh intervals.

RTCNT starts counting up when bits CKS2 to CKS0 are set. RTCNT and RTCOR set therefore be completed before setting bits CKS2 to CKS0.

the maximum  $\overline{RAS}$  pulse width specification is met.

Also note that a repeat refresh request generated during a bus request, or a refresh req refresh cycle execution, will be ignored.

RTCNT operation is shown in figure 6.26, compare match timing in figure 6.27, and 0 timing in figures 6.28 and 6.29.





Figure 6.26 RTCNT Operation

Refresh request signal and CMF bit setting signal

Figure 6.27 Compare Match Timing




Note: \* In address update mode 1, the area 2 start address is output.

In address update mode 2, the address in the preceding bus cycle is retained.

Figure 6.28 CBR Refresh Timing (CSEL = 0, TPC = 0, RLW = 0)

The basic CBS refresh cycle timing comprises three states: one RAS precharge cycle ( $T_{R1}$ ,  $T_{R2}$ ) states. Either one or two states can be selected fo precharge cycle. When the TPC bit is set to 1 in DRCRB,  $\overline{RAS}$  signal output is delayer cycle. This does not affect the timing of  $\overline{UCAS}$  and  $\overline{LCAS}$  output.

Rev. 2.00, 09/03, page 164 of 890



Note: \* In address update mode 1, the area 2 start address is output.

In address update mode 2, the address in the preceding bus cycle is retained.

Figure 6.29 CBR Refresh Timing (CSEL = 0, TPC = 1, RLW = 1)

DRAM must be refreshed immediately after powering on in order to stabilize its inter When using the H8/3028 Group CAS-before-RAS refresh function, therefore, a DRA stabilization period should be provided by means of interrupts by another timer modul counting the number of times bit 7 (CMF) of RTMCSR is set, for instance, immediate DRAS2 to DRAS0 have been set in DRCRA.

**Self-Refreshing:** A self-refresh mode (battery backup mode) is provided for DRAM a standby mode. In this mode, refresh timing and refresh addresses are generated within DRAM. The H8/3028 Group has a function that places the DRAM in self-refresh mochip enters software standby mode.

RENESAS

selected, the RDM bit in DRCRA must be cleared to 0 and RAS up mode selected be executing the SLEEP instruction. Select RAS down mode again after exiting softwode.

 The instruction immediately following a SLEEP instruction must not be located in a designated as DRAM space.

The self-refresh function will not work properly unless the above conditions are observed




Figure 6.30 Self-Refresh Timing (CSEL = 0)

**Refresh Signal (RFSH):** A refresh signal (RFSH) that transmits a refresh cycle off-chipoutput by setting the RFSHE bit to 1 in DRCRA. RFSH output timing is shown in figure 6.29, and 6.30.

Rev. 2.00, 09/03, page 166 of 890

example are of the 10-bit row address  $\times$  10-bit column address type. Up to four D be connected by designating areas 2 to 5 as DRAM space.

RENESAS




Figure 6.31 Interconnections and Address Map for 2-CAS 16-Mbit DRAMs wit Organization

Rev. 2.00, 09/03, page 168 of 890




Figure 6.32 Interconnections and Address Map for 16-Mbit DRAMs with Organization

RENESAS




Figure 6.33 Interconnections and Address Map for 2-CAS 4-Mbit DRAMs with Organization

Rev. 2.00, 09/03, page 170 of 890




Figure 6.34 Example of Setup Procedure when Using DRAM Interfa-

#### 6.5.13 **Usage Notes**

Note the following points when using the DRAM refresh function.

mode, or a bus cycle is extended by means of wait state insertion. Refreshing mus be performed by other means in these cases.

Refresh cycles will not be executed when the external bus released state, software

- If a refresh request is generated internally while the external bus is released, the firm retained and a single refresh cycle will be executed after the bus-released state is c Figure 6.35 shows the bus cycle in this case.
- When a bus cycle is extended by means of wait state insertion, the first request is a the same way as when the external bus has been released.
- In the event of contention with a bus request from an external bus master when a t made to software standby mode, the BACK and strobe states may be indeterminate transition to software standby mode (see figure 6.36).

Rev. 2.00, 09/03, pag




Figure 6.35 Bus-Released State and Refresh Cycles




Figure 6.36 Bus-Released State and Software Standby Mode

Rev. 2.00, 09/03, page 172 of 890

TIAO		
CAS		

Figure 6.37 Self-Refresh Clearing

in RTMCSR is set to 1 by a compare match output when the RTCOR and RTCNT value. The compare match signal is generated in the last state in which the values match (whe is updated from the matching value to a new value). Accordingly, when RTCNT and R match, the compare match signal is not generated until the next counter clock pulse. Firstows the timing.




Figure 6.38 Timing of CMF Flag Setting

**Operation in Power-Down State:** The interval timer operates in sleep mode. It does not in hardware standby mode. In software standby mode, RTCNT and RTMCSR bits 7 and initialized, but RTMCSR bits 5 to 3 and RTCOR retain their settings prior to the transit software standby mode.

Contention between RTCNT Write and Counter Clear: If a counter clear signal occ  $T_3$  state of an RTCNT write cycle, clearing of the counter takes priority and the write is performed. See figure 6.39.

Rev. 2.00, 09/03, page 174 of 890






Figure 6.39 Contention between RTCNT Write and Clear

Contention between RTCNT Write and Increment: If an increment pulse occurs in of an RTCNT write cycle, writing takes priority and RTCNT is not incremented. See




Figure 6.40 Contention between RTCNT Write and Increment

RENESAS





Figure 6.41 Contention between RTCOR Write and Compare Match

RTCNT Operation at Internal Clock Source Switchover: Switching internal clock scause RTCNT to increment, depending on the switchover timing. Table 6.10 shows the between the time of the switchover (by writing to bits CKS2 to CKS0) and the operation RTCNT.

The RTCNT input clock is generated from the internal clock source by detecting the fa of the internal clock. If a switchover is made from a high clock source to a low clock s case No. 3 in table 6.10, the switchover will be regarded as a falling edge, an RTCNT will be generated, and RTCNT will be incremented.

Rev. 2.00, 09/03, page 176 of 890



RENESAS

RTCNT	N	N+1	N+2
			CKS bits rev

- Notes: 1. Including switchovers from a low clock source to the halted state, and from t state to a low clock source.
  - 2. Including switchover from the halted state to a high clock source.
  - 3. Including switchover from a high clock source to the halted state.
  - 4. The switchover is regarded as a falling edge, causing RTCNT to increment.

# **6.7** Interrupt Sources

Compare match interrupts (CMI) can be generated when the refresh timer is used as an timer. Compare match interrupt requests are masked/unmasked with the CMIE bit in F

# 6.8 Burst ROM Interface

#### 6.8.1 Overview

With the H8/3028 Group, external space area 0 can be designated as burst ROM space, ROM space interfacing can be performed. The burst ROM space interface enables 16-organization ROM with burst access capability to be accessed at high speed. Area 0 is as burst ROM space by means of the BROME bit in BCR.

Continuous burst access of a maximum or four or eight words can be performed on extearea 0. Two or three states can be selected for burst access.

Rev. 2.00, 09/03, page 178 of 890

The basic access timing for burst ROM space is shown in figure 6.42.




Figure 6.42 Example of Burst ROM Access Timing

### 6.8.3 Wait Control

As with the basic bus interface, either program wait insertion or pin wait insertion using pin can be used in the initial cycle (full access) of the burst ROM interface.

Wait states cannot be inserted in a burst cycle.

Rev. 2.00, 09/03, pag

interfaces, and so on.

The ICIS1 and ICIS0 bits in BCR both have an initial value of 1, so that an idle cycle is the initial state. If there are no data collisions, the ICIS bits can be cleared.

**Consecutive Reads between Different Areas:** If consecutive reads between different while the ICIS1 bit is set to 1 in BCR, an idle cycle is inserted at the start of the second

Figure 6.43 shows an example of the operation in this case. In this example, bus cycle cycle from ROM with a long output floating time, and bus cycle B is a read cycle from each being located in a different area. In (a), an idle cycle is not inserted, and a collisic cycle B between the read data from ROM and that from SRAM. In (b), an idle cycle is and a data collision is prevented.




Figure 6.43 Example of Idle Cycle Operation (1) (ICIS1 = 1)

Write after Read: If an external write occurs after an external read while the ICIS0 be in BCR, an idle cycle is inserted at the start of the write cycle.

Figure 6.44 shows an example of the operation in this case. In this example, bus cycle cycle from ROM with a long output floating time, and bus cycle B is a CPU write cycle

Rev. 2.00, 09/03, page 180 of 890






Figure 6.44 Example of Idle Cycle Operation (2) (ICIS0 = 1)

External Address Space Access Immediately after DRAM Space Access: If a DRA access is followed by a non-DRAM external access when HWR and LWR have been the UCAS and LCAS output pins by means of the CSEL bit in DRCRB, a Ti cycle is regardless of the settings of bits ICISO and ICIS1 in BCR. Figure 6.45 shows an exam operation.

This is done to prevent simultaneous changing of the  $\overline{HWR}$  and  $\overline{LWR}$  signals used as  $\overline{LCAS}$  in DRAM space and  $\overline{CS}$ n for the space in the next cycle, and so avoid an erron the external device in the next cycle.

A  $T_i$  cycle is not inserted when PB4 and PB5 have been selected as the  $\overline{UCAS}$  and  $\overline{LC}$  pins.

In the case of consecutive DRAM space access precharge cycles ( $T_p$ ), the ICIS0 and I settings are invalid. In the case of consecutive reads between different areas, for exam second access is a DRAM access, only a  $T_p$  cycle is inserted, and a  $T_i$  cycle is not. The this case is shown in figure 6.46.

Rev. 2.00, 09/03, pag

Simultaneous change of HWR/LWR and CSn

(a) Idle cycle not inserted

(b) Idle cycle inserte

Figure 6.45 Example of Idle Cycle Operation (3) (HWR/LWR Used as UCAS)




Figure 6.46 Example of Idle Cycle Operation (4) (Consecutive Precharge C

**Usage Notes:** When non-insertion of idle cycles is set, the rise (negation) of  $\overline{RD}$  and th (assertion) of  $\overline{CSn}$  may occur simultaneously. An example of the operation is shown in 6.47.

If consecutive reads between different external areas occur while the ICIS1 bit is cleared BCR, or if a write cycle to a different external area occurs after an external read while to bit is cleared to 0, the  $\overline{RD}$  negation in the first read cycle and the  $\overline{CSn}$  assertion in the first cycle will occur simultaneously. Therefore, depending on the output delay time of it is possible that the low-level output of  $\overline{RD}$  in the preceding read cycle and the low-level

A setting whereby idle cycle insertion is not performed can be made only when  $\overline{RD}$  and not change simultaneously, or when it does not matter if they do.

Rev. 2.00, 09/03, page 182 of 890

of CSn in the following bus cycle will overlap.

(a) Idle cycle not inserted

(b) Idle cycle inser

Figure 6.47 Example of Idle Cycle Operation (5)

# 6.9.2 Pin States in Idle Cycle

Table 6.11 shows the pin states in an idle cycle.

**Table 6.11 Pin States in Idle Cycle** 

Pins	Pin State
A <sub>23</sub> to A <sub>0</sub>	Next cycle address value
D <sub>15</sub> to D <sub>0</sub>	High impedance
<del>CS</del> n	High*
UCAS, LCAS	High
ĀS	High
RD	High
HWR	High
LWR	High

Note: \* Remains low in DRAM space RAS down mode.

returns an acknowledge signal to the bus master. When two or more bus masters reque the highest-priority bus master receives an acknowledge signal. The bus master that re acknowledge signal can continue to use the bus until the acknowledge signal is deactive.

The bus master priority order is:

The bus arbiter samples the bus request signals and determines priority at all times, but always grant the bus immediately, even when it receives a bus request from a bus mast higher priority than the current bus master. Each bus master has certain times at which release the bus to a higher-priority bus master.

#### 6.10.1 Operation

**CPU:** The CPU is the lowest-priority bus master. If the DMAC, DRAM interface, or a bus master requests the bus while the CPU has the bus right, the bus arbiter transfers th to the bus master that requested it. The bus right is transferred at the following times:

- The bus right is transferred at the boundary of a bus cycle. If word data is accessed
  consecutive byte accesses, however, the bus right is not transferred between the two
  accesses.
- If another bus master requests the bus while the CPU is performing internal operation executing a multiply or divide instruction, the bus right is transferred immediately. continues its internal operations.
  - If another bus master requests the bus while the CPU is in sleep mode, the bus right transferred immediately.

Rev. 2.00, 09/03, page 184 of 890



Channel Operation.

**DRAM Interface:** The DRAM interface requests the bus right from the bus arbiter w

cycle request is issued, and releases the bus at the end of the refresh cycle. For details 6.5, DRAM Interface.

External Bus Master: When the BRLE bit is set to 1 in BRCR, the bus can be released.

external bus master: When the BRLE bit is set to 1 in BRCR, the bus can be release external bus master. The external bus master has highest priority, and requests the but the bus arbiter y driving the  $\overline{BREQ}$  signal low. Once the external bus master acquires keeps the bus until the  $\overline{BREQ}$  signal goes high. While the bus is released to an extern master, the H8/3028 Group chip holds the address bus, data bus, bus control signals ( $\overline{IWR}$ ), and  $\overline{LWR}$ ), and chip select signals ( $\overline{CSn}$ : n = 7 to 0) in the high-impedance states.

The bus arbiter samples the  $\overline{BREQ}$  pin at the rise of the system clock ( $\phi$ ). If  $\overline{BREQ}$  is is released to the external bus master at the appropriate opportunity. The  $\overline{BREQ}$  signal held low until the  $\overline{BACK}$  signal goes low.

the BACK pin in the low output state.

When the  $\overline{BREQ}$  pin is high in two consecutive samples, the  $\overline{BACK}$  pin is driven high bus-release cycle.

Figure 6.48 shows the timing when the bus right is requested by an external bus masteread cycle in a two-state access area. There is a minimum interval of three states from BREQ signal goes low until the bus is released.




Figure 6.48 Example of External Bus Master Operation

In the event of contention with a bus request from an external bus master when a transit made to software standby mode, the  $\overline{BACK}$  and strobe states may be indeterminate after transition to software standby mode (see figure 6.36).

When software standby mode is used, the BRLE bit should be cleared to 0 in BRCR be executing the SLEEP instruction.

Rev. 2.00, 09/03, page 186 of 890




Figure 6.49 ASTCR Write Timing

**DDR and CSCR Write Timing:** Data written to DDR or CSCR for the port corresponding  $\overline{CS}$ n pin to switch between  $\overline{CS}$ n output and generic input takes effect starting from the the DDR write cycle. Figure 6.50 shows the timing when the  $\overline{CS}_1$  pin is changed from input to  $\overline{CS}_1$  output.




Figure 6.50 DDR Write Timing

Rev. 2.00, 09/03, pag

PA7 to PA4 (A23 to A20) High-impedance

Figure 6.51 BRCR Write Timing

#### 6.11.2 BREQ Pin Input Timing

After driving the  $\overline{BREQ}$  pin low, hold it low until  $\overline{BACK}$  goes low. If  $\overline{BREQ}$  returns to level before  $\overline{BACK}$  goes lows, the bus arbiter may operate incorrectly.

To terminate the external-bus-released state, hold the  $\overline{BREQ}$  signal high for at least three  $\overline{BREQ}$  is high for too short an interval, the bus arbiter may operate incorrectly.

Rev. 2.00, 09/03, page 188 of 890

details see section 20.6, Module Standby Function.

#### 7.1.1 Features

DMAC features are listed below.

- Selection of short address mode or full address mode
  - Short address mode
  - 8-bit source address and 24-bit destination address, or vice versa
  - Maximum four channels available
  - Selection of I/O mode, idle mode, or repeat mode
- Full address mode
  - 24-bit source and destination addresses
  - Maximum two channels available
  - Selection of normal mode or block transfer mode
- Directly addressable 16-Mbyte address space
- Selection of byte or word transfer
- Activation by internal interrupts, external requests, or auto-request (depending on mode)
  - 16-bit timer compare match/input capture interrupts (×3)
  - Serial communication interface (SCI channel 0) transmit-data-empty/receive-d interrupts
    - External requests
    - Auto-request
  - A/D converter conversion-end interrupt

Rev. 2.00, 09/03, pag




Figure 7.1 Block Diagram of DMAC

mode	<ul><li>per request</li><li>Increments or decrements the memory</li></ul>		0 to 2	
	<ul><li>address by 1 or 2</li><li>Executes 1 to 65,536 transfers</li></ul>	•	Transmit-data-empty interrupt from SCI channel 0	)
	Idle mode	•	Conversion-end interrupt from A/D converter	8
	<ul> <li>Transfers one byte or one word per request</li> <li>Holds the memory address fixed</li> </ul>	•	Receive-data-full interrupt from SCI channel 0	
	Executes 1 to 65,536 transfers	•	External request	24
	Repeat mode Transfers one byte or one word per request Increments or decrements the memory address by 1 or 2 Executes a specified number (1 to 255) of transfers, then returns to the initial state and continues			
Full address mode	Normal mode  Auto-request  Retains the transfer request internally  Executes a specified number(1 to 65,536) of transfers continuously  Selection of burst mode or cyclesteal mode  External request  Transfers one byte or one word per request  Executes 1 to 65,536 transfers	•	Auto-request External request	24
	Block transfer Transfers one block of a specified size per request Executes 1 to 65,536 transfers Allows either the source or destination to be a fixed block area Block size can be 1 to 255 bytes or words	•	Compare match/ input capture A interrupts from 16-bit timer channels 0 to 2 External request Conversion-end interrupt from A/D converter	24
	RENE	ES	Rev. 2.00, 09/	/03, pag

capture A interrupts from 16-bit timer channels 0 to 2

Snort

mode

address

• Transfers one byte or one word

per request

1	DMA request 1	DREQ <sub>1</sub>	Input	External request for DMAC
	Transfer end 1	TEND <sub>1</sub>	Output	Transfer end on DMAC cha
Note:	External requests canno	t be made to	channel A in	short address mode.

#### 7.1.5 **Register Configuration**

Table 7.3 lists the DMAC registers.



Memory address register 0BH	MADODII		
Wichioly address register obit	MAR0BH	R/W	Ur
Memory address register 0BL	MAR0BL	R/W	Un
I/O address register 0B	IOAR0B	R/W	Ur
Execute transfer count register 0BH	ETCR0BH	R/W	Un
Execute transfer count register 0BL	ETCR0BL	R/W	Un
Data transfer control register 0B	DTCR0B	R/W	H'(
Memory address register 1AR	MAR1AR	R/W	Un
Memory address register 1AE	MAR1AE	R/W	Un
Memory address register 1AH	MAR1AH	R/W	Un
Memory address register 1AL	MAR1AL	R/W	Un
I/O address register 1A	IOAR1A	R/W	Ur
Execute transfer count register 1AH	ETCR1AH	R/W	Un
Execute transfer count register 1AL	ETCR1AL	R/W	Un
Data transfer control register 1A	DTCR1A	R/W	H'(
Memory address register 1BR	MAR1BR	R/W	Un
Memory address register 1BE	MAR1BE	R/W	Un
Memory address register 1BH	MAR1BH	R/W	Un
Memory address register 1BL	MAR1BL	R/W	Un
I/O address register 1B	IOAR1B	R/W	Ur
Execute transfer count register 1BH	ETCR1BH	R/W	Un
Execute transfer count register 1BL	ETCR1BL	R/W	Un
Data transfer control register 1B	DTCR1B	R/W	H'(
bits of the address are indicated.			
RENESAS	Rev. 2.00,	09/03,	paç
	I/O address register 0B  Execute transfer count register 0BH  Execute transfer count register 0BL  Data transfer control register 0B  Memory address register 1AR  Memory address register 1AH  Memory address register 1AL  I/O address register 1A  Execute transfer count register 1AH  Execute transfer count register 1AL  Data transfer control register 1A  Memory address register 1BR  Memory address register 1BE  Memory address register 1BH  Memory address register 1BL  I/O address register 1B  Execute transfer count register 1BH  Execute transfer count register 1BH  Data transfer count register 1BL  bits of the address are indicated.	I/O address register 0B  Execute transfer count register 0BH  Execute transfer count register 0BL  Data transfer control register 0B  Memory address register 1AR  Memory address register 1AE  Memory address register 1AH  Memory address register 1AH  Memory address register 1AL  Memory address register 1AL  I/O address register 1A  Execute transfer count register 1AH  Execute transfer count register 1AL  Data transfer control register 1A  Memory address register 1BR  Memory address register 1BE  Memory address register 1BH  Memory address register 1BL  Memory address register 1BL  Memory address register 1BL  Data transfer count register 1BL  Execute transfer count register 1BL  DAR1B  DTCR1B  bits of the address are indicated.	I/O address register 0B  Execute transfer count register 0BH ETCR0BH R/W  Execute transfer count register 0BL ETCR0BL R/W  Data transfer control register 0BD DTCR0B R/W  Memory address register 1AR MAR1AR R/W  Memory address register 1AE MAR1AE R/W  Memory address register 1AH MAR1AH R/W  Memory address register 1AL MAR1AL R/W  I/O address register 1AL IOAR1A R/W  Execute transfer count register 1AH ETCR1AH R/W  Execute transfer count register 1AL ETCR1AL R/W  Data transfer control register 1A DTCR1A R/W  Memory address register 1BR MAR1BR R/W  Memory address register 1BE MAR1BE R/W  Memory address register 1BH MAR1BH R/W  Memory address register 1BL MAR1BL R/W  I/O address register 1B IOAR1B R/W  Execute transfer count register 1BH ETCR1BH R/W  Execute transfer count register 1BL ETCR1BL R/W  Data transfer count register 1BL DTCR1B R/W  Data transfer control register 1BL DTCR1B R/W  Data transfer control register 1BD DTCR1B R/W  Dits of the address are indicated.

Execute transfer count register than ETCRUAH

Execute transfer count register 0AL ETCR0AL

Data transfer control register 0A

Memory address register 0BR

K/VV

R/W

R/W

R/W

DTCR0A

MAR0BR

Uľ

Ur

H'

Ur

H FFFZ4

H'FFF25

H'FFF27


H'FFF28

0	1	1	DMAC channel 0 operates as one channel in full add			
	Other	than above	DMAC channels 0A and 0B operate as two indepe channels in short address mode			
1	1	1	DMAC channel 1 operates as one channel in full add			
	Other than above		DMAC channels 1A and 1B operate as two independ channels in short address mode			

## 7.2.1 Memory Address Registers (MAR)

A memory address register (MAR) is a 32-bit readable/writable register that specifies a destination address. The transfer direction is determined automatically from the activate

destination address. The transfer direction is determined automatically from the activat



An MAR consists of four 8-bit registers designated MARR, MARE, MARH, and MAR

serial communication interface (SCI) channel 0 or by an A/D converter conversion-end and as a source address register otherwise.

The MAR value is incremented or decremented each time one byte or word is transferr

The MAR value is incremented or decremented each time one byte or word is transferr automatically updating the source or destination memory address. For details, see section Data Transfer Control Registers (DTCR).

An MAR functions as a source or destination address register depending on how the Diactivated: as a destination address register if activation is by a receive-data-full interrupt

The MARs are not initialized by a reset or in standby mode.

Rev. 2.00, 09/03, page 194 of 890



Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			Sour	co or dest	ination add	droce	

An IOAR functions as a source or destination address register depending on how the I activated: as a destination address register if activation is by a receive-data-full interruserial communication interface (SCI) channel 0 or by an A/D converter conversion-en and as a source address register otherwise.

The IOAR value is held fixed. It is not incremented or decremented when a transfer is

The IOARs are not initialized by a reset or in standby mode.

### 7.2.3 Execute Transfer Count Registers (ETCR)

An execute transfer count register (ETCR) is a 16-bit readable/writable register that sp number of transfers to be executed. These registers function in one way in I/O mode a mode, and another way in repeat mode.

• I/O mode and idle mode

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value		Undetermined												
Read/Write	R/W													

In I/O mode and idle mode, ETCR functions as a 16-bit counter. The count is decremed each time one transfer is executed. The transfer ends when the count reaches H'0000

Rev. 2.00, 09/03, pag

RENESAS

Transfer counter

5 Bit 7 6 4 3 2 1 Initial value Undetermined Read/Write R/W R/W R/W R/W R/W R/W R/W **ETCRL** Initial count

In repeat mode, ETCRH functions as an 8-bit transfer counter and ETCRL holds the in transfer count. ETCRH is decremented by 1 each time one transfer is executed. When I reaches H'00, the value in ETCRL is reloaded into ETCRH and the same operation is re-

The ETCRs are not initialized by a reset or in standby mode.

Rev. 2.00, 09/03, page 196 of 890

Data transfer enable Enables or disables data transfer				Data transfer s These bits sele transfer activat
	Data transfer size Selects byte or word size		Enables	ansfer interrupt enable s or disables the CPU inte nd of the transfer
incre Selec incre the m	Data transfer increment/decrement Selects whether to increment or decrement the memory address register			
		Repeat Selects mode	enable repeat	

The DTCRs are initialized to H'00 by a reset and in standby mode.

Bit 7—Data Transfer Enable (DTE): Enables or disables data transfer on a channel. DTE bit is set to 1, the channel waits for a transfer to be requested, and executes the tr activated as specified by bits DTS2 to DTS0. When DTE is 0, the channel is disabled

accept transfer requests. DTE is set to 1 by reading the register when DTE is 0, then we

Bit 7 DTE	Description
0	Data transfer is disabled. In I/O mode or idle mode, DTE is cleared to 0 when the specified number of transfers have been completed
1	Data transfer is enabled

If DTIE is set to 1, a CPU interrupt is requested when DTIE is cleared to 0.



Rev. 2.00, 09/03, pag

DTID	Description						
0	MAR is incremented after each data transfer						
	<ul> <li>If DTSZ = 0, MAR is incremented by 1 after each transfer</li> </ul>						
	<ul> <li>If DTSZ = 1, MAR is incremented by 2 after each transfer</li> </ul>						
1	MAR is decremented after each data transfer						
	<ul> <li>If DTSZ = 0, MAR is decremented by 1 after each transfer</li> </ul>						
	<ul> <li>If DTSZ = 1, MAR is decremented by 2 after each transfer</li> </ul>						

MAR is not incremented or decremented in idle mode.

Bit 5

mode.

Bit 4 RPE	Bit 3 DTIE	Description	
0	0	I/O mode	(
	1	<u> </u>	
1	0	Repeat mode	
	1	Idle mode	

Bit 4—Repeat Enable (RPE): Selects whether to transfer data in I/O mode, idle mode

Operations in these modes are described in sections 7.4.2, I/O Mode, 7.4.3, Idle Mode, Repeat Mode.

			•	,	,	,		
activation source. Some of the selectable sources differ between channels A and B.	activation source.	Some of the sele	ectable s	sources	differ	between	channels A	and B.

Bit 2

Bit 1

Bit 0

DTS2	DTS1	DTS0	Description
0	0	0	Compare match/input capture A interrupt from 16-bit timer
			(I
		1	Compare match/input capture A interrupt from 16-bit timer
	1	0	Compare match/input capture A interrupt from 16-bit timer
		1	Conversion-end interrupt from A/D converter
1	0	0	Transmit-data-empty interrupt from SCI channel 0
		1	Receive-data-full interrupt from SCI channel 0
	1	0	Falling edge of DREQ input (channel B)
			Transfer in full address mode (channel A)
		1	Low level of DREQ input (channel B)
			Transfer in full address mode (channel A)
Note:	See secti	ion 7.3.4,	Data Transfer Control Registers (DTCR).

The same internal interrupt can be selected as an activation source for two or more ch


the priority order, see section 7.4.9, Multiple-Channel Operation.

When a channel is enabled (DTE = 1), its selected DMAC activation source cannot get

once. In that case the channels are activated in a priority order, highest-priority channel

When a channel is enabled (DTE = 1), its selected DMAC activation source cannot g CPU interrupt.

An MAR consists of four 8-bit registers designated MARR, MARE, MARH, and MAR of MARR are reserved; they cannot be modified and are always read as 1. (Write is inv



The MAR value is incremented or decremented each time one byte or word is transferr automatically updating the source or destination memory address. For details, see section Data Transfer Control Registers (DTCR).

The MARs are not initialized by a reset or in standby mode.

### 7.3.2 I/O Address Registers (IOAR)

The I/O address registers (IOARs) are not used in full address mode.

Rev. 2.00, 09/03, page 200 of 890




Bit	_15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value		•					Uı	ndete	rmin	ed				
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/\							
							Tra	ınsfer	cour	nter				

ETCRB: Is not used in normal mode.

In normal mode ETCRA functions as a 16-bit transfer counter. The count is decrement each time one transfer is executed. The transfer ends when the count reaches H'0000. In not used.

Rev. 2.00, 09/03, pag



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value				•			Ur	ndete	rmine	ed				
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W							


Block transfer counter

In block transfer mode, ETCRAH functions as an 8-bit block size counter. ETCRAL he initial block size. ETCRAH is decremented by 1 each time one byte or word is transfer the count reaches H'00, ETCRAH is reloaded from ETCRAL. Blocks consisting of an a number of bytes or words can be transferred repeatedly by setting the same initial block in ETCRAH and ETCRAL.

In block transfer mode ETCRB functions as a 16-bit block transfer counter. ETCRB is decremented by 1 each time one block is transferred. The transfer ends when the count H'0000.

The ETCRs are not initialized by a reset or in standby mode.

Rev. 2.00, 09/03, page 202 of 890



DTCRA is initialized to H'00 by a reset and in standby mode.

Rev. 2.00, 09/03, pag

	•	
0	Data transfer is disabled (DTE is cleared to 0 when the specified number of transfers have been completed)	(Ir
1	Data transfer is enabled	
	is set to 1, a CPU interrupt is requested when DTE is cleared to 0.	
Bit 0—1	<b>Data Transfer Size (DTSZ):</b> Selects the data size of each transfer.	
Bit 6 DTSZ	Description	
0	Byte-size transfer	(Ir

(Ir

If DTSZ = 0, MARA is decremented by 1 after each transfer  If DTSZ = 1, MARA is decremented by 2 after each transfer

**SAIDE** 

0

1

0 1

**SAID** 

0

1

MARA is incremented after each data transfer

MARA is decremented after each data transfer

If DTSZ = 0, MARA is incremented by 1 after each transfer If DTSZ = 1, MARA is incremented by 2 after each transfer

Description

MARA is held fixed

MARA is held fixed

address mode when DTS2A and DTS1A are both set to 1.

# Bit 0—Data Transfer Select 0A (DTS0A): Selects normal mode or block transfer m

Bit 0 DTS0A	Description	
0	Normal mode	
1	Block transfer mode	

Operations in these modes are described in sections 7.4.5, Normal Mode, and 7.4.6, B Transfer Mode.

RENESAS

Rev. 2.00, 09/03, pag

transfer, together with
the DTE bit, and is cleared
to 0 by an interrupt

Reserved bit

Transfer mode select
Selects whether the
block area is the source
or destination in block
transfer mode

increment/decrement
Destination address
increment/decrement enable
These bits select whether
the destination address
register (MARB) is incremented,
decremented, or held fixed
during the data transfer

**Destination address** 

**2B to 0B**These bits selectransfer activation

Data transfer se

DTCRB is initialized to H'00 by a reset and in standby mode.

**Bit 7—Data Transfer Master Enable (DTME):** Together with the DTE bit in DTCR enables or disables data transfer. When the DTME and DTE bits are both set to 1, the cenabled. When an NMI interrupt occurs DTME is cleared to 0, suspending the transfer CPU can use the bus. The suspended transfer resumes when DTME is set to 1 again. For information on operation in block transfer mode, see section 7.6.6, NMI Interrupts and Transfer Mode.

DTME is set to 1 by reading the register while DTME = 0, then writing 1.

Bit 7 DTME	Description	
0	Data transfer is disabled (DTME is cleared to 0 when an NMI interrupt occurs)	(lı
1	Data transfer is enabled	



1	MARB is incremented after each data transfer
	If DTSZ = 0, MARB is incremented by 1 after each data trans
	If DTSZ = 1, MARB is incremented by 2 after each data trans
0	MARB is held fixed
1	MARB is decremented after each data transfer
	If DTSZ = 0, MARB is decremented by 1 after each data trans
	If DTSZ = 1, MARB is decremented by 2 after each data trans

Bit 3—Transfer Mode Select (TMS): Selects whether the source or destination is the

Source is the block area in block transfer mode

ın block	n block transfer mode.						
Bit 3							
TMS	Description						
0	Destination is the block area in block transfer mode						

Rev. 2.00, 09/03, pag

		1	Cannot be used
1	0	0	Cannot be used
		1	Cannot be used
	1	0	Falling edge of DREQ
		1	Low level input at DREQ
• Blo	ck transf	er mode	
<ul><li>Blo</li><li>Bit 2</li></ul>	ck transf	er mode	
Bit 2	Bit 1	Bit 0	Description
Bit 2	Bit 1	Bit 0	Description  Compare match/input capture A interrupt from 16-bit timer compared to the compare
Bit 2 DTS2B	Bit 1 DTS1B	Bit 0 DTS0B	<u>'</u>

Cannot be used

Auto-request (cycle-steal mode)

0	0	0	Compare match/input capture A interrupt from 16-bit timer cha (In			
		1	Compare match/input capture A interrupt from 16-bit timer cha			
	1	0	Compare match/input capture A interrupt from 16-bit timer cha			
		1	Conversion-end interrupt from A/D converter			
1	0	0	Cannot be used			
		1	Cannot be used			
	1	0	Falling edge of DREQ			
		1	Cannot be used			

The same internal interrupt can be selected to activate two or more channels. The channactivated in a priority order, highest priority first. For the priority order, see section 7.4

Multiple-Channel Operation.

1

0



	. topoutouo					
		Transmit-data-empty and receive-data-full interrupts from SCI channel 0				
		Conversion-end interrupt from A/D converter				
		External request				
Full address	Normal mode	Auto-request				
mode		External request				
	Block transfer mode	Compare match/input capture A interrupt from 16-bit timer channels 0 to 2				
		Conversion-end interrupt from A/D converter				
		External request				
A summary of operations in these modes follows.						

I/O mode

Idle mode

Repeat mode

Short address

mode

Α

I/O Mode: One byte or word is transferred per request. A designated number of these

automatically from the activation source. Idle Mode: One byte or word is transferred per request. A designated number of these are executed. A CPU interrupt can be requested at completion of the designated numb transfers. One 24-bit address and one 8-bit address are specified. The addresses are he transfer direction is determined automatically from the activation source.

executed. A CPU interrupt can be requested at completion of the designated number of One 24-bit address and one 8-bit address are specified. The transfer direction is deterr

RENESAS

Compare match/input

capture A interrupt from

16-bit timer channels 0 to 2

Rev. 2.00, 09/03, pag

Up to four cha

can operate in

Only the B cha

support extern

A and B chanr

paired; up to to are available

Burst mode tra

cycle-steal mo

can be selecte

requests

designated number of transfers have been completed. A CPU interrupt can be reque completion of the transfers. Both addresses are 24-bit addresses.

— Cycle-steal mode

The bus is released to another bus master after each byte or word is transferred.

- Burst mode

Unless requested by a higher-priority bus master, the bus is not released until th designated number of transfers have been completed.

External request

One byte or word is transferred per request. A designated number of these transfers executed. A CPU interrupt can be requested at completion of the designated numbe transfers. Both addresses are 24-bit addresses.

**Block Transfer Mode:** One block of a specified size is transferred per request. A designumber of block transfers are executed. At the end of each block transfer, one address to its initial value. When the designated number of blocks have been transferred, a CPU

can be requested. Both addresses are 24-bit addresses.

Rev. 2.00, 09/03, page 210 of 890



in MAR to the address specified in IOAR otherwise.

Table 7.6 indicates the register functions in I/O mode.

Table 7.6 Register Functions in I/O Mode

	Function			
Register	Activated by SCI 0 Receive- Data-Full Interrupt	Other Activation	 Initial Setting	Ор
23 0 MAR	Destination address register	Source address register	Destination or source start address	Inci ded ond trar
23 7 0 All 1s IOAR	Source address register	Destination address register	Source or destination address	Hel
15 0 ETCR	Transfer counter	•	Number of transfers	Dec ond tran H'0 rea

Legend

MAR: Memory address register

IOAR: I/O address register

incremented or decremented.

ETCR: Execute transfer count register

MAR and IOAR specify the source and destination addresses. MAR specifies a 24-bit destination address, which is incremented or decremented as each byte or word is tran IOAR specifies the lower 8 bits of a fixed address. The upper 16 bits are all 1s. IOAR

Figure 7.2 illustrates how I/O mode operates.

Rev. 2.00, 09/03, pag

trai






Figure 7.2 Operation in I/O Mode

The transfer count is specified as a 16-bit value in ETCR. The ETCR value is decrement each transfer. When the ETCR value reaches H'0000, the DTE bit is cleared and the transfer bit is set to 1, a CPU interrupt is requested at this time. The maximum transis 65,536, obtained by setting ETCR to H'0000.

Transfers can be requested (activated) by compare match/input capture A interrupts fro timer channels 0 to 2, transmit-data-empty and receive-data-full interrupts from SCI ch conversion-end interrupts from the A/D converter, and external request signals.

For the detailed settings see section 7.2.4, Data Transfer Control Registers (DTCR).

Rev. 2.00, 09/03, page 212 of 890




Figure 7.3 I/O Mode Setup Procedure (Example)

#### 7.4.3 Idle Mode

Idle mode can be selected independently for each channel.

One byte or word is transferred at each transfer request in idle mode. A designated nu these transfers are executed. One address is specified in the memory address register (other in the I/O address register (IOAR). The direction of transfer is determined auton from the activation source. The transfer is from the address specified in IOAR to the a specified in MAR if activated by an SCI channel 0 receive-data-full interrupt, and from address specified in MAR to the address specified in IOAR otherwise.

Table 7.7 indicates the register functions in idle mode.



Rev. 2.00, 09/03, pag

23	All 1s	7 0 IOAR	Source address register	Destination address register	Source or destination address
	15	0 ETCR	Transfer counte	г	Number of transfers

Held

Deci

once trans H'00 reac trans

Legend

MAR: Memory address register IOAR: I/O address register

ETCR: Execute transfer count register

MAR and IOAR specify the source and destination addresses. MAR specifies a 24-bit sed destination address. IOAR specifies the lower 8 bits of a fixed address. The upper 16 bits. MAR and IOAR are not incremented or decremented.

Figure 7.4 illustrates how idle mode operates.




Figure 7.4 Operation in Idle Mode

1 of the detailed settings see section 7.3.4, Data Transfer Control Registers (DTCR).

Figure 7.5 shows a sample setup procedure for idle mode.




Figure 7.5 Idle Mode Setup Procedure (Example)

MAK and ETCKH are restored to their original values and operation continues. The dif transfer is determined automatically from the activation source. The transfer is from the specified in IOAR to the address specified in MAR if activated by an SCI channel 0 red full interrupt, and from the address specified in MAR to the address specified in IOAR

Table 7.8 indicates the register functions in repeat mode.

**Table 7.8 Register Functions in Repeat Mode** 

	Function			
Register	Activated by SCI 0 Receive- Data-Full Interrupt	Other Activation	Initial Setting	Operation
23 0 MAR	Destination address register	Source address register	Destination or source start address	Increment decrement each trans ETCRH re H'0000, th to initial va
23 7 0 All 1s IOAR	Source address register	Destination address register	Source or destination address	Held fixed
7 0 ETCRH	Transfer counter	r	Number of transfers	Decremen per transfe H'0000 is i then reload ETCRL
7 0 ETCRL	Initial transfer co	ount	Number of transfers	Held fixed

Legend

MAR: Memory address register

IOAR: I/O address register ETCR: Execute transfer count register

Rev. 2.00, 09/03, page 216 of 890



if the CPU sets DTE to 1 again, transfers resume from the state at which DTE was cle CPU interrupt is requested.

As in I/O mode, MAR and IOAR specify the source and destination addresses. MAR 24-bit source or destination address. IOAR specifies the lower 8 bits of a fixed addres 16 bits are all 1s. IOAR is not incremented or decremented.

Figure 7.6 illustrates how repeat mode operates.




Figure 7.6 Operation in Repeat Mode






Figure 7.7 Repeat Mode Setup Procedure (Example)

	MARA		register
23	MARB	0	Destination address register
	15 ETÇRA	0	Transfer counter

Legend

MARA: Memory address register A MARB: Memory address register B

ETCRA: Execute transfer count register A

The source and destination addresses are both 24-bit addresses. MARA specifies the s

address. MARB specifies the destination address. MARA and MARB can be independent incremented, decremented, or held fixed as data is transferred.

The transfer count is specified as a 16-bit value in ETCRA. The ETCRA value is decreased to the specified as a 16-bit value are specified as a 16-bit value in ETCRA.

address

address

Number of

transfers

Destination start

decremented transfer, or h

Incremented

decremented transfer, or h

Decremented

transfer

The transfer count is specified as a 16-bit value in ETCRA. The ETCRA value is decr 1 at each transfer. When the ETCRA value reaches H'0000, the DTE bit is cleared and ends. If the DTIE bit is set to 1, a CPU interrupt is requested at this time. The maximu count is 65,536, obtained by setting ETCRA to H'0000.




Figure 7.8 Operation in Normal Mode

Transfers can be requested (activated) by an external request or auto-request. An auto-retransfer is activated by the register settings alone. The designated number of transfers a automatically. Either cycle-steal or burst mode can be selected. In cycle-steal mode the releases the bus temporarily after each transfer. In burst mode the DMAC keeps the bust

transfers are completed, unless there is a bus request from a higher-priority bus master.

For the detailed settings see section 7.3.4, Data Transfer Control Registers (DTCR).

Rev. 2.00, 09/03, page 220 of 890




Figure 7.9 Normal Mode Setup Procedure (Example)

Register	Function	Initial Setting	Operation
23 MARA	0 Source address register	s Source start address	Incremented o decremented o transfer, or hel
23 MARB	0 Destination address registe	Destination start er address	Incremented o decremented o transfer, or hel
7 ETCRA	Block size cour	nter Block size	Decremented of transfer until H reached, then from ETCRL
7 ETCRA	0 Initial block size	e Block size	Held fixed
15 ETCRB	Block transfer counter	Number of block transfers	Decremented of block transfer of is reached and transfer ends

The source and destination addresses are both 24-bit addresses. MARA specifies the so address. MARB specifies the destination address. MARA and MARB can be independent incremented, decremented, or held fixed as data is transferred. One of these registers of block area register: even if it is incremented or decremented, it is restored to its initial v end of each block transfer. The TMS bit in DTCRB selects whether the block area is th

Legend

destination.

MARA: Memory address register A MARB: Memory address register B

ETCRA: Execute transfer count register A ETCRB: Execute transfer count register B




Figure 7.10 Operation in Block Transfer Mode


time.


Figure 7.11 shows examples of a block transfer with byte data size when the block area destination. In (a) the block area address is cycled. In (b) the block area address is held

Transfers can be requested (activated) by compare match/input capture A interrupts fro channels 0 to 2, by an A/D converter conversion-end interrupt, and by external request

For the detailed settings see section 7.3.4, Data Transfer Control Registers (DTCR).

Rev. 2.00, 09/03, page 224 of 890





· Select the DMAC activation source with b DTS2B to DTS0B. Set the DTCRA bits as follows.

· Clear the DTE to 0.

- Select byte size or word size with the DTS
- · Set the SAID and SAIDE bits to select wh MARA is incremented, decremented, or h
- · Set or clear the DTIE bit to enable or disa CPU interrupt at the end of the transfer. Set bits DTS2A to DTS0A all to 1 to select block transfer mode.

Read DTCRB with DTME cleared to 0. Set the DTME bit to 1 in DTCRB.

Read DTCRA with DTE cleared to 0. 10. Set the DTE bit to 1 in DTCRA to enable the transfer.

Figure 7.12 Block Transfer Mode Setup Procedure (Example)

interrupts	IMIA1	0	0	×
	IMIA2	0	0	×
	ADI	0	0	×
	TXI0	0	0	×
	RXI0	0	0	×
External requests	Falling edge of DREQ	×	0	0
	Low input at DREQ	×	0	0
Auto-request		×	×	0

Channels

0A and 1A

**Activation Source** 

Internal

IMIA0

Channels

0B and 1B

0

Normal

×

Blo

OOXX

0

×

X

source and the DTE bit is set to 1, that interrupt request is not sent to the CPU. It is not for an interrupt request to activate the DMAC and simultaneously generate a CPU into the DMAC is activated by an interrupt request, the interrupt request flag is also

Activation by Internal Interrupts: When an interrupt request is selected as a DMAC

When the DMAC is activated by an interrupt request, the interrupt request flag is clear automatically. If the same interrupt is selected to activate two or more channels, the ir request flag is cleared when the highest-priority channel is activated, but the transfer reheld pending on the other channels in the DMAC, which are activated in their priority

however. If the  $\overline{DREQ}$  input goes high during a transfer, the transfer is suspended after byte or word has been transferred. When  $\overline{DREQ}$  goes low, the request is held internally byte or word has been transferred. The  $\overline{TEND}$  signal goes low during the last write cycles.

requests are possible in block transfer mode. Each time a high-to-low transition of the linput is detected, a block of the specified size is transferred. The TEND signal goes low last write cycle in each block.

Activation by Auto-Request: The transfer starts as soon as enabled by register setup,

In block transfer mode, an external request operates as follows. Only edge-sensitive tra

continues until completed. Cycle-steal mode or burst mode can be selected.

In cycle-steal mode the DMAC releases the bus temporarily after transferring each byte

Normally, DMAC cycles alternate with CPU cycles.

In burst mode the DMAC keeps the bus until the transfer is completed, unless there is a priority bus request. If there is a higher-priority bus request, the bus is released after the byte or word has been transferred.

Rev. 2.00, 09/03, page 228 of 890






Figure 7.13 DMA Transfer Bus Timing (Example)




Figure 7.14 Bus Timing of DMA Transfer Requested by Low DREQ Inp




Figure 7.15 Burst DMA Bus Timing

When the DMAC is activated from a  $\overline{DREQ}$  pin there is a minimum interval of four s when the transfer is requested until the DMAC starts operating. The  $\overline{DREQ}$  pin is not during the time between the transfer request and the start of the transfer. In short addr normal mode, the pin is next sampled at the end of the read cycle. In block transfer me is next sampled at the end of one block transfer.

Rev. 2.00, 09/03, pag




Figure 7.16 Timing of DMAC Activation by Falling Edge of DREQ in Norma




Figure 7.17 Timing of DMAC Activation by Low DREQ Level in Normal




Figure 7.18 Timing of DMAC Activation by Falling Edge of  $\overline{\text{DREQ}}$  in Block Transfer

		. •
Channel 0B		<b>↑</b>
Channel 1A	Channel 1	
Channel 1B		Low

If transfers are requested on two or more channels simultaneously, or if a transfer on of is requested during a transfer on another channel, the DMAC operates as follows.

- When a transfer is requested, the DMAC requests the bus right. When it gets the b starts a transfer on the highest-priority channel at that time.
- Once a transfer starts on one channel, requests to other channels are held pending channel releases the bus.
- After each transfer in short address mode, and each externally-requested or cyclesin normal mode, the DMAC releases the bus and returns to step 1. After releasing there is a transfer request for another channel, the DMAC requests the bus again.

After completion of a burst-mode transfer, or after transfer of one block in block to mode, the DMAC releases the bus and returns to step 1. If there is a transfer reque

higher-priority channel or a bus request from a higher-priority bus master, however DMAC releases the bus after completing the transfer of the current byte or word. A releasing the bus, if there is a transfer request for another channel, the DMAC requagain.

Figure 7.19 shows the timing when channel 0A is set up for I/O mode and channel 1 f mode, and a transfer request for channel 0A is received while channel 1 is active.






Figure 7.19 Timing of Multiple-Channel Operations

### 7.4.10 External Bus Requests, DRAM Interface, and DMAC

During a DMAC transfer, if the bus right is requested by an external bus request signal by the DRAM interface (refresh cycle), the DMAC releases the bus after completing the of the current byte or word. If there is a transfer request at this point, the DMAC request right again. Figure 7.20 shows an example of the timing of insertion of a refresh cycle oburst transfer on channel 0.




Figure 7.20 Bus Timing of DRAM Interface, and DMAC

Rev. 2.00, 09/03, page 236 of 890

the DIME bit to 1.

and Block Transfer Mode.

Figure 7.21 shows the procedure for resuming a DMAC transfer in normal mode on claster the transfer was halted by NMI input.

Resuming DMAC transfer in normal mode

1. Check that DTE = 1 and D
2. Read DTCRB while DTME then write 1 in the DTME to

DTE = 1

No

DTME = 0

Yes

Set DTME to 1

DMA transfer continues

End

Figure 7.21 Procedure for Resuming a DMAC Transfer Halted by NMI (E.

For information about NMI interrupts in block transfer mode, see section 7.6.6, NMI




Figure 7.22 Procedure for Aborting a DMAC Transfer




Figure 7.23 Procedure for Exiting Full Address Mode (Example)




Figure 7.24 Timing of Cycle-Steal Transfer in Sleep Mode

DEND0B	End of transfer on channel 0B	<del>_</del>	T
DEND1A	End of transfer on channel 1A	End of transfer on channel 1	_
DEND1B	End of transfer on channel 1B	_	Low

Each interrupt is enabled or disabled by the DTIE bit in the corresponding data transferregister (DTCR). Separate interrupt signals are sent to the interrupt controller.

The interrupt priority order among channels is channel 0 > channel 1 and channel A >

Figure 7.25 shows the DMA-end interrupt logic. An interrupt is requested whenever I DTIE = 1.




Figure 7.25 DMA-End Interrupt Logic

The DMA-end interrupt for the B channels (DENDB) is unavailable in full address med DTME bit does not affect interrupt operations.

The DMAC itself cannot be accessed during a DMAC cycle. DMAC registers cannot be as source or destination addresses.

### 7.6.3 Longword Access to Memory Address Registers

A memory address register can be accessed as longword data at the MARR address.

Example

MOV.L #LBL, ER0
MOV.L ER0, @MARR


Four byte accesses are performed. Note that the CPU may release the bus between the s(MARE) and third byte (MARH).

Memory address registers should be written and read only when the DMAC is halted.

## 7.6.4 Note on Full Address Mode Setup

Full address mode is controlled by two registers: DTCRA and DTCRB. Care must be to prevent the B channel from operating in short address mode during the register setup. The bits (DTE and DTME) should not be set to 1 until the end of the setup procedure.

Rev. 2.00, 09/03, page 242 of 890



Module is Operating (Example)

If the DTE bit is set to 1 but the DTME bit is cleared to 0, the DMAC is halted and th

activating source cannot generate a CPU interrupt. If the DMAC is halted by an NMI example, the selected activating source cannot generate CPU interrupts. To terminate operations in this state, clear the DTE bit to 0 to allow CPU interrupts to be requested DMAC operations, carry out steps 2 and 4 in figure 7.26 before and after setting the E to 1.

RENESAS

- When the NMI interrupt occurs, the DMAC finishes transferring the current byte or clears the DTME bit to 0 and halts. The halt may occur in the middle of a block.
- It is possible to find whether a transfer was halted in the middle of a block by check block size counter. If the block size counter does not have its initial value, the trans halted in the middle of a block.
  - If the transfer is halted in the middle of a block, the activating interrupt flag is clear activation request is not held pending.
  - While the DTE bit is set to 1 and the DTME bit is cleared to 0, the DMAC is halted not accept activating interrupt requests. If an activating interrupt occurs in this state DMAC does not operate and does not hold the transfer request pending internally. I CPU interrupt requested.

For this reason, before setting the DTME bit to 1, first clear the enable bit of the act interrupt to 0. Then, after setting the DTME bit to 1, set the interrupt enable bit to 1 section 7.6.5, Note on Activating DMAC by Internal Interrupts.

• When the DTME bit is set to 1, the DMAC waits for the next transfer request. If it is in the middle of a block transfer, the rest of the block is transferred when the next tr request occurs. Otherwise, the next block is transferred when the next transfer reque

Table 7.14 indicates the address ranges that can be specified in the memory and I/O add

#### 7.6.7 Memory and I/O Address Register Values

# Table 7.14 Address Ranges Specifiable in MAR and IOAR

	1-Mbyte Mode	16-Mbyte Mode
MAR	H'00000 to H'FFFFF (0 to 1048575)	H'000000 to H'FFFFFF (0 to 16777215)
IOAR	H'FFF00 to H'FFFFF (1048320 to 1048575)	H'FFFF00 to H'FFFFFF (16776960 to 16777215)

MAR bits 23 to 20 are ignored in 1-Mbyte mode.

Rev. 2.00, 09/03, page 244 of 890

registers (MAR and IOAR).






Figure 7.27 Bus Timing at Abort of DMA Transfer in Cycle-Steal Mo

### 7.6.9 Transfer Requests by A/D Converter

When the A/D converter is set to scan mode and conversion is performed on more that channel, the A/D converter generates a transfer request when all conversions are componented data is stored in the appropriate ADDR registers. Block transfer mode and mode should therefore be used to transfer all the conversion results at one time.

Rev. 2.00, 09/03, pag

(DR) for storing output data. In addition to these registers, ports 2, 4, and 5 have an in control register (PCR) for switching input pull-up transistors on and off.

Ports 1 to 6 and port 8 can drive one TTL load and a 90-pF capacitive load. Ports 9, A drive one TTL load and a 30-pF capacitive load. Ports 1 to 6 and 8 to B can drive a da pair. Ports 1, 2, and 5 can drive LEDs (with 10-mA current sink). Pins P8<sub>2</sub> to P8<sub>0</sub>, PA-Schmitt-trigger input circuits.

For block diagrams of the ports see appendix C, I/O Port Block Diagrams.

RENESAS

				addi coo oatpat	
Port 3	8-bit I/O port	P3 <sub>7</sub> to P3 <sub>0</sub> / D <sub>15</sub> to D <sub>8</sub>	Data input/output (D <sub>15</sub> to D <sub>8</sub> )		Generic in
Port 4	8-bit I/O port     Built-in input pull- up transistors	P4 <sub>7</sub> to P4 <sub>0</sub> / D <sub>7</sub> to D <sub>0</sub>	Data input/output (D <sub>7</sub> to D <sub>0</sub> ) and 8-bit generic input 8-bit bus mode: generic input/output 16-bit bus mode: data input/output	ut/output	Generic in
Port 5	4-bit I/O port     Built-in input pull- up transistors     Can drive LEDs	P5 <sub>3</sub> to P5 <sub>0</sub> / A <sub>19</sub> to A <sub>16</sub>	Address output (A <sub>19</sub> to A <sub>16</sub> )	Address output (A <sub>19</sub> to A <sub>16</sub> ) and 4-bit generic input DDR = 0: generic input DDR = 1: address output	Generic in
Pi Pi		P6 <sub>7</sub> / $\phi$ P6 <sub>6</sub> /LWR P6 <sub>5</sub> /HWR P6 <sub>4</sub> /RD P6 <sub>3</sub> /AS	Clock output (\$\phi\$) and generic input  Bus control signal output (\bar{LWR}, \bar{HWR}, \bar{RD}, \bar{AS})		Generic in
		P6 <sub>2</sub> /BACK P6 <sub>1</sub> /BREQ P6 <sub>0</sub> /WAIT	Bus control signal input/output (BACK, BREQ, W.	AIT) and 3-bit generic inpu	t/output
Port 7	8-bit I/O port	P7 <sub>7</sub> /AN <sub>7</sub> /DA <sub>1</sub> P7 <sub>6</sub> /AN <sub>6</sub> /DA <sub>0</sub> P7 <sub>5</sub> to P7 <sub>0</sub> / AN <sub>5</sub> to AN <sub>0</sub>	Analog input (AN $_7$ , AN $_6$ ) to A/D converter, analog input  Analog input (AN $_5$ to AN $_0$ ) to A/D converter, and $_6$		A converter
Port 8	• 5-bit I/O port • P8 <sub>2</sub> to P8 <sub>0</sub> have Schmitt inputs	$P8_4/\overline{CS}_0$	DDR = 0: generic input DDR = 1 (reset value): $\overline{\text{CS}}_0$ output	DDR = 0 (reset value): generic input DDR = 1: $\overline{\text{CS}}_0$ output	Generic in
		P8₃/ĪRQ₃/ CS₁/ADTRG	IRO₃ input, CS₁ output, external trigger input (AD and generic input  DDR = 0 (after reset): generic input  DDR = 1: CS₁ output	TRG) to A/D converter,	IRQ <sub>3</sub> input trigger inpo A/D conve generic inp
		P8 <sub>2</sub> /IRQ <sub>2</sub> /CS <sub>2</sub> P8 <sub>1</sub> /IRQ <sub>1</sub> /CS <sub>3</sub>	$\overline{IRQ_2}$ and $\overline{IRQ_1}$ input, $\overline{CS_2}$ and $\overline{CS_3}$ output, and $\overline{ge}$ DDR = 0 (reset value): generic input DDR = 1: $\overline{CS_2}$ and $\overline{CS_3}$ output	eneric input <sup>*</sup>	IRQ <sub>2</sub> and generic in
		P8 <sub>0</sub> /IRQ <sub>0</sub> /	ĪRQ₀ input, RFSH output, and generic input/outpu	ut	ĪRQ₀ input

RFSH

up transistors

· Can drive LEDs



Note: \*P8<sub>1</sub> can be used as an output port by making a setting in DRCRA.

DDR = 0: generic input

DDR = 1: address output

input/outp

		1 20		
		PA <sub>3</sub> /TP <sub>3</sub> / TIOCB <sub>0</sub> / TCLKD	6-bit timer input and output (TIO TCLKD, TCLKC, TCLKB, TCLKA neric input/output	
		PA <sub>2</sub> /TP <sub>2</sub> / TIOCA <sub>0</sub> / TCLKC		
		PA <sub>1</sub> /TP <sub>1</sub> / TCLKB/ TEND <sub>1</sub>		
		PA <sub>0</sub> /TP <sub>0</sub> / TCLKA/ TEND <sub>0</sub>		
3	8-bit I/O port	PB <sub>7</sub> /TP <sub>15</sub> / RXD <sub>2</sub>	SCI2 input and output (SCK <sub>2</sub> , FCAS, $\overline{UCAS}$ ), and generic input/o	TPC or TP <sub>12</sub> ),
		PB <sub>6</sub> /TP <sub>14</sub> / TXD <sub>2</sub>		output TxD <sub>2</sub> ), input/o
		PB <sub>5</sub> /TP <sub>13</sub> / SCK <sub>2</sub> /LCAS		inpul/o
		PB <sub>4</sub> /TP <sub>12</sub> / UCAS		
		PB <sub>3</sub> /TP <sub>11</sub> / TMIO <sub>3</sub> / DREQ <sub>1</sub> /CS <sub>4</sub>	8-bit timer input and output (TMI $\overline{Q}_1$ , $\overline{DREQ}_0$ ), $\overline{CS}_7$ to $\overline{CS}_4$ output,	TPC or TP <sub>8</sub> ), 8 and ou
		$PB_2/TP_{10}/$ $TMO_2/\overline{CS}_5$		TMO <sub>2</sub> , DMAC
		$PB_1/TP_9/$ $TMIO_1/$ $\overline{DREQ}_0/\overline{CS}_6$		DREQ <sub>0</sub> input/o
		$PB_0/TP_8/$ $TMO_0/\overline{CS}_7$		

granniable uning

for 16-bit timer and

generic input/output

16-bit timer input and

TIOCA<sub>1</sub>), and generic

input/output

pattern controller (TPC),

input or output (TIOCB<sub>2</sub>)

Schmitt inputs

Port B

PA<sub>6</sub>/TP<sub>6</sub>/

PA<sub>5</sub>/TP<sub>5</sub>/

PA<sub>4</sub>/TP<sub>4</sub>/ TIOCA<sub>1</sub>/A<sub>23</sub>

TIOCA<sub>2</sub>/A<sub>21</sub>

TIOCB<sub>1</sub>/A<sub>22</sub>

Rev. 2.00, 09/03, pag

II O output (II //,

timer, and generic

input or output (TIOCB<sub>2</sub>) for 16-bit

input/output

output (TIOCA2, TIOCB1, TIOCA1), address

TPC output (TP<sub>6</sub> to TP<sub>4</sub>), TPC output (TP<sub>6</sub> to TP<sub>4</sub>),16-bit timer input and

output (TIOCA2, TIOCB1, output (A23 to A21), and generic input/output

(TIOCE

input/o

TPC ou 16-bit t

output

TIOCA

input/o

In mode 5 (expanded modes with on-chip ROM enabled), settings in the port 1 data dir register (P1DDR) can designate pins for address bus output ( $A_7$  to  $A_0$ ) or generic input and 7 (single-chip mode), port 1 is a generic input/output port.

When DRAM is connected to area 2, 3, 4, 5,  $A_7$  to  $A_0$  output row and column addresses and write cycles. For details see section 6.5, DRAM Interface.

Pins in port 1 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor pair.




Figure 8.1 Port 1 Pin Configuration

H.EEED0	Port 1 data register	P1DR
Note: * Low	ver 20 bits of the address	in advanced mode.

input or output for each pin in port 1.

Port 1 Data Direction Register (P1DDR): P1DDR is an 8-bit write-only register tha

Bit		7	6	5	4	3	2	1
		P1 <sub>7</sub> DDR	P1 <sub>6</sub> DDR	P1₅DDR	P1 <sub>4</sub> DDR	P1 <sub>3</sub> DDR	P1 <sub>2</sub> DDR	P1 <sub>1</sub> DI
Modes 1 to 4	Initial valu	e 1	1	1	1	1	1	1
	Read/Writ	e —	_	_	_	_	_	_
Modes 5 to 7	Initial valu	e 0	0	0	0	0	0	0
	Read/Writ	e W	W	W	W	W	W	W

R/W

Port 1 data direction 7 to 0

H'00

H'C

These bits select input or output for port 1 pins

Mode 5 (Expanded Modes with On-Chip ROM Enabled): After a reset, port 1 fund

becomes an output port if the corresponding P1DDR bit is set to 1, and an input port i

Modes 1 to 4 (Expanded Modes with On-Chip ROM Disabled): P1DDR values are Port 1 functions as an address bus.

read.

input port. A pin in port 1 becomes an address output pin if the corresponding P1DDF 1, and a generic input pin if this bit is cleared to 0. **Modes 6 and 7 (Single-Chip Mode):** Port 1 functions as an input/output port. A pin i

cleared to 0.

In modes 1 to 4, P1DDR bits are always read as 1, and cannot be modified.

In modes 5 to 7, P1DDR is a write-only register. Its value cannot be read. All bits retu

Rev. 2.00, 09/03, pag

Bit	7	6	5	4	3	2	1
	P1 <sub>7</sub>	P1 <sub>6</sub>	P1 <sub>5</sub>	P1 <sub>4</sub>	P1 <sub>3</sub>	P1 <sub>2</sub>	P1 <sub>1</sub>
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						

Port 1 data 7 to 0
These bits store data for port 1 pins


P1DR is initialized to H'00 by a reset and in hardware standby mode. In software stand retains its previous setting.

port 2 data direction register (P2DDR) can designate pins for address bus output (A<sub>15</sub> generic input. In modes 6 and 7 (single-chip mode), port 2 is a generic input/output po

When DRAM is connected to areas 2 to 5,  $A_{12}$  to  $A_8$  output row and column addresses write cycles. For details see section 6.5, DRAM Interface.

Port 2 has software-programmable built-in pull-up transistors.

Pins in port 2 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor pair.



A<sub>8</sub> (output)

Figure 8.2 Port 2 Pin Configuration

 $P2_0$  (input)/ $A_8$  (output)

P2<sub>0</sub> (in

register	
Note: * Lower 20 bits of the address	in advanced mode.
Dont 2 Data Divertion Desigton (D2	DDD). D2DDD is an 8 hit write only register that
input or output for each pin in part 2	<b>2DDR):</b> P2DDR is an 8-bit write-only register that

input or output for each pin in port 2.

P2DR

P2PCR

R/W H'00

R/W H'00

H'

H'

Bit		7	6	5	4	3	2	1
		P2 <sub>7</sub> DDR	P2 <sub>6</sub> DDR	P2 <sub>5</sub> DDR	P2 <sub>4</sub> DDR	P2 <sub>3</sub> DDR	P2 <sub>2</sub> DDR	P2 <sub>1</sub> DD
Modes	nitial value	e 1	1	1	1	1	1	1
1 to 4 ∫ <sub>F</sub>	Read/Write	e —	_	_	_	_	_	_
Modes	nitial value	e 0	0	0	0	0	0	0

W

W

W

Port 2 data direction 7 to 0 These bits select input or output for port 2 pins

W

W

Modes 1 to 4 (Expanded Modes with On-Chip ROM Disabled): P2DDR values are

Port 2 functions as an address bus.

Read/Write

W

W

H'FFFD1

H'EE03C

5 to 7

read.

Port 2 data register

Port 2 input pull-up MOS control

Mode 5 (Expanded Modes with On-Chip ROM Enabled): Following a reset, port 2 port. A pin in port 2 becomes an address output pin if the corresponding P2DDR bit is a generic input port if this bit is cleared to 0.

**Modes 6 and 7 (Single-Chip Mode):** Port 2 functions as an input/output port. A pin in becomes an output port if the corresponding P2DDR bit is set to 1, and an input port if

In modes 5 to 7, P2DDR is a write-only register. Its value cannot be read. All bits retur

cleared to 0.

In modes 1 to 4, P2DDR bits are always read as 1, and cannot be modified.

, ,

Rev. 2.00, 09/03, page 254 of 890

Bit	7	6	5	4	3	2	1
	P2 <sub>7</sub>	P2 <sub>6</sub>	P2 <sub>5</sub>	P2 <sub>4</sub>	P2 <sub>3</sub>	P2 <sub>2</sub>	P2 <sub>1</sub>
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						

These bits store data for port 2 pins

Port 2 data 7 to 0

P2DR is initialized to H'00 by a reset and in hardware standby mode. In software stan retains its previous setting.

**Port 2 Input Pull-Up MOS Control Register (P2PCR):** P2PCR is an 8-bit readable register that controls the MOS input pull-up transistors in port 2.

Bit	7	6	5	4	3	2	1
	P2 <sub>7</sub> PCR	P2 <sub>6</sub> PCR	P2 <sub>5</sub> PCR	P2 <sub>4</sub> PCR	P2 <sub>3</sub> PCR	P2 <sub>2</sub> PCR	P2₁PCR
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port 2 input pull-up MOS control 7 to 0
These bits control input pull-up
transistors built into port 2

In modes 5 to 7, when a P2DDR bit is cleared to 0 (selecting generic input), if the corbit in P2PCR is set to 1, the input pull-up transistor is turned on.

P2PCR is initialized to H'00 by a reset and in hardware standby mode. In software staretains its previous setting.

RENESAS

# Legend

Off: The input pull-up transistor is always off.

On/off: The input pull-up transistor is on if P2PCR = 1 and P2DDR = 0. Otherwise, it is

Rev. 2.00, 09/03, page 256 of 890



darlington transistor pair.




Figure 8.3 Port 3 Pin Configuration

### 8.4.2 Register Descriptions

Table 8.5 summarizes the registers of port 3.

**Table 8.5** Port 3 Registers

Address*	Name	Abbreviation	R/W	lı
H'EE002	Port 3 data direction register	P3DDR	W	F
H'FFFD2	Port 3 data register	P3DR	R/W	F
NI. I. de I.	00 126 - 60 11 1 1			

Note: \* Lower 20 bits of the address in advanced mode.

Rev. 2.00, 09/03, pag

RENESAS

These bits select input or output for port 3 pin

**Modes 1 to 5 (Expanded Modes):** Port 3 functions as a data bus, regardless of the P3I settings.

**Modes 6 and 7 (Single-Chip Mode):** Port 3 functions as an input/output port. A pin in becomes an output port if the corresponding P3DDR bit is set to 1, and an input port if cleared to 0.

P3DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P3DDR is initialized to H'00 by a reset and in hardware standby mode. In software star it retains its previous setting. Therefore, if a transition is made to software standby mo port 3 is functioning as an input/output port and a P3DDR bit is set to 1, the correspond maintains its output state.

**Port 3 Data Register (P3DR):** P3DR is an 8-bit readable/writable register that stores of for port 3. When port 3 functions as an output port, the value of this register is output. In P3DDR is set to 1, if port 3 is read the value of the corresponding P3DR bit is return bit in P3DDR is cleared to 0, if port 3 is read the corresponding pin logic level is read.

Bit	7	6	5	4	3	2	1
	P3 <sub>7</sub>	P3 <sub>6</sub>	P3 <sub>5</sub>	P3 <sub>4</sub>	P3 <sub>3</sub>	P3 <sub>2</sub>	P3 <sub>1</sub>
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						
	-						

Port 3 data 7 to 0
These bits store data for port 3 pins

P3DR is initialized to H'00 by a reset and in hardware standby mode. In software stand retains its previous setting.

Rev. 2.00, 09/03, page 258 of 890

RENESAS

input/output port. When at least one of areas 0 to 7 is designated as a 16-bit-access are operates in 16-bit bus mode and port 4 becomes part of the data bus. In modes 6 and 7 mode), port 4 is a generic input/output port.

Port 4 has software-programmable built-in pull-up transistors.

Pins in port 4 can drive one TTL load and a 90-pF capacitive load. They can also driv darlington transistor pair.




Figure 8.4 Port 4 Pin Configuration

H'EE03E	Port 4 input pull-up control register
Note: * Leure	r 20 bits of the address in advanced mad

Note: \* Lower 20 bits of the address in advanced mode.

input or output fo	or each pir	n in port 4.	-				
Bit	7	6	5	4	3	2	1
	P4 <sub>7</sub> DDR	P4 <sub>6</sub> DDR	P4 <sub>5</sub> DDR	P4 <sub>4</sub> DDR	P4 <sub>3</sub> DDR	P4 <sub>2</sub> DDR	P4 <sub>1</sub> DDR
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

Port 4 Data Direction Register (P4DDR): P4DDR is an 8-bit write-only register that

Port 4 data direction 7 to 0

P4PCR

R/W

H'0

These bits select input or output for port 4 pin

Modes 1 to 5 (Expanded Modes): When all areas are designated as 8-bit-access areas controller's bus width control register (ABWCR), selecting 8-bit bus mode, port 4 func input/output port. In this case, a pin in port 4 becomes an output port if the correspondi bit is set to 1, and an input port if this bit is cleared to 0.

When at least one area is designated as a 16-bit-access area, selecting 16-bit bus mode, functions as part of the data bus, regardless of the P4DDR settings.

bit is set to 1, the corresponding pin maintains its output state.

becomes an output port if the corresponding P4DDR bit is set to 1, and an input port if cleared to 0.

Modes 6 and 7 (Single-Chip Mode): Port 4 functions as an input/output port. A pin in

P4DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P4DDR is initialized to H'00 by a reset and in hardware standby mode. In software star

it retains its previous setting. ABWCR and P4DDR are not initialized in software standby mode. Therefore, if a tran made to software standby mode while port 4 is functioning as an input/output port and

Rev. 2.00, 09/03, page 260 of 890



Port 4 data 7 to 0
These bits store data for po

These bits store data for port 4 pins

P4DR is initialized to H'00 by a reset and in hardware standby mode. In software stan retains its previous setting.

**Port 4 Input Pull-Up MOS Control Register (P4PCR):** P4PCR is an 8-bit readable register that controls the MOS input pull-up transistors in port 4.

Bit	7	6	5	4	3	2	1
	P4 <sub>7</sub> PCR	P4 <sub>6</sub> PCR	P4 <sub>5</sub> PCR	P4 <sub>4</sub> PCR	P4 <sub>3</sub> PCR	P4 <sub>2</sub> PCR	P4₁PCR
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port 4 input pull-up control 7 to 0

These bits control input pull-up transistors built

In modes 6 and 7 (single-chip mode), and in 8-bit bus mode in modes 1 to 5 (expande when a P4DDR bit is cleared to 0 (selecting generic input), if the corresponding P4PC to 1, the input pull-up transistor is turned on.

P4PCR is initialized to H'00 by a reset and in hardware standby mode. In software started retains its previous setting.

Legend

Off: The input pull-up transistor is always off.

On/off: The input pull-up transistor is on if P4PCR = 1 and P4DDR = 0. Otherwise, it is of

Rev. 2.00, 09/03, page 262 of 890

RENESAS

data direction register (P5DDR) designate pins for address bus output ( $A_{19}$  to  $A_{16}$ ) or ginput. In modes 6, 7 (single-chip mode), port 5 is a generic input/output port.

Port 5 has software-programmable built-in pull-up transistors.

Pins in port 5 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor pair.




Figure 8.5 Port 5 Pin Configuration

### 8.6.2 Register Descriptions

Table 8.8 summarizes the registers of port 5.

# **Table 8.8** Port 5 Registers

				Initial \
Address*	Name	Abbreviation	R/W	Modes 1 to 4
H'EE004	Port 5 data direction register	P5DDR	W	H'FF I
H'FFFD4	Port 5 data register	P5DR	R/W	H'F0 I
H'EE03F	Port 5 input pull-up control register	P5PCR	R/W	H'F0 I

Note: \* Lower 20 bits of the address in advanced mode.

Modes	Initial value	1	1	1	1
5 to 7	Read/Write	_	_	_	_
	•				
			Reserv	ed bits	

Modes 1 to 4 (Expanded Modes with On-Chip ROM Disabled): P5DDR values are

0

W

0

Port 5 data direction These bits select input output for port 5 pins

0

W

Port 5 functions as an address bus.

Modes 5 (Expanded Modes with On-Chip ROM Enabled): Following a reset, port 5

port. A pin in port 5 becomes an address output pin if the corresponding P5DDR bit is an input port if this bit is cleared to 0.

Mode 6 and 7 (Single-Chip Mode): Port 5 functions as an input/output port. A pin in


becomes an output port if the corresponding P5DDR bit is set to 1, and an input port if cleared to 0.

In modes 1 to 4, P5DDR bits are always read as 1, and cannot be modified.

In modes 5 to 7, P5DDR is a write-only register. Its value cannot be read. All bits retur

P5DDR is initialized to H'FF in modes 1 to 4, and to H'F0 in modes 5 to 7, by a reset at hardware standby mode. In software standby mode it retains its previous setting. There transition is made to software standby mode while port 5 is functioning as an input/out a P5DDR bit is set to 1, the corresponding pin maintains its output state.

read.



1

1

0

R/W

P5<sub>3</sub>PCR P5<sub>2</sub>PCR

0

R/W

0

R/W

retains its previous setting.

Port 5 Input Pull-Up MOS Control Register (P5PCR): P5PCR is an 8-bit readable

register that controls the MOS input pull-up transistors in port 5.

1

Initial value

Read/Write

Bit

Initial value

it retains its previous setting.

1

Bits 7 to 4 are reserved. They are fixed at 1, and cannot be modified.

iiiidai valdo	•	•			U	U	U
Read/Write	_	_	_	_	R/W	R/W	R/W
		Reserv	ed bits		Th	nese bits c	t pull-up control inpubult into po

In modes 5 to 7, when a P5DDR bit is cleared to 0 (selecting generic input), if the cor

bit in P5PCR is set to 1, the input pull-up transistor is turned on.

P5PCR is initialized to H'F0 by a reset and in hardware standby mode. In software sta

Table 8.9 summarizes the states of the input pull-ups in each mode.

RENESAS

Legend

Off: The input pull-up transistor is always off.

On/off: The input pull-up transistor is on if P5PCR = 1 and P5DDR = 0. Otherwise, it is of

Rev. 2.00, 09/03, page 266 of 890

RENESAS

In modes 6 and 7 (single-chip modes),  $P6_7$  functions as a generic input port or  $\phi$  output  $P6_0$  function as generic input/output ports.

When DRAM is connected to areas 2 to 5,  $\overline{LWR}$ ,  $\overline{HWR}$ , and  $\overline{RD}$  also function as  $\overline{LCA}$  and  $\overline{WE}$ , respectively. For details see section 6.5, DRAM Interface.

Pins in port 6 can drive one TTL load and a 90-pF capacitive load. They can also driv darlington transistor pair.




Figure 8.6 Port 6 Pin Configuration

Note: \*Lower 20 bits of the address in advanced mode.

**Port 6 Data Direction Register (P6DDR):** P6DDR is an 8-bit write-only register that input or output for each pin in port 6.

Bit 7 is reserved. It is fixed at 1, and cannot be modified.

	Bit	7	6	5	4	3	2	1
		_	P6 <sub>6</sub> DDR	P6 <sub>5</sub> DDR	P6 <sub>4</sub> DDR	P6 <sub>3</sub> DDR	P6 <sub>2</sub> DDR	P6₁DDR
	Initial value	1	0	0	0	0	0	0
	Read/Write	_	W	W	W	W	W	W
Reserved bit					Port 6 d	ata direct	ion 6 to 0	

**Modes 1 to 5 (Expanded Modes):** P6<sub>7</sub> functions as the clock output pin  $(\phi)$  or an input is the clock output pin  $(\phi)$  if the PSTOP bit in MSTRCH is cleared to 0 (initial value), apprt if this bit is set to 1.

These bits select input or output for por

 $P6_6$  to  $P6_3$  function as bus control output pins ( $\overline{LWR}$ ,  $\overline{HWR}$ ,  $\overline{RD}$ , and  $\overline{AS}$ ), regardless o settings of bits  $P6_6DDR$  to  $P6_3DDR$ .

P6<sub>2</sub> to P6<sub>0</sub> function as bus control input/output pins ( $\overline{BACK}$ ,  $\overline{BREQ}$ , and  $\overline{WAIT}$ ) or inp ports. For the method of selecting the pin functions, see table 8.11.

When  $P6_2$  to  $P6_0$  function as input/output ports, the pin becomes an output port if the corresponding P6DDR bit is set to 1, and an input port if this bit is cleared to 0.

port 6 is functioning as an input/output port and a P6DDR bit is set to 1, the correspondintains its output state.

**Port 6 Data Register (P6DR):** P6DR is an 8-bit readable/writable register that stores for port 6. When port 6 functions as an output port, the value of this register is output value of 1 is returned if the bit is read while the PSTOP bit in MSTCRH is cleared to P67 pin logic level is returned if the bit is read while the PSTOP bit is set to 1. Bit 7 c modified. For bits 6 to 0, the pin logic level is returned if the bit is read while the corr bit in P6DDR is cleared to 0, and the P6DR value is returned if the bit is read while the corresponding bit in P6DDR is set to 1.

Bit	7	6	5	4	3	2	1
	P6 <sub>7</sub>	P6 <sub>6</sub>	P6 <sub>5</sub>	P6 <sub>4</sub>	P6 <sub>3</sub>	P6 <sub>2</sub>	P6 <sub>1</sub>
Initial value	1	0	0	0	0	0	0
Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W
				Port 6 d	ata 7 to 0		

These bits store data for port 6 pins

P6DR is initialized to H'80 by a reset and in hardware standby mode. In software stan retains its previous setting.

	1, LWR	output functions	as LCAS.					
HWR	Functions as HWI	Functions as <del>HWR</del> regardless of the setting of bit P6₅DDR						
	P6₅DDR	(	)	1				
	Pin function	output*						
	•	bits DRAS2 to Doutput functions		A is 1 and bit CSEL				
RD	Functions as RD	regardless of the	e setting of bit P6	5₄DDR				
	P6₄DDR	(	)	1				
	Pin function	RD output*						
	Note: * If any of WE.	bits DRAS2 to D	RAS0 in DRCRA	A is 1, RD output fu				
ĀS	Functions as AS r	egardless of the	setting of bit P6	₃DDR				
	P6₃DDR	(	1					
	Pin function	AS output						
P6 <sub>2</sub> /BACK	Bit BRLE in BRCF	R and bit P6₂DDI	R select the pin t	function as follows				
	BRLE	(	)	1				
	P6 <sub>2</sub> DDR	0	1	_				
	1 020011							

LWR output\*

Note: \* If any of bits DRAS2 to DRAS0 in DRCRA is 1 and bit CSEL

P0<sub>6</sub>DDR

Pin function

, page 270 of 890	

**BRLE** 

P6₁DDR

Pin function

Bit BRLE in BRCR and bit P6<sub>1</sub>DDR select the pin function as follows

0

1

P6<sub>1</sub> output

BREQ in

0

P6<sub>1</sub> input

P6<sub>1</sub>/BREQ

**8.8** Port 7

#### 8.8.1 Overview

Port 7 is an 8-bit input port that is also used for analog input to the A/D converter and output from the D/A converter. The pin functions are the same in all operating modes shows the pin configuration of port 7.

See section 15, A/D Converter, for details of the A/D converter analog input pins, and D/A Converter, for details of the D/A converter analog output pins.




Figure 8.7 Port 7 Pin Configuration

Rev. 2.00, 09/03, pag

RENESAS

Note. \* Lower 20 bits of the address in advanced mode.

# Port 7 Data Register (P7DR)

Bit	7	6	5	4	3	2	1
	P7 <sub>7</sub>	P7 <sub>6</sub>	P7 <sub>5</sub>	P7 <sub>4</sub>	P7 <sub>3</sub>	P7 <sub>2</sub>	P7 <sub>1</sub>
Initial value	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R

Note: \* Determined by pins  $P7_7$  to  $P7_0$ .

When port 7 is read, the pin logic levels are always read. P7DR cannot be modified.

modes.

In modes 6 and 7 (single-chip modes), port 8 can provide  $\overline{IRQ}_3$  to  $\overline{IRQ}_0$  input and  $\overline{AD}_3$  See table 8.15 for the selection of pin functions in single-chip mode.

See section 15, A/D Converter, for a description of the A/D converter's ADTRG input

The  $\overline{IRQ}_3$  to  $\overline{IRQ}_0$  functions are selected by IER settings, regardless of whether the pin input or output. Caution is therefore required. For details see section 5.3.1, External I

When DRAM is connected to areas 2 to 5, the  $\overline{CS}_3$  and  $\overline{CS}_2$  output pins function as  $\overline{RA}_2$  pins for each area. For details see section 6.5, DRAM Interface.

Pins in port 8 can drive one TTL load and a 90-pF capacitive load. They can also driv darlington transistor pair.

Pins P8<sub>2</sub> to P8<sub>0</sub> have Schmitt-trigger inputs.




Figure 8.8 Port 8 Pin Configuration

Note: * Lower 20 bits of the address in advanced mode.

Port 8 data register

register

input or output for each pin in port 8.

H'FFFD7

Bits 7 to 5 are reserved. They are fixed at 1, and cannot be modified.

P8DR

Port 8 Data Direction Register (P8DDR): P8DDR is an 8-bit write-only register tha

R/W

H'E0

W

0

W

H'E

P8<sub>1</sub>DI

W

0

W

Bit	7	6	5	4	3	2
	_	_	_	P8 <sub>4</sub> DDR	P8 <sub>3</sub> DDR	P8 <sub>2</sub> DDR
Modes Initial value	9 1	1	1	1	0	0

					PO4DDK F	0
	Initial value		1	1	1	
l to 4	Read/Write	· —	_	_	W	
	(				_	

1 Modes Initial value 5 to 7 W Reserved bits

Port 8 data direction 4 to These bits select input or output for port 8 pins

W

# Modes 1 to 5 (Expanded Modes): When bits in P8DDR bit are set to 1, P8<sub>4</sub> to P8<sub>1</sub> be $\overline{\text{CS}}_3$ output pins. When bits in P8DDR are cleared to 0, the corresponding pins become However, P8<sub>1</sub> can also be used as an output port, depending on the setting of bits DRA

DRAS0 in DRAM control register A (DRCRA). For details see section 6.5.2, DRAM

RAS Output Pin Settings.

In modes 1 to 4 (expanded modes with on-chip ROM disabled), following a reset P8<sub>4</sub> the  $\overline{CS}_0$  output, while  $\overline{CS}_1$  to  $\overline{CS}_3$  are input ports. In mode 5 (expanded mode with onenabled), following a reset  $\overline{CS}_0$  to  $\overline{CS}_3$  are all input ports.


When the refresh enable bit (RFSHE) in DRCRA is set to 1, P8<sub>0</sub> is used for RFSH out RFSHE is cleared to 0, P8<sub>0</sub> becomes an input/output port according to the P8DDR set details see table 8.14.

> Rev. 2.00, 09/03, pag RENESAS

and a 1 obbit of is set to 1, the corresponding pin maintains its output state.

**Port 8 Data Register (P8DR):** P8DR is an 8-bit readable/writable register that stores of for port 8. When port 8 functions as an output port, the value of this register is output. In P8DDR is set to 1, if port 8 is read the value of the corresponding P8DR bit is return a bit in P8DDR is cleared to 0, if port 8 is read the corresponding pin logic level is read.

Bits 7 to 5 are reserved. They are fixed at 1, and cannot be modified.



P8DR is initialized to H'E0 by a reset and in hardware standby mode. In software standaretains its previous setting.

				ADTRO	3 input	
P8 <sub>2</sub> /CS <sub>2</sub> /IRQ <sub>2</sub>	The DRAM interfa P8 <sub>2</sub> DDR, select th		•		RAS0 in DRCRA,	ć
	DRAM interface settings		(1) in tab	ole below	(2) in tab	ole
	P8 <sub>2</sub> DDR	(	)	1	_	
	Pin function	P8 <sub>2</sub>	input	CS₂ output	CS₂ o	u
				ĪRQ <sub>3</sub>	input	
	Note: * $\overline{CS}_2$ is ou	utput as	RAS <sub>2</sub> .			
	DRAM interface setting	(1)			(2)	
	DRAS2		(	)		1
	DRAS1	(	)	1	0	

0

1

0

1

0

1

P8<sub>3</sub> input

P83DDK

DRAS0

Pin function

<del>CS</del>₁ ou

ĪRQ₃ input

				ĪRQ₁ in	put pin		
Note: * $\overline{CS}_3$ is ou	utput as	RAS <sub>3</sub> .					
DRAM interface setting	(	1)	(3)	(2)	(;	3)	
DRAS2		(	)				1
DRAS1	(	)		1	(	0	
DRAS0	0	1	0	1	0	1	

P8<sub>0</sub>/RFSH/IRQ<sub>0</sub>
Bit RFSHE in DRCRA and bit P8<sub>0</sub>DDR select the pin function as follow
RFSHE
0
1\*
P8<sub>0</sub>DDR
0
1
—

Pin function	P8 <sub>0</sub> input	P8 <sub>0</sub> output	RFSH ou
		ĪRQ <sub>0</sub>	input
Note: * If areas	to 5 are not do	signated as DDA	Menaco this bit sk

Note: \* If areas 2 to 5 are not designated as DRAM space, this bit sh set to 1.

	P8₂DDR	0	1
	Pin function	P8 <sub>2</sub> input	P8 <sub>2</sub> ou
		ĪRQ <sub>2</sub>	input
P8 <sub>1</sub> /IRQ <sub>1</sub>	Bit P8₁DDR selects	the pin function as follows	
	P8₁DDR	0	1
	Pin function	P8₁ input	P8₁ ou
		ĪRQ <sub>1</sub>	input
P8 <sub>0</sub> /IRQ <sub>0</sub>	Bit P8 <sub>0</sub> DDR select th	ne pin function as follows	
	P8₀DDR	0	1
	Pin function	P8 <sub>0</sub> input	P8 <sub>0</sub> ou
		ĪRQ <sub>0</sub>	input

Bit P8<sub>2</sub>DDR selects the pin function as follows

P8<sub>3</sub> input

P8₃ ou

ĪRQ₃ input ADTRG input

Pin function

P8<sub>2</sub>/IRQ<sub>2</sub>

for input or output. Caution is therefore required. For details see section 5.3.1, External

Port 9 has the same set of pin functions in all operating modes. Figure 8.9 shows the pi configuration of port 9.

Pins in port 9 can drive one TTL load and a 30-pF capacitive load. They can also drive darlington transistor pair.




Figure 8.9 Port 9 Pin Configuration

Note: \* Lower 20 bits of the address in advanced mode.

Port 9 Data Direction Register (P9DDR): P9DDR is an 8-bit write-only register tha input or output for each pin in port 9.

Bits 7 and 6 are reserved. They are fixed at 1, and cannot be modified.

Bit	7	6	5	4	3	2	1
		_	P9 <sub>5</sub> DDR	P9 <sub>4</sub> DDR	P9 <sub>3</sub> DDR	P9 <sub>2</sub> DDR	P9₁DDR
Initial value	1	1	0	0	0	0	0
Read/Write	_	_	W	W	W	W	W
	Reserv	ved bits		The		irection 5 lect input of t 9 pins	

corresponding P9DDR bit is set to 1, and an input port if this bit is cleared to 0. For the selecting the pin functions, see table 8.17.

When port 9 functions as an input/output port, a pin in port 9 becomes an output port

P9DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P9DDR is initialized to H'C0 by a reset and in hardware standby mode. In software st it retains its previous setting. Therefore, if a transition is made to software standby m port 9 is functioning as an input/output port and a P9DDR bit is set to 1, the correspon maintains its output state.

Read/Write			R/W	R/W	R/W	R/W	R/W
	Reserve	ed bits			Port 9 da These bit for port 9	s store da	ta

0

0

0

0

P9DR is initialized to H'C0 by a reset and in hardware standby mode. In software stander retains its previous setting.

Initial value

				<del></del>	_	_		
P9 <sub>4</sub> /SCK <sub>0</sub> /IRQ <sub>4</sub>	Bit C/ $\overline{A}$ in SMR of SCI0, bits CKE0 and CKE1 in SCR, and bit P9 <sub>4</sub> DE pin function as follows							
	CKE1	0						
	C/Ā	0			1			
	CKE0	C	)	1	<b>—</b>			
	P9₄DDR	0	1	_	_			
	Pin function	P9 <sub>4</sub> input	P9₄ output	SCK <sub>0</sub> output	SCK <sub>0</sub>			
		ĪRQ₄ input						
P9 <sub>3</sub> /RxD <sub>1</sub>	Bit RE in SCR of as follows.	SCI1, bit SMI	F in SCMR, a	and bit P9 <sub>3</sub> D	DR select	th		
	SMIF	0						
	RE	0			1	T		
	P9 <sub>3</sub> DDR	0	1		_			
	Pin function	P9₃ input	P9 <sub>3</sub> out	tput Rx	D <sub>1</sub> input	T		
		1						
P9 <sub>2</sub> /RxD <sub>0</sub>	Bit RE in SCR of as follows	SCI0, bit SMI	F in SCMR, a	and bit P9 <sub>2</sub> D	DR select	th		
	SMIF		0			Γ		

P9<sub>5</sub>

input

Pin function

RE

P9₂DDR

Pin function

P9<sub>5</sub>

output

0

1

P9<sub>2</sub> output

0

P9<sub>2</sub> input

Rev. 2.00, 09/03, pag

1

RxD<sub>0</sub> input

SCK<sub>1</sub>

output

SCK<sub>1</sub>

output IRQ<sub>5</sub> input

Bit TE in SCR of SCI0, bit SMIF in SCMR, and bit P9<sub>0</sub>DDR select the

as follows.	3010, 211 311111 11	. Com t, and bit	. 00001
SMIF		0	
TE	(	0	1
P9₀DDR	0	1	_
Pin function	P9 <sub>0</sub> input	P9 <sub>0</sub> output	TxD <sub>0</sub> output
Noto: * Eupotio	ne as the TyDs or	itnut nin, but tho	ro are two states


ote: \* Functions as the TxD<sub>0</sub> output pin, but there are two states: o the pin is driven, and another in which the pin is at highimped

P9<sub>0</sub>/TxD<sub>0</sub>

controller (DMAC), and address output ( $A_{23}$  to  $A_{20}$ ). A reset or hardware standby transport A as an input port, except that in modes 3 and 4, one pin is always used for  $A_{20}$  of table 8.19 to 8.21 for the selection of pin functions.

Usage of pins for TPC, 16-bit timer, 8-bit timer, and DMAC input and output is descr sections on those modules. For output of address bits A<sub>23</sub> to A<sub>20</sub> in modes 3, 4, and 5, 6.2.4, Bus Release Control Register (BRCR). Pins not assigned to any of these functi available for generic input/output. Figure 8.10 shows the pin configuration of port A.

Pins in port A can drive one TTL load and a 30-pF capacitive load. They can also drive darlington transistor pair. Port A has Schmitt-trigger inputs.



#### 8

Figure 8.10 Port A Pin Configuration

PA<sub>0</sub> (input/output)/TP<sub>0</sub> (output)/TEND<sub>0</sub> (output)/TCLKA (input)



1122009	register	I ADDIN
H'FFFD9	Port A data register	PADR

PADDR bits must also be set.

6, and 7 Read/Write W

Note: \* Lower 20 bits of the address in advanced mode.

Port A Data Direction Register (PADDR): PADDR is an 8-bit write-only register the input or output for each pin in port A. When pins are used for TPC output, the corresp

		_	_	_	_	_	_
Bit		7	6	5	4	3	2
		PA <sub>7</sub> DDR	PA <sub>6</sub> DDR	PA <sub>5</sub> DDR	PA <sub>4</sub> DDR	PA <sub>3</sub> DDR	PA <sub>2</sub> DDR
Modes	Initial valu	ie 1	0	0	0	0	0
3 and 4	Read/Wri	te —	W	W	W	W	W
Modes 1, 2, 5,	Initial valu	ue 0	0	0	0	0	0
6, and 7	Read/Wri	te W	W	W	W	W	W

R/W

H'00

H'00

PA<sub>1</sub>DI 0

W

0

W

Port A data direction 7 to 0 These bits select input or output for port A

The pin functions that can be selected for pins PA<sub>7</sub> to PA<sub>4</sub> differ between modes 1, 2, modes 3 to 5. For the method of selecting the pin functions, see tables 8.19 and 8.20. The pin functions that can be selected for pins PA<sub>3</sub> to PA<sub>0</sub> are the same in modes 1 to

method of selecting the pin functions, see table 8.21. When port A functions as an input/output port, a pin in port A becomes an output port corresponding PADDR bit is set to 1, and an input port if this bit is cleared to 0. In mo

PADDR is a write-only register. Its value cannot be read. All bits return 1 when read.

 $PA_7DDR$  is fixed at 1 and  $PA_7$  functions as the  $A_{20}$  address output pin.

RENESAS

Bit 7 6 5 4 3 2 1 PA<sub>7</sub>  $PA_4$  $PA_2$ PA<sub>1</sub>  $PA_6$  $PA_5$  $PA_3$ 0 0 0 Initial value 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W

When a bit in PADDR is cleared to 0, if port A is read the corresponding pin logic leve

Port A data 7 to 0
These bits store data for port A pins

PADR is initialized to H'00 by a reset and in hardware standby mode. In software stand retains its previous setting.

Rev. 2.00, 09/03, page 288 of 890

RENESAS

	Note: * TIOCB <sub>2</sub> input when IOB2 = 1 and PWM2 = 0.									
	16-bit timer channel 2 settings (2) (1)		1)	(2)						
	IOB2	0					1			
	IOB1	0		0	1	-				
	IOB0	0		1	_		_			
	-					,				
PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub>	Bit PWM2 in TMDR, bits IOA2 to IOA0 in TIOR2, bit NDER6 in NDEI $PA_6DDR$ select the pin function as follows.									
	16-bit timer channel 2 settings	(1) in table below				(2)	(2) in table			
	PA <sub>6</sub> DDR		_	_		0	1			
	NDER6		_	_		_	0			
	Pin function	TIOCA <sub>2</sub> output				PA <sub>6</sub> input	PA outp			
				TI	OCA <sub>2</sub>					
	Note: * TIOCA <sub>2</sub> input when IOA2 = 1.									
	16-bit timer channel 2 settings	(2) (1)				(2)				
	PWM2		0							
	IOA2	0			1					

TIOCB<sub>2</sub> output

PA<sub>7</sub>

input

РΑ

outp

Pin function

IOA1

IOA0

0

1

0

0

1

in NDEF			
?) in table			
1			
0			
PA <sub>4</sub> outpu			
TIOCA <sub>1</sub> i			
)			
ΤI			

0

1

1

Note: \* TIOCB<sub>1</sub> input when IOB2 = 1 and PWM1 = 0.

16-bit timer

PA<sub>4</sub>/TP<sub>4</sub>/ TIOCA<sub>1</sub> TIOCB<sub>1</sub> ir

IOA1

IOA0

0

0

16-bit timer channel 2 settings	(1) in table below		(2) in table below				
PA <sub>7</sub> DDR	_		0	1	1		
NDER7	_			0	1		
Pin function	TIOCB₂ output		PA <sub>7</sub> input	PA <sub>7</sub> output	TP: outp		
			TIOCB <sub>2</sub> input*				
Note: * TIOCB <sub>2</sub> in	put when IOB2 =	= 1 ar	nd PWM2 =	= 0.			
16-bit timer channel 2 settings	(2)		(1)				
IOB2	0						
IOB1	0		0 1				
IOB0	0		1 —				

A20E

t when IOA	\2 = 1	ını	out	•	Jt	outpu	
t when IOA	12 = 1		TI				
t when IOA	12 = 1	TIOCA <sub>2</sub> is				input*	
	۱. – ۱.						
(2)	(1)					(2)	
		0					
	0	0				1	
0	0	1		1	_		
0	1			_			
oits IOB2 to DDR selec			-			n NDER	
1							
(1) in table below (2) in table bel					low		
_		(	)	1		1	
_		-	_	0		1	
TIOCB <sub>1</sub> o	utput	PA <sub>5</sub> PA <sub>5</sub> input output o		TP₅ outpu			
		TIOCB₁ input*				t*	
t when IOE	32 = 1 ar	nd PV	VM1 =	0.			
(2)		(1)					
0							
	TIOCB <sub>1</sub> o	— TIOCB₁ output t when IOB2 = 1 ar	(1) in table below  — (0 —	(1) in table below (2)	(1) in table below (2) in table $ \begin{array}{c cccc}  & & & & & & & \\  & - & & & & & \\  & - & & & & & \\  & - & & & & & \\  & - & & & & & \\  & & & & & & \\ \hline TIOCB_1 output & PA_5 & PA_5 \\  & & & & & & \\  & & & & & \\ \hline TIOCB_1 it when IOB2 = 1 and PWM1 = 0. $	(1) in table below (2) in table be	

IOB1

IOB0

PA<sub>5</sub>/TP<sub>5</sub>/ TIOCB<sub>1</sub>/A<sub>22</sub>

0

0

0

1

1

Pin function	HOCA	IOCA₁ output P		PA₄ output	outp
			TI	OCA₁ inpu	ıt*
Note: * TIOCA <sub>1</sub> in	put when I	OA2 = 1.			
16-bit timer channel 1 settings	(2)	(1)		(2)	
PWM1		(	)		
IOA2		0		1	
IOA1	0	0	1	_	
IOAO	0	1			

Pin function	TIOCB <sub>0</sub>	PA <sub>3</sub>	PA <sub>3</sub>				
	output	input	output				
		Т	TOCB <sub>0</sub> input				
	Т	CLKD input*	:2				
Notes: 1. TIOCB	input when IOB2 = 1 and	I PWM0 = 0.					
2. TCLKE	2. TCLKD input when TPSC2 = TPSC1 = TPSC0 = 1 in any						
to 16T0	CR0, or bits CKS2 to CKS	0 in 8TCR2 a	ire as shown				

0

table be	elow.	31100 111 0 1	0112 010 0	0 0110
16-bit timer channel 0 settings	(2) (1)			
IOB2	0			
IOB1	0	0	1	
IOB0	0	1	_	

IOBT	U	U		ı				
IOB0	0		1					
								_
8-bit timer channel 2 settings	(4					(3)		
CKS2	0				,	1		
CKS1	_		C	)				
CKS0	_	0						Ī

NDER3

					- 1	IOC	A <sub>0</sub> Inpu
			T	CLKC ir	nput*	2	
Notes: 1. TIOCA <sub>0</sub>	es: 1. TIOCA <sub>0</sub> input when IOA2 = 1.						
<ol> <li>TCLKC input when TPSC2 = TPSC1 = 1 and TPSC0 = 0 16TCR2 to 16TCR0, or bits CKS2 to CKS0 in 8TCR0 are (3) in the table below.</li> </ol>							
16-bit timer channel 0 settings	(2)	(1)			(2)		
PWM0		(	)	•			
IOA2		0			1		
IOA1	0	0		1	_		
IOA0	0	1	-	_	_		
8-bit timer channel 0 settings		(4)					(3)
CKS2	0				1		
CKS1	_		0				

1

0

input

output

CKS0

		are as shown in		•	102 10	
		n external reque output regardles				
	8-bit timer channel 3 settings	(2	)		(1)	
	CKS2	0		1		
	CKS1	_	(	)		
	CKS0	_	0	1		
PA <sub>0</sub> /TP <sub>0</sub> / TCLKA/ TEND <sub>0</sub>	Bit MDF in TMDR, I timer, bits CKS2 to bit PA <sub>0</sub> DDR select	CKS0 in 8TCR1	of the 8-bit time			
	PA <sub>0</sub> DDR	0		1		
	NDER0	_	(	)		
	Pin function	PA <sub>0</sub> input	-	output	T	
		TCLKA outpu				
		TEND <sub>0</sub> output* <sup>2</sup>				
	TPSC0 8TCR0 2. When a	A input when MDF = 1 in TMDR, or TPSC2 = 0 = 0 in any of 16TCR2 to 16TCR0, or bits CP 0 are as shown in (1) in the table below. an external request is specified as a DMAC as 0 output regardless of bits PA0DDR and NDEI			(S2 to	
	8-bit timer channel 1 settings	(2	)		(1)	
	CKS2	0		1		
	01/04		(	)		
	CKS1	_	•	,		

TEND₁ output '=

Notes: 1. TCLKB input when MDF = 1 in TMDR, or TPSC2 = 1, TPS TPSC0 = 1 in any of 16TCR2 to 16TCR0, or bits CKS2 to

A reset or hardware standby transition leaves port B as an input port.

For output of  $\overline{CS}_7$  to  $\overline{CS}_4$  in modes 1 to 5, see section 6.3.4, Chip Select Signals. When connected to areas 2, 3, 4, and 5, the  $\overline{CS}_4$  and  $\overline{CS}_5$  output pins become  $\overline{RAS}$  output pin areas. For details see section 6.5, DRAM Interface. Pins not assigned to any of these

When DRAM is connected to areas 2, 3, 4, and 5, the  $\overline{CS}_4$  and  $\overline{CS}_5$  output pins becom output pins for these areas. For details see section 6.5, DRAM Interface.

available for generic input/output. Figure 8.11 shows the pin configuration of port B.

Pins in port B can drive one TTL load and a 30-pF capacitive load. They can also drive transistor pair.




Figure 8.11 Port B Pin Configuration

PB<sub>0</sub> (input/output)/TP<sub>8</sub> (output) /TMO<sub>0</sub> (output)

PB<sub>1</sub> (input/output)/TP<sub>9</sub> (output) /TMIO<sub>1</sub> (input/output) /\overline{DREQ}\_0 (input)

Note: \* Lower 20 bits of the address in advanced mode.

**Port B Data Direction Register (PBDDR):** PBDDR is an 8-bit write-only register the input or output for each pin in port B. When pins are used for TPC output, the corresp PBDDR bits must also be set.

Bit	7	6	5	4	3	2	1
	PB <sub>7</sub> DDR	PB <sub>6</sub> DDR	PB5DDR	PB <sub>4</sub> DDR	PB <sub>3</sub> DDR	PB <sub>2</sub> DDR	PB <sub>1</sub> DD
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

Port B data direction 7 to 0

The pin functions that can be selected for port B differ between modes 1 to 5, and mo-

These bits select input or output for port B p

For the method of selecting the pin functions, see tables 8.23 and 8.24.

When port B functions as an input/output port, a pin in port B becomes an output port corresponding PBDDR bit is set to 1, and an input port if this bit is cleared to 0.

PBDDR is a write-only register. Its value cannot be read. All bits return 1 when read.

PBDDR is initialized to H'00 by a reset and in hardware standby mode. In software st it retains its previous setting. Therefore, if a transition is made to software standby m port B is functioning as an input/output port and a PBDDR bit is set to 1, the correspondintains its output state.

Port B data 7 to 0

These bits store data for port B pins

PBDR is initialized to H'00 by a reset and in hardware standby mode. In software stand retains its previous setting.

PB <sub>6</sub> /TP <sub>14</sub> /TxD <sub>2</sub>	Bit TE in SCR of S PB <sub>6</sub> DDR select th	,	•	oit NDER14 ir	n NDERB, a		
	SMIF		(	)			
	TE 0			1			
	PB <sub>6</sub> DDR	0	1	1	_		
	NDER14 — 0 1				_		
	Pin function	PB <sub>6</sub> input	PB <sub>6</sub> output	TP <sub>14</sub> output	TxD <sub>2</sub> outpu		
	Note: * Functions as the TxD <sub>2</sub> output pin, but there are two states: of the pin is driven, and another in which the pin is at high-imp						
PB <sub>5</sub> /TP <sub>13</sub> /SCK <sub>2</sub> /	Bit C/A in SMR of	SCI2, bits C	KE0 and CKE	E1 in SCR, bi	t NDER13 ir		

and bit PB5DDR select the pin function as follows.

PB<sub>7</sub> input

PB<sub>7</sub> output | TP<sub>15</sub> output | RxD<sub>2</sub> inpu

Pin function

CKE1

**LCAS** 

C/A		0						
CKE0		0		1				
PB₅DDR	0	1	1	_				
NDER13	_	0	1	_				
Pin function	PB <sub>5</sub> input	PB₅ output	TP <sub>13</sub> output	SCK <sub>2</sub> output	SCI outp			

LCAS output\* Note: \* LCAS output depending on bits DRAS2 to DRAS0 in DRCF CSEL in DRCRB, and regardless of bits C/A, CKE0 and CK and PB5DDR. For details, see section 6, Bus Controller.

	details, s	occ section o, bus controller.			
$\frac{PB_3/TP_{11}/}{TMIO_3/}$ $\frac{DREQ_1/\overline{CS}_4}{}$	The DRAM interface settings by bits DRAS2 to DRAS0 in DRCRA, bit and OS1/0 in 8TCSR3, bits CCLR1 and CCLR0 in 8TCR3, bit CS4E in NDER11 in NDERB, and bit PB3DDR select the pin function as follows:				
	DRAM interface settings	(1) in table below			
	OIS3/2 and OS1/0	All 0	Not all		

0

 $PB_3$ 

input

CS4E

PB<sub>3</sub>DDR

NDER11

Pin function

			DREQ₁ input*2
Notes:	1.	TMIO	input when CCLR1 = CCLR0 = 1.
	2.	DREC	an external request is specified as a DMAC activation input regardless of bits OIS3 and OIS2, OS1 and CLR0, CS4E, NDER11, and PB $_3$ DDR.
	3.	CS₄ is	output as RAS <sub>4</sub> .

0

1

0

PB<sub>3</sub>

output

1

1

TP<sub>11</sub>

output

TMIO<sub>3</sub> input\*1

1

 $\overline{\text{CS}}_4$ 

output

TMIO<sub>3</sub>

output

3. $\overline{\text{CS}}_4$ is output as $\overline{\text{RAS}}_4$ .									
DRAM interface settings		0				(2)			
DRAS2						•	1		
DRAS1	(	0		1		)			
DRAS0	0	1	0	1	0	1			

RENESAS

NDERIU	_	U	1	_	_			
Pin function	PB <sub>2</sub>	PB <sub>2</sub>	TP <sub>10</sub>	$\overline{\text{CS}}_5$	TMIC			
	input	output	output	output	outp			
Note: * $\overline{\text{CS}}_5$ is ou	itput as RA	NS <sub>5</sub> .						
DRAM interface settings	(1)				ce (1)			(2)
DRAS2					1			
DRAS1	0		1	0				
DRAS0	0	1 0	1	0	1			
		·	·		·			
Bits OIS3/2 and C	)S1/0 in 8T	CSR1, bits	CCLR1 ar	nd CCLR0	in TCR1			
CSCR, bit NDER9 in NDERB, and bit PB₁DDR select the pin functio								
OIS3/2 and OS1/0			All 0					

0

1

0

PB₁

output

0

1

0

0

0

PB₁

input

1

1

1

1

 $\overline{\mathsf{CS}}_6$ 

output

1

1

TP<sub>9</sub>

output

TMIO₁ input\*1 DREQ<sub>0</sub> input\*2

Notes: 1. TMIO<sub>1</sub> input when CCLR1 = CCLR0 = 1. 2. When an external request is specified as a DMAC activa DREQ<sub>0</sub> input regardless of bits OIS3/2 and OS1/0, bits O CS6E, bit NDER9, and bit PB<sub>1</sub>DDR.

CS6E

PB<sub>1</sub>DDR

NDER9

Pin function

CS5E

PB<sub>1</sub>/TP<sub>9</sub>/ TMIO<sub>1</sub>/  $\overline{\text{DREQ}}_0/\overline{\text{CS}}_6$  PB<sub>2</sub>DDR

NDER10

Rev. 2.00, 09/03, pag RENESAS

Pin function	PB <sub>0</sub> input	PB <sub>0</sub> output	TP <sub>8</sub> output	CS <sub>7</sub> output

						,	
	TE	0				1	
	PB <sub>6</sub> DDR	0	1		1		_
	NDER14	_	0		1		_
	Pin function	PB <sub>6</sub> input	PB <sub>6</sub> outp	out TP <sub>14</sub>	output	TxD	<sub>2</sub> outpu
	Note: * Function the pin is	s as the TxD driven, and					
$PB_5/TP_{13}/$ Bit $C/\overline{A}$ in SMR of SCI2, bits CKE0 and CKE1 in SCR, bit N SCK <sub>2</sub> and bit $PB_5DDR$ select the pin function as follows.				t ND	ER13 ir		
	CKE1			0			
	C/Ā		0				1
	CKE0		0		1		_
	PB₅DDR	0	1	1	_	-	_
	NDER13	_	0	1		-	
	Pin function	PB₅ input	PB <sub>5</sub> output	TP <sub>13</sub> output	SCI outp	_	SCK outp
PB <sub>4</sub> /TP <sub>12</sub>	Bit NDER12 in NI	DERB and bi	t PB₄DDR	select the	pin fu	nctio	n as fo
	PB₄DDR	0			1		
	NDER12	_		(	0		
	Pin function	PB₄ in	put	PB <sub>4</sub> c	output		TF

PB<sub>7</sub> input

PB<sub>6</sub>DDR select the pin function as follows.

Bit TE in SCR of SCI2, bit SMIF in SCMR, bit NDER14 in NDERB, a

Pin function

SMIF

PB<sub>6</sub>/TP<sub>14</sub>/

 $\mathsf{Tx}\mathsf{D}_2$ 

PB<sub>7</sub> output | TP<sub>15</sub> output | RxD<sub>2</sub> inpu

0

				<u> </u>			
		DREQ <sub>1</sub> input* <sup>2</sup>					
	Notes: 1. TMIO <sub>3</sub>	input when CCI	LR1 = CCLR0 =	1.			
	DREC			as a DMAC activ and OS1/0, bit N			
PB <sub>2</sub> /TP <sub>10</sub> / TMO <sub>2</sub>	Bits OIS3/2 and Countries the pin function as		bit NDER10 in N	NDERB, and bit I	PB;		
	OIS3/2 and OS1/0		All 0				
	PB₂DDR	0	1	1			
	NDER10	_	0	1			
	Pin function	PB <sub>2</sub> input	PB <sub>2</sub> output	TP <sub>10</sub> output	Т		
					•		
PB <sub>1</sub> /TP <sub>9</sub> / TMIO <sub>1</sub> /	Bits OIS3/2 and OS1/0 in TCSR1, bits CCLR1 and CCLR0 in TCR1, t NDERB, and bit PB₁DDR select the pin function as follows.						
DREQ₀	OIS3/2 and OS1/0	All 0					
	PB₁DDR	0	1	1			
	NDER9	_	0	1			
	Pin function	PB₁ input	PB₁ output	TP <sub>9</sub> output			
		TMIO <sub>1</sub> input*1					

TMIO<sub>3</sub> input

 $\overline{DREQ}_0 \text{ input}^{*2}$ Notes: 1. TMIO<sub>1</sub> input when CCLR1 = CCLR0 = 1.

TMIO<sub>1</sub> input when CCLR1 = CCLR0 = 1.
 When an external request is specified as a DMAC activation.

DREQ<sub>0</sub> input regardless of bits OIS3/2 and OS1/0, bit NDI

PB₁DDR.

RENESAS

	•	•	

Rev. 2.00, 09/03, pag

- 16-bit timer features are listed below.
- Capability to process up to 6 pulse outputs or 6 pulse inputs
  - Six general registers (GRs, two per channel) with independently-assignable output input capture functions
- Selection of eight counter clock sources for each channel:

Internal clocks:  $\phi$ ,  $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ 

External clocks: TCLKA, TCLKB, TCLKC, TCLKD

- Five operating modes selectable in all channels:
- Waveform output by compare match

— Input capture function

Selection of 0 output, 1 output, or toggle output (only 0 or 1 output in channel

simultaneously by compare match or input capture. Counter synchronization e

- Rising edge, falling edge, or both edges (selectable)
- Counter clearing function
- Counters can be cleared by compare match or input capture
- Synchronization Two or more timer counters (16TCNTs) can be preset simultaneously, or clear
  - synchronous register input and output. — PWM mode

PWM output can be provided with an arbitrary duty cycle. With synchronization three-phase PWM output is possible

- Phase counting mode selectable in channel 2
  - Two-phase encoder output can be counted automatically.
- High-speed access via internal 16-bit bus The 16TCNTs and GRs can be accessed at high speed via a 16-bit bus.
- Any initial timer output value can be set
- Nine interrupt sources

Each channel has two compare match/input capture interrupts and an overflow into interrupts can be requested independently.

Rev. 2.00, 09/03, pag

RENESAS

		independently	, TOLKE, TOLKE, TOLKE	, colociable
General registers (output compare/input capture registers)		GRA0, GRB0	GRA1, GRB1	GRA2, GR
Input/output pins		TIOCA <sub>0</sub> , TIOCB <sub>0</sub>	TIOCA <sub>1</sub> , TIOCB <sub>1</sub>	TIOCA <sub>2</sub> , TI
Counter clearing function		GRA0/GRB0 compare match or input capture	GRA1/GRB1 compare match or input capture	GRA2/GRE match or in
Initial output value set	Initial output value setting function		Available	Available
Compare	0	Available	Available	Available
match output	1	Available	Available	Available
	Toggle	Available	Available	Not availab
Input capture function		Available	Available	Available
Synchronization		Available	Available	Available
PWM mode		Available	Available	Available
Phase counting mode		Not available	Not available	Available
Interrupt sources		Three sources	Three sources	Three sour
		Compare match/input capture A0	Compare match/input capture A1	<ul> <li>Compare capture A</li> </ul>

capture B0

Overflow



• Compare match/input • Compare match/input • Compare

Overflow

capture B1

capture E

Overflow





Figure 9.1 16-bit timer Block Diagram (Overall)




Legend:

Timer counter (16 bits) 16TCNT:

GRA, GRB: General registers A and B (input capture/output compare registers) (16 TCR: Timer control register (8 bits)
TIOR: Timer I/O control register (8 bits)

Figure 9.2 Block Diagram of Channels 0 and 1



Legend:

16TCNT2: Timer counter 2 (16 bits)

GRA2, GRB2: General registers A2 and B2 (input capture/output compare register

 $(16 \text{ bits} \times 2)$ 

TCR2: Timer control register 2 (8 bits)
TIOR2: Timer I/O control register 2 (8 bits)

Figure 9.3 Block Diagram of Channel 2

1	Input capture/output compare A1	TIOCA <sub>1</sub>	Input/ output	GRA1 output compare or input PWM output pin in PWM mode
	Input capture/output compare B1	TIOCB <sub>1</sub>	Input/ output	GRB1 output compare or input
2	Input capture/output compare A2	TIOCA <sub>2</sub>	Input/ output	GRA2 output compare or input PWM output pin in PWM mode
	Input capture/output compare B2	TIOCB <sub>2</sub>	Input/ output	GRB2 output compare or input

**TCLKB** 

**TCLKC** 

TCLKD

TIOCA<sub>0</sub>

TIOCB<sub>0</sub>

Input

Input

Input

Input/

output

Input/

output

External clock B input pin (phase-B input pin in phase cou

External clock C input pin

External clock D input pin

GRA0 output compare or input

PWM output pin in PWM mode

GRB0 output compare or input

Clock input B

Clock input C

Clock input D

compare A0

compare B0

Input capture/output

Input capture/output

0

RENESAS

0	H'FFF68	Timer control register 0	16TCR0	R/V
	H'FFF69	Timer I/O control register 0	TIOR0	R/V
	H'FFF6A	Timer counter 0H	16TCNT0H	R/V
	H'FFF6B	Timer counter 0L	16TCNT0L	R/V
	H'FFF6C	General register A0H	GRA0H	R/V
	H'FFF6D	General register A0L	GRA0L	R/V
	H'FFF6E	General register B0H	GRB0H	R/V
	H'FFF6F	General register B0L	GRB0L	R/V
1	H'FFF70	Timer control register 1	16TCR1	R/V
	H'FFF71	Timer I/O control register 1	TIOR1	R/V
	H'FFF72	Timer counter 1H	16TCNT1H	R/V
	H'FFF73	Timer counter 1L	16TCNT1L	R/V
	H'FFF74	General register A1H	GRA1H	R/V
	H'FFF75	General register A1L	GRA1L	R/V
	H'FFF76	General register B1H	GRB1H	R/V
	H'FFF77	General register B1L	GRB1L	R/V

Timer mode register

Timer output level setting register

Timer interrupt status register A

Timer interrupt status register B

Timer interrupt status register C

1111101

H'FFF62

H'FFF63

H'FFF64

H'FFF65

H'FFF66

10110

**TMDR** 

**TOLR** 

**TISRA** 

**TISRB** 

**TISRC** 

R/W

R/(W)\*2

R/(W)\*2

W R/(W)\*2

Rev. 2.00, 09/03, pag

		H'FFF7F	General register B2L	GRB2L
NI. I.	4	TI 1 00	N. I. Maria C. C. Charles and A. Landerson and Company	

General register B2H

Notes: 1. The lower 20 bits of the address in advanced mode are indicated.

GRB2H

R/W R/W

2. Only 0 can be written in bits 3 to 0, to clear the flags.

# 9.2 Register Descriptions

channels 0 to 2.

H'FFF7E

## 9.2.1 Timer Start Register (TSTR)

TSTR is an 8-bit readable/writable register that starts and stops the timer counter (16TC

Bit	7	6	5	4	3	2	1	
	_		_	_		STR2	STR1	
Initial value	1	1	1	1	1	0	0	
Read/Write	_	_	_	_	_	R/W	R/W	
Th					Thes	nter start : e bits start	t a	

TSTR is initialized to H'F8 by a reset and in standby mode.

**Bits 7 to 3—Reserved:** These bits cannot be modified and are always read as 1.

Bit 2—Counter Start 2 (STR2): Starts and stops timer counter 2 (16TCNT2).

Bit 2 STR2	Description	
0	16TCNT2 is halted	(Ir
1	16TCNT2 is counting	

Rev. 2.00, 09/03, page 316 of 890



Description			
16TCNT0 is I			

Bit 0

1

Bit

D:4 0

Initial value

IT0 is halted 16TCNT0 is counting

#### 9.2.2 **Timer Synchro Register (TSNC)**

1

TSNC is an 8-bit readable/writable register that selects whether channels 0 to 2 operations are selected as a select select of the channels of the select selects. independently or synchronously. Channels are synchronized by setting the correspond

Read/Write				_		R/W	R/W
		R	eserved k	oits		These	r sync 2 to 0
TSNC is initialized	1 to H'F8	by a reset	t and in st	andby mo	de.		

1

1

1

1

Bits 7 to 3—Reserved: These bits cannot be modified and are always read as 1.

Bit 2—Timer Sync 2 (SYNC2): Selects whether channel 2 operates independently or synchronously.

SYNC2	Description	
0	Channel 2's timer counter (16TCNT2) operates independently 16TCNT2 is preset and cleared independently of other channels	
1	Channel 2 operates synchronously 16TCNT2 can be synchronously preset and cleared	

Rev. 2.00, 09/03, pag

(

1

SYNC1

0

2

SYNC2


0

**Bit 0—Timer Sync 0 (SYNC0):** Selects whether channel 0 operates independently or synchronously.

Bit 0 SYNC0	Description	
0	Channel 0's timer counter (16TCNT0) operates independently 16TCNT0 is preset and cleared independently of other channels	(Ir
1	Channel 0 operates synchronously 16TCNT0 can be synchronously preset and cleared	

### 9.2.3 Timer Mode Register (TMDR)

TMDR is an 8-bit readable/writable register that selects PWM mode for channels 0 to 2 selects phase counting mode and the overflow flag (OVF) setting conditions for channels 0 to 2



TMDR is initialized to H'98 by a reset and in standby mode.

Rev. 2.00, 09/03, page 318 of 890

RENESAS

When MDF is set to 1 to select phase counting mode, 16TCNT2 operates as an up/do and pins TCLKA and TCLKB become counter clock input pins. 16TCNT2 counts bot falling edges of TCLKA and TCLKB, and counts up or down as follows.

Counting Direction	Down-Counting			Up-Co	unting		
TCLKA pin	<b>↑</b>	High	$\downarrow$	Low	Low	<b>↑</b>	High
TCLKB pin	Low	<b>↑</b>	High	$\downarrow$	1	High	$\downarrow$

In phase counting mode, external clock edge selection by bits CKEG1 and CKEG0 in and counter clock selection by bits TPSC2 to TPSC0 are invalid, and the above phase mode operations take precedence.

compare match/input capture settings and interrupt functions of TIOR2, TISRA, TISR remain effective in phase counting mode.

The counter clearing condition selected by the CCLR1 and CCLR0 bits in 16TCR2 ar

**Bit 5—Flag Direction (FDIR):** Designates the setting condition for the OVF flag in FDIR designation is valid in all modes in channel 2.

Bit 5 FDIR	Description	
0	OVF is set to 1 in TISRC when 16TCNT2 overflows or underflows	(
1	OVF is set to 1 in TISRC when 16TCNT2 overflows	
	·	

Bits 4 and 3—Reserved: These bits cannot be modified and are always read as 1.



Rev. 2.00, 09/03, pag

Bit 1—PWM Mode 1 (PWM1): Selects whether channel 1 operates normally or in PV

Bit 1 PWM1	Description	
0	Channel 1 operates normally	(In
1	Channel 1 operates in PWM mode	

When bit PWM1 is set to 1 to select PWM mode, pin TIOCA<sub>1</sub> becomes a PWM output output goes to 1 at compare match with GRA1, and to 0 at compare match with GRB1.


# Bit 0—PWM Mode 0 (PWM0): Selects whether channel 0 operates normally or in PV

Bit 0

PVVIVIU	Description	
0	Channel 0 operates normally	(In
1	Channel 0 operates in PWM mode	

When bit PWM0 is set to 1 to select PWM mode, pin TIOCA<sub>0</sub> becomes a PWM output output goes to 1 at compare match with GRAO, and to 0 at compare match with GRBO.





Note: \* Only 0 can be written, to clear the flag.

TISRA is initialized to H'88 by a reset and in standby mode.

**Bit 7—Reserved:** This bit cannot be modified and is always read as 1. Bit 6—Input Capture/Compare Match Interrupt Enable A2 (IMIEA2): Enables of

the interrupt requested by the IMFA2 when IMF	A2 flag is set to 1.
Bit 6	

IIEA2	Description
	IMIA2 interrupt requested by IMFA2 flag is disabled
	IMIA2 interrupt requested by IMFA2 flag is enabled

R/(V

Bit 4
IMIEA0 Description

0 IMIA0 interrupt requested by IMFA0 flag is disabled (I

1 IMIA0 interrupt requested by IMFA0 flag is enabled

Bit 3—Reserved: This bit cannot be modified and is always read as 1.

Bit 2—Input Capture/Compare Match Flag A2 (IMFA2): This status flag indicates compare match or input capture events.

Bit 2
IMFA2 Description

0 [Clearing conditions] (In

the interrupt requested by the IMFA0 flag when IMFA0 is set to 1.

IMFA2	Description
0	[Clearing conditions]
	• Read IMFA2 flag when IMFA2 =1, then write 0 in IMFA2 flag
	DMAC is activated by an IMIA2 interrupt

1


Setting conditions]
 16TCNT2 = GRA2 when GRA2 functions as an output compare register
 16TCNT2 value is transferred to GRA2 by an input capture signal when

16TCNT2 value is transferred to GRA2 by an input capture signal when of functions as an input capture register

16TCNT1 = GRA1 when GRA1 functions as an output compare register
 16TCNT1 value is transferred to GRA1 by an input capture signal when functions as an input capture register

Bit 0—Input Capture/Compare Match Flag A0 (IMFA0): This status flag indicate compare match or input capture events.

Bit 0 IMFA0	Description
0	[Clearing conditions] (I
	<ul> <li>Read IMFA0 flag when IMFA0 =1, then write 0 in IMFA0 flag</li> </ul>
	DMAC is activated by an IMIA0 interrupt
1	[Setting conditions]
	16TCNT0 = GRA0 when GRA0 functions as an output compare register
	16TCNT0 value is transferred to GRA0 by an input capture signal when
	functions as an input capture register



R/W

R/(W)\*

R/(W)\*

R/(W)

(Ir

TISRB is initialized to H'88 by a reset and in standby mode.

Note: \* Only 0 can be written, to clear the flag.

R/W

R/W

**Bit 7—Reserved:** This bit cannot be modified and is always read as 1.

Bit 6—Input Capture/Compare Match Interrupt Enable B2 (IMIEB2): Enables or the interrupt requested by the IMFB2 when IMFB2 flag is set to 1.

BIT 6	
IMIEB2	Description

Read/Write

0	IMIB2 interrupt requested by IMFB2 flag is disabled
1	IMIB2 interrupt requested by IMFB2 flag is enabled



the interrupt requested by the IMFB0 when IMFB0 flag is set to 1.

Bit 4

IMIEB0	Description	
0	IMIB0 interrupt requested by IMFB0 flag is disabled	1
1	IMIB0 interrupt requested by IMFB0 flag is enabled	

Bit 3—Reserved: This bit cannot be modified and is always read as 1.


Bit 2—Input Capture/Compare Match Flag B2 (IMFB2): This status flag indicate compare match or input capture events.

1	1 1
Bit 2 IMFB2	Description
0	[Clearing condition] (I
	Read IMFB2 flag when IMFB2 =1, then write 0 in IMFB2 flag
1	[Setting conditions]
	<ul> <li>16TCNT2 = GRB2 when GRB2 functions as an output compare register</li> </ul>
	16TCNT2 value is transferred to GRB2 by an input capture signal when
	functions as an input capture register

•	16TCNT1 value is transferred to GRB1 by an input capture signal when
	functions as an input capture register

Bit 0—Input Capture/Compare Match Flag B0 (IMFB0): This status flag indicates compare match or input capture events.

Bit 0 IMFB0	Description
0	[Clearing condition] (I
	Read IMFB0 flag when IMFB0 =1, then write 0 in IMFB0 flag
1	[Setting conditions]
	16TCNT0 = GRB0 when GRB0 functions as an output compare register
	16TCNT0 value is transferred to GRB0 by an input capture signal when
	functions as an input capture register



Note: \* Only 0 can be written, to clear the flag.

TISRC is initialized to H'88 by a reset and in standby mode.

**Bit 7—Reserved:** This bit cannot be modified and is always read as 1.

# **Bit 6—Overflow Interrupt Enable 2 (OVIE2):** Enables or disables the interrupt req OVF2 when OVF2 flag is set to 1.

OVIE2	Description
0	OVI2 interrupt requested by OVF2 flag is disabled
1	OVI2 interrupt requested by OVF2 flag is enabled

**Bit 5—Overflow Interrupt Enable 1 (OVIE1):** Enables or disables the interrupt req OVF1 when OVF1 flag is set to 1.

OVILI	Description
0	OVI1 interrupt requested by OVF1 flag is disabled
1	OVI1 interrupt requested by OVF1 flag is enabled

1 OVI1 interrupt requested by OVF1 flag is enabl

Description

Bit 5

Rev. 2.00, 09/03, paç

RENESAS

Bit 2 OVF2

1

Description

Bit 2—Overflow Flag 2 (OVF2): This status flag indicates 16TCNT2 overflow.

[Clearing condition]	(Ir
Read OVF2 flag when OVF2 =1, then write 0 in OVF2 flag	
[Setting condition]	
16TCNT2 overflowed from H'FFFF to H'0000, or underflowed from H'000	0 to
· · · · · · · · · · · · · · · · · · ·	
<b>-Overflow Flag 1 (OVF1):</b> This status flag indicates 16TCNT1 overflow.	
Description	
[Clearing condition]	(In
Read OVF1 flag when OVF1 =1, then write 0 in OVF1 flag	
Read OVF1 flag when OVF1 =1, then write 0 in OVF1 flag [Setting condition]	
[Setting condition]	
[Setting condition] 16TCNT1 overflowed from H'FFFF to H'0000	
[Setting condition]  16TCNT1 overflowed from H'FFFF to H'0000  Overflow Flag 0 (OVF0): This status flag indicates 16TCNT0 overflow.	(Ir
	[Setting condition]  16TCNT2 overflowed from H'FFFF to H'0000, or underflowed from H'000  16TCNT underflow occurs when 16TCNT operates as an up/down-counter. occurs only when channel 2 operates in phase counting mode (MDF = 1 in T  -Overflow Flag 1 (OVF1): This status flag indicates 16TCNT1 overflow.  Description

Rev. 2.00, 09/03, page 328 of 890

[Setting condition]

16TCNT0 overflowed from H'FFFF to H'0000



Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R/W	R/V												

Bit

Each 16TCNT is a 16-bit readable/writable register that counts pulse inputs from a clothe clock source is selected by bits TPSC2 to TPSC0 in 16TCR.

16TCNT0 and 16TCNT1 are up-counters. 16TCNT2 is an up/down-counter in phase of mode and an up-counter in other modes.

16TCNT can be cleared to H'0000 by compare match with GRA or GRB or by input of

GRA or GRB (counter clearing function).

When 16TCNT overflows (changes from H'FFFF to H'0000), the OVF flag is set to 1

the corresponding channel.

When 16TCNT underflows (changes from H'0000 to H'FFFF), the OVF flag is set to of the corresponding channel.

The 16TCNTs are linked to the CPU by an internal 16-bit bus and can be written or reword access or byte access.

Each 16TCNT is initialized to H'0000 by a reset and in standby mode.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W													

A general register is a 16-bit readable/writable register that can function as either an ou compare register or an input capture register. The function is selected by settings in TIO

When a general register is used as an output compare register, its value is constantly co with the 16TCNT value. When the two values match (compare match), the IMFA or IN set to 1 in TISRA/TISRB. Compare match output can be selected in TIOR.

When a general register is used as an input capture register, an external input capture sidetected and the current 16TCNT value is stored in the general register. The correspond or IMFB flag in TISRA/TISRB is set to 1 at the same time. The edges of the input capt are selected in TIOR.


TIOR settings are ignored in PWM mode.

General registers are linked to the CPU by an internal 16-bit bus and can be written or either word access or byte access.

General registers are set as output compare registers (with no pin output) and initialized by a reset and in standby mode.

Rev. 2.00, 09/03, page 330 of 890





Reserved bit

Each 16TCR is an 8-bit readable/writable register that selects the timer counter clock selects the edge or edges of external clock sources, and selects how the counter is clear

16TCR is initialized to H'80 by a reset and in standby mode.

**Bit 7—Reserved:** This bit cannot be modified and is always read as 1.

# synchronized timers\*2

Notes: 1. 16TCNT is cleared by compare match when the general register functions a compare register, and by input capture when the general register functions a capture register.

2. Selected in TSNC.

Bits 4 and 3—Clock Edge 1 and 0 (CKEG1, CKEG0): These bits select external clo edges when an external clock source is used.

Bit 4 CKEG1	Bit 3 CKEG0	Description	
0	0	Count rising edges	(II
	1	Count falling edges	
1	_	Count both edges	

When channel 2 is set to phase counting mode, bits CKEG1 and CKEG0 in 16TCR2 are Phase counting takes precedence.

Bits 2 to 0—Timer Prescaler 2 to 0 (TPSC2 to TPSC0): These bits select the counter source.

bource.				
Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Function	
0	0	0	Internal clock: φ	(I
		1	Internal clock: φ/2	
	1	0	Internal clock: φ/4	
		1	Internal clock: φ/8	
1	0	0	External clock A: TCLKA input	
		1	External clock B: TCLKB input	
	1	0	External clock C: TCLKC input	
		1	External clock D: TCLKD input	

U

TIOR is an 8-bit register. The 16-bit timer has three TIORs, one in each channel.

**Channel Abbreviation Function** 

TIOR0

I TIOR	1	mode.					
2 TIOR2	2	•					
Bit	7	6	5	4	3	2	1
	_	IOB2	IOB1	IOB0	-	IOA2	IOA1
Initial value	1	0	0	0	1	0	0
Read/Write		R/W	R/W	R/W		R/W	R/W
							ontrol A2 e bits sele ons
					Reserve	d bit	
			rol B2 to I	<b>B0</b> GRB functi	ons		

TIOR controls the general registers. Some functions differ i

Each TIOR is an 8-bit readable/writable register that selects the output compare or infunction for GRA and GRB, and specifies the functions of the TIORA and TIORB pin output compare function is selected, TIOR also selects the type of output. If input cap selected, TIOR also selects the edges of the input capture signal.

TIOR is initialized to H'88 by a reset and in standby mode.

Reserved bit

**Bit 7—Reserved:** This bit cannot be modified and is always read as 1.



1	0	0	GRB is an input compare register	GRB captures rising edge of input GRB captures falling edge of input
	1	0		GRB captures both edges of input
		1		
Notes	: 1. After	a reset, the	output conforms to the	TOLR setting until the first compare

2. Channel 2 output cannot be toggled by compare match. When this setting is

**Bit 3—Reserved:** This bit cannot be modified and is always read as 1.

·

output is selected automatically.

1

0

1

output is selected automatically.

1

0

Bits 2 to 0—I/O Control A2 to A0 (IOA2 to IOA0): These bits select the GRA function

Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	Function	
0 0	0	0	GRA is an output	No output at compare match (In
		1	compare register	0 output at GRA compare match*
	1	0		1 output at GRA compare match*

Output toggles at GRA compare r (1 output in channel 2)\*1 \*2 GRA captures rising edge of input

GRA captures falling edge of input

	1	0		GRA capture	es both ed	ges of input
		1				
Notes: 1.	After a res	set, the outp	ut conforms to the	TOLR setting	until the fir	st compare

2. Channel 2 output cannot be toggled by compare match. When this setting is

GRA is an input compare register

Rev. 2.00, 09/03, page 334 of 890

# Output level setting A2 to A0, B2 to

These bits set the levels of the timer (TIOCA<sub>2</sub> to TIOCA<sub>0</sub>, and TIOCB<sub>2</sub> to

#### Reserved bits

A TOLR setting can only be made when the corresponding bit in TSTR is 0.

TOLR is a write-only register, and cannot be read. If it is read, all bits will return a va

TOLR is initialized to H'C0 by a reset and in standby mode.

Bits 7 and 6—Reserved: These bits cannot be modified.

Bit 5—Output Level Setting B2 (TOB2): Sets the value of timer output TIOCB<sub>2</sub>.

Bit 5 TOB2	Description
0	TIOCB <sub>2</sub> is 0
1	TIOCB <sub>2</sub> is 1

Bit 4—Output Level Setting A2 (TOA2): Sets the value of timer output TIOCA<sub>2</sub>.

Bit 4 TOA2	Description	
0	TIOCA <sub>2</sub> is 0	
1	TIOCA <sub>2</sub> is 1	

0	TIOCA <sub>1</sub> is 0	(Ir
1	TIOCA <sub>1</sub> is 1	
Bit 1—0	<b>Dutput Level Setting B0 (TOB0):</b> Sets the value of timer output TIOCB <sub>0</sub> .	
Bit 0 TOB0	Description	
0	TIOCB <sub>0</sub> is 0	(Ir
1	TIOCB <sub>0</sub> is 1	

Description

Bit 2 TOA1

1	TIOCB <sub>0</sub> is 1	
Bit 0—(	Output Level Setting A0 (TOA0): Sets the value of timer output TIOCA	)•
Bit 0 TOA0	Description	
0	TIOCA <sub>0</sub> is 0	(
1	TIOCA <sub>0</sub> is 1	

Rev. 2.00,	09/03,	page	336	of	890

Figures 9.6 to 9.9 show examples of byte read/write access to 16TCNTH and 16TCN




Figure 9.4 16TCNT Access Operation [CPU → 16TCNT (Word)]




Figure 9.5 Access to Timer Counter (CPU Reads 16TCNT, Word)

Figure 9.6 Access to Timer Counter H (CPU Writes to 16TCNTH, Upper 1




Figure 9.7 Access to Timer Counter L (CPU Writes to 16TCNTL, Lower I




Figure 9.8 Access to Timer Counter H (CPU Reads 16TCNTH, Upper By

Figure 9.9 Access to Timer Counter L (CPU Reads 16TCNTL, Lower E

## 9.3.2 8-Bit Accessible Registers

The registers other than the timer counters and general registers are 8-bit registers. The are linked to the CPU by an internal 8-bit data bus.

Figures 9.10 and 9.11 show examples of byte read and write access to a 16TCR.

If a word-size data transfer instruction is executed, two byte transfers are performed.




Figure 9.10 16TCR Access (CPU Writes to 16TCR)




Figure 9.11 16TCR Access (CPU Reads 16TCR)

RENESAS

**Synchronous Operation:** The timer counters in designated channels are preset synchronous Data written to the timer counter in any one of these channels is simultaneously written timer counters in the other channels as well. The timer counters can also be cleared syn if so designated by the CCLR1 and CCLR0 bits in the TCRs.

**PWM Mode:** A PWM waveform is output from the TIOCA pin. The output goes to 1 match A and to 0 at compare match B. The duty cycle can be varied from 0% to 100% on the settings of GRA and GRB. When a channel is set to PWM mode, its GRA and C automatically become output compare registers.

**Phase Counting Mode:** The phase relationship between two clock signals input at TCLKB is detected and 16TCNT2 counts up or down accordingly. When phase counting selected TCLKA and TCLKB become clock input pins and 16TCNT2 operates as an upcounter.

#### 9.4.2 Basic Functions

**Counter Operation:** When one of bits STR0 to STR2 is set to 1 in the timer start regis the timer counter (16TCNT) in the corresponding channel starts counting. The counting free-running or periodic.

• Sample setup procedure for counter

Figure 9.12 shows a sample procedure for setting up a counter.

Rev. 2.00, 09/03, page 340 of 890




Figure 9.12 Counter Setup Procedure (Example)

source is selected, set bits CKEG1 and CKEG0 in 16TCR to select the desired edge external clock signal.

For periodic counting, set CCLR1 and CCLR0 in 16TCR to have 16TCNT cleared.

1. Set bits TPSC2 to TPSC0 in 16TCR to select the counter clock source. If an extern

2. For periodic counting, set CCLR1 and CCLR0 in 16TCR to have 16TCNT cleared compare match or GRB compare match.

3. Set TIOR to select the output compare function of GRA or GRB, whichever was s

- step 2.
- 4. Write the count period in GRA or GRB, whichever was selected in step 2.
- 5. Set the STR bit to 1 in TSTR to start the timer counter.

Rev. 2.00, 09/03, pag




Figure 9.13 Free-Running Counter Operation

When a channel is set to have its counter cleared by compare match, in that channel operates as a periodic counter. Select the output compare function of GRA or GRB, CCLR1 or CCLR0 in 16TCR to have the counter cleared by compare match, and se period in GRA or GRB. After these settings, the counter starts counting up as a period counter when the corresponding bit is set to 1 in TSTR. When the count matches GRB, the IMFA or IMFB flag is set to 1 in TISRA/TISRB and the counter is cleared H'0000. If the corresponding IMIEA or IMIEB bit is set to 1 in TISRA/TISRB, a C interrupt is requested at this time. After the compare match, 16TCNT continues confrom H'0000. Figure 9.14 illustrates periodic counting.




Figure 9.14 Periodic Counter Operation

Rev. 2.00, 09/03, page 342 of 890




Figure 9.15 Count Timing for Internal Clock Sources

### - External clock source

The external clock pin (TCLKA to TCLKD) can be selected by bits TPSC2 to 16TCR, and the detected edge by bits CKEG1 and CKEG0. The rising edge, fa or both edges can be selected.

The pulse width of the external clock signal must be at least 1.5 system clocks single edge is selected, and at least 2.5 system clocks when both edges are selepulses will not be counted correctly.

Figure 9.16 shows the timing when both edges are detected.




Figure 9.16 Count Timing for External Clock Sources (when Both Edges are




Figure 9.17 Setup Procedure for Waveform Output by Compare Match (Ex




Figure 9.18 0 and 1 Output (TOA = 1, TOB = 0)

Figure 9.19 shows examples of toggle output. 16TCNT operates as a periodic courby compare match B. Toggle output is selected for both compare match A and B.




Figure 9.19 Toggle Output (TOA = 1, TOB = 0)

RENESAS

16TCNT input clock			
16TCNT	N	X	N + 1
GR	N		
Compare match signal			
TIOCA, ———			

Figure 9.20 Output Compare Output Timing

**Input Capture Function:** The 16TCNT value can be transferred to a general register value input edge is detected at an input capture input/output compare pin (TIOCA or TIOCB) edge, falling-edge, or both-edge detection can be selected. The input capture function of to measure pulse width or period.




Figure 9.21 Setup Procedure for Input Capture (Example)

• Examples of input capture

Figure 9.22 illustrates input capture when the falling edge of TIOCB and both edg are selected as capture edges. 16TCNT is cleared by input capture into GRB.




Figure 9.22 Input Capture (Example)

RENESAS

Input-capture input		
Input capture signal		
16TCNT	N	
GRA, GRB		N


Figure 9.23 Input Capture Signal Timing

### 9.4.3 Synchronization

The synchronization function enables two or more timer counters to be synchronized by the same data to them simultaneously (synchronous preset). With appropriate 16TCR so or more timer counters can also be cleared simultaneously (synchronous clear). Synchronized additional general registers to be associated with a single time base. Synchronized be selected for all channels (0 to 2).

**Sample Setup Procedure for Synchronization:** Figure 9.24 shows a sample procedur setting up synchronization.

Rev. 2.00, 09/03, page 348 of 890



- 1. Set the SYNC bits to 1 in TSNC for the channels to be synchronized.
- 2. When a value is written in 16TCNT in one of the synchronized channels, the same value is simultaneously written in 16TCNT in the other channels.
- 3. Set the CCLR1 or CCLR0 bit in 16TCR to have the counter cleared by compare match or in
- ${\bf 4. \ \, Set \ the \ CCLR1 \ and \ CCLR0 \ bits \ in \ 16TCR \ to \ have \ the \ counter \ cleared \ synchronously.}$
- 5. Set the STR bits in TSTR to 1 to start the synchronized counters.

Figure 9.24 Setup Procedure for Synchronization (Example)

**Example of Synchronization:** Figure 9.25 shows an example of synchronization. Ch and 2 are synchronized, and are set to operate in PWM mode. Channel 0 is set for couby compare match with GRB0. Channels 1 and 2 are set for synchronous counter clea timer counters in channels 0, 1, and 2 are synchronously preset, and are synchronously compare match with GRB0. A three-phase PWM waveform is output from pins TIOC and TIOCA<sub>2</sub>. For further information on PWM mode, see section 9.4.4, PWM Mode.




Figure 9.25 Synchronization (Example)

#### **9.4.4 PWM Mode**


In PWM mode GRA and GRB are paired and a PWM waveform is output from the TIG GRA specifies the time at which the PWM output changes to 1. GRB specifies the time the PWM output changes to 0. If either GRA or GRB compare match is selected as the clear source, a PWM waveform with a duty cycle from 0% to 100% is output at the TIG PWM mode can be selected in all channels (0 to 2).

Table 9.4 summarizes the PWM output pins and corresponding registers. If the same vain GRA and GRB, the output does not change when compare match occurs.

Table 9.4 PWM Output Pins and Registers

Channel	Output Pin	1 Output	0 Output
0	TIOCA <sub>0</sub>	GRA0	GRB0
1	TIOCA <sub>1</sub>	GRA1	GRB1
2	TIOCA <sub>2</sub>	GRA2	GRB2

Rev. 2.00, 09/03, page 350 of 890



to select the counter clear source 3. Set the time at which the PWM

2. Set bits CCLR1 and CCLR0 in 1

- waveform should go to 1 in GRA 4. Set the time at which the PWM
- waveform should go to 0 in GRB 5. Set the PWM bit in TMDR to sele
  - PWM mode. When PWM mode selected, regardless of the TIOR contents, GRA and GRB become output compare registers specify
    - the times at which the PWM out goes to 1 and 0. The TIOCA pin automatically becomes the PWM output pin. The TIOCB pin confo

to the settings of bits IOB1 and I in TIOR. If TIOCB output is not desired, clear both IOB1 and IOI 6. Set the STR bit to 1 in TSTR to s

Rev. 2.00, 09/03, pag

the timer counter.

Figure 9.26 Setup Procedure for PWM Mode (Example)




Figure 9.27 PWM Mode (Example 1)




Figure 9.28 PWM Mode (Example 2)

generated.

Phase counting is available only in channel 2.

**Sample Setup Procedure for Phase Counting Mode:** Figure 9.29 shows a sample prosetting up phase counting mode.




Figure 9.29 Setup Procedure for Phase Counting Mode (Example)




Figure 9.30 Operation in Phase Counting Mode (Example)

**Table 9.5** Up/Down Counting Conditions

Counting Direction	Up-Cour	nting			Down-C	ounting	
TCLKB pin	$\uparrow$	High	$\downarrow$	Low	Hlgh	$\downarrow$	Low
TCLKA pin	Low	<b>↑</b>	High	$\downarrow$	$\downarrow$	Low	$\uparrow$




Figure 9.31 Phase Difference, Overlap, and Pulse Width in Phase Counting




Figure 9.32 Timing for Setting 16-Bit Timer Output Level by Writing to T

match signal is generated in the last state in which the values match (when 16TCNT is from the matching count to the next count). Therefore, when 16TCNT matches a gene the compare match signal is not generated until the next 16TCNT clock input. Figure the timing of the setting of IMFA and IMFB.




Figure 9.33 Timing of Setting of IMFA and IMFB by Compare Mate

IMF		
16TCNT	N	
GR		N
IMI		

Figure 9.34 Timing of Setting of IMFA and IMFB by Input Capture




Figure 9.35 Timing of Setting of OVF

# 9.5.2 Timing of Clearing of Status Flags

If the CPU reads a status flag while it is set to 1, then writes 0 in the status flag, the status cleared. Figure 9.36 shows the timing.




Figure 9.36 Timing of Clearing of Status Flags

RENESAS

Table 9.6 lists the interrupt sources.

**Table 9.6 16-bit timer Interrupt Sources** 

Channel	Interrupt Source	Description	Pri
0	IMIA0	Compare match/input capture A0	Hiç
	IMIB0	Compare match/input capture B0	<b>↑</b>
	OVI0	Overflow 0	
1	IMIA1	Compare match/input capture A1	
	IMIB1	Compare match/input capture B1	
	OVI1	Overflow 1	
2	IMIA2	Compare match/input capture A2	
	IMIB2	Compare match/input capture B2	$\downarrow$
	OVI2	Overflow 2	Lo

Note: \* The priority immediately after a reset is indicated. Inter-channel priorities can be by settings in IPRA.




Figure 9.37 Contention between 16TCNT Write and Clear




Figure 9.38 Contention between 16TCNT Word Write and Increment




Figure 9.39 Contention between 16TCNT Byte Write and Incremen




Figure 9.40 Contention between General Register Write and Compare M




Figure 9.41 Contention between 16TCNT Write and Overflow




Figure 9.42 Contention between General Register Read and Input Captu

Input capture signal	
Counter clear signal	
16TCNT input clock	
16TCNT	N H'00000
GR	N

Figure 9.43 Contention between Counter Clearing by Input Capture and C




Figure 9.44 Contention between General Register Write and Input Capt

**Note on Writes in Synchronized Operation:** When channels are synchronized, if a value is modified by byte write access, all 16 bits of all synchronized counters assume value as the counter that was addressed.

(Example) When channels 1 and 2 are synchronized

• Byte write to channel 1 or byte write to channel 2

16TCNT1	W	Х	of channel 1	16TCNT1	А
16TCNT2	Υ	Z	,	16TCNT2	А
	Upper byte	Lower byte	Write A to lower byte of channel 2		Upper by
				16TCNT1	Υ
				16TCNT2	Υ
					Upper by
Word write	to channel	1 or word w	rite to channel 2		

Write A to upper byte



Write AB word to

channel 1 or 2

Rev. 2.00, 09/03, pag

16TCNT1

16TCNT2

Α

Α

Upper byte



Output c	ompare A	0	_	_	PWM0 = 0	IOA2 = 0 Other bits unrestricted	0	0
Output c	ompare B	0	_	_	0	0	IOB2 = 0 Other bits unrestricted	0
Input car	oture A	0	_	_	PWM0 = 0	IOA2 = 1 Other bits unrestricted	0	0
Input cap	oture B	0	_	_	PWM0 = 0	0	IOB2 = 1 Other bits unrestricted	0
Counter	By compare match/input capture A	0	_	_	0	0	0	CCLR1 CCLR0
	By compare match/input capture B	0	_	_	0	0	0	CCLR1
	Syn-	SYNC0 = 1	_	_	0	0	0	CCLR1

Note: \* The input capture function cannot be used in PWM mode. If compare match A and compare r

CCLR

clear

Legend: O Setting available (valid). — Setting does not affect this mode.

simultaneously, the compare match signal is inhibited.

Rev. 2.00, 09/03, page 370 of 890

chronous

I VVIVI IIIOUC



						unrestricted		
Output c	ompare B	0	_	_	0	0	IOB2 = 0 Other bits unrestricted	0
Input cap	oture A	0	_	_	PWM1 = 0	IOA2 = 1 Other bits unrestricted	0	0
Input cap	oture B	0	_	_	PWM1 = 0	0	IOB2 = 1 Other bits unrestricted	0
clearing	By compare match/input capture A	0	_	_	0	0	0	CCL
	By compare match/input capture B	0	_	<del></del>	0	0	0	CCL
	Syn- chronous clear	SYNC1 = 1	_	_	0	0	0	CCLF

Legend:  $\odot$  Setting available (valid). — Setting does not affect this mode. Note: \* The input capture function cannot be used in PWM mode. If compare match A and compare occur simultaneously, the compare match signal is inhibited.

RENESAS

						unrestricted		
Output c	ompare B	0	0	_	0	0	IOB2 = 0 Other bits unrestricted	0
Input cap	oture A	0	0	_	PWM2 = 0	IOA2 = 1 Other bits unrestricted	0	0
Input car	oture B	0	0	_	PWM2 = 0	0	IOB2 = 1 Other bits unrestricted	0
Counter clearing	By compare match/input capture A	0	0	_	0	0	0	CCLR1 CCLR0
	By compare match/input capture B	0	0	_	0	0	0	CCLR1 CCLR0
	Syn- chronous clear	SYNC2 = 1	0	_	0	0	0	CCLR1 CCLR0
Phase co	ounting	0	MDF = 1	0	0	0	0	0

Legend: O Setting available (valid). — Setting does not affect this mode.

Note: \* The input capture function cannot be used in PWM mode. If compare match A and compare match signal is inhibited.



variety of applications, including the generation of a rectangular-wave output with an duty cycle.

#### 10.1.1 Features

The features of the 8-bit timer module are listed below.

- Selection of four clock sources
  - The counters can be driven by one of three internal clock signals ( $\phi/8$ ,  $\phi/64$ , or  $\phi/8$  external clock input (enabling use as an external event counter).
- Selection of three ways to clear the counters

The counters can be cleared on compare match A or B, or input capture B.

- Timer output controlled by two compare match signals
  - signals, enabling the timer to generate output waveforms with an arbitrary duty cy output.
- A/D converter can be activated by a compare match
- Two channels can be cascaded
  - Channels 0 and 1 can be operated as the upper and lower halves of a 16-bit time count mode).

The timer output signal in each channel is controlled by two independent compare

- Channels 2 and 3 can be operated as the upper and lower halves of a 16-bit time count mode).
- Channel 1 can count channel 0 compare match events (compare match count n
   Channel 3 can count channel 2 compare match events (compare match count n
- Input capture function can be set
  - 8-bit or 16-bit input capture operation is available.

Rev. 2.00, 09/03, pag




Figure 10.1 Block Diagram of 8-Bit Timer Unit (Two Channels: Group

Rev. 2.00, 09/03, pag

1	Timer input/output	TMIO <sub>1</sub>	1/0	Compare match output capture input
	Timer clock input	TCLKA	Input	Counter external clock
2	Timer output	TMO <sub>2</sub>	Output	Compare match output
	Timer clock input	TCLKD	Input	Counter external clock
3	Timer input/output	TMIO <sub>3</sub>	I/O	Compare match output capture input
	Timer clock input	TCLKB	Input	Counter external clock
•	-			-

1

	H'FFF83	Timer control/status register 1	8TCSR1
	H'FFF85	Time constant register A1	TCORA1
	H'FFF87	Time constant register B1	TCORB1
	H'FFF89	Timer counter 1	8TCNT1
2	H'FFF90	Timer control register 2	8TCR2
	H'FFF92	Timer control/status register 2	8TCSR2
	H'FFF94	Time constant register A2	TCORA2
	H'FFF96	Time constant register B2	TCORB2
	H'FFF98	Timer counter 2	8TCNT2
3	H'FFF91	Timer control register 3	8TCR3
	H'FFF93	Timer control/status register 3	8TCSR3
	H'FFF95	Time constant register A3	TCORA3
	H'FFF97	Time constant register B3	TCORB3
	H'FFF99	Timer counter 3	8TCNT3
Notes: 1.	Indicates the	lower 20 bits of the address in ad	vanced mode.
2.	Only 0 can be	e written to bits 7 to 5, to clear the	se flags.
	,	,	<b>5</b>

Time constant register A0

Time constant register B0

Timer control register 1

Each pair of registers for channel 0 and channel 1 comprises a 16-bit register with the register as the upper 8 bits and the channel 1 register as the lower 8 bits, so they can b

channel 2 register as the upper 8 bits and the channel 3 register as the lower 8 bits, so

Timer counter 0

TCORA0

TCORB0

8TCNT0

8TCR1

R/W

R/W

R/W

R/W R/(W)\*2

R/W

R/W

R/W

R/W R/(W)\*2

R/W

R/W

R/W

R/W  $R/(\overline{W)^{*2}}$ 

R/W

R/W

R/W

H'FFF84

H'FFF86

H'FFF88

H'FFF81

1

Similarly, each pair of registers for channel 2 and channel 3 comprises a 16-bit register

together by word access.

accessed together by word access.

RENESAS

		8TCNT2										8ТС	NT3	
D:4	45	4.4	40	40	4.4	40	0		7	•	_	4	2	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	_
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	

2

0

generated from an internal or external clock source. The clock source is selected by clobits 2 to 0 (CKS2 to CKS0) in the timer control register (8TCR). The CPU can always write to the timer counters.

The timer counters (8TCNT) are 8-bit readable/writable up-counters that increment on

16-bit register by word access.8TCNT can be cleared by an input capture signal or compare match signal. Counter cleared

The 8TCNT0 and 8TCNT1 pair, and the 8TCNT2 and 8TCNT3 pair, can each be access

and 0 (CCLR1 and CCLR0) in 8TCR select the method of clearing.

When 8TCNT overflows from H'FF to H'00, the overflow flag (OVF) in the timer cont register (8TCSR) is set to 1.

Each 8TCNT is initialized to H'00 by a reset and in standby mode.

Rev. 2.00, 09/03, page 378 of 890



Read/Write TCORA2 TCORA3 Bit 

Initial value

Read/Write

The TCORA0 and TCORA1 pair, and the TCORA2 and TCORA3 pair, can each be a 16-bit register by word access.

The TCORA value is constantly compared with the 8TCNT value. When a match is of corresponding compare match flag A (CMFA) is set to 1 in 8TCSR.

The timer output can be freely controlled by these compare match signals and the sett output select bits 1 and 0 (OS1, OS0) in 8TCSR.

Each TCORA register is initialized to H'FF by a reset and in standby mode.

Rev. 2.00, 09/03, pag

		TCORB2										TCC	RB3	
Bit	15	14	13	12	11	10	0	•	7	6	5	4	2	2
DIL	15	14	13	12		10	9	<u> </u>	/	0	5	4	<u> </u>	
								L_					L_	
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCORB0 to TCORB3 are 8-bit readable/writable registers. The TCORB0 and TCORB the TCORB2 and TCORB3 pair, can each be accessed as a 16-bit register by word accessed.

The TCORB value is constantly compared with the 8TCNT value. When a match is decorresponding compare match flag B (CMFB) is set to 1 in 8TCSR\*.

The timer output can be freely controlled by these compare match signals and the settir output/input capture edge select bits 3 and 2 (OIS3, OIS2) in 8TCSR.

When TCORB is used for input capture, it stores the 8TCNT value on detection of an einput capture signal. At this time, the CMFB flag is set to 1 in the corresponding 8TCS The detected edge of the input capture signal is set in 8TCSR.

Each TCORB register is initialized to H'FF by a reset and in standby mode.

Note: \* When channel 1 and channel 3 are designated for TCORB input capture, the Clanot set by a channel 0 or channel 2 compare match B.

Rev. 2.00, 09/03, page 380 of 890

clearing specification, and enables interrupt requests.

8TCR is initialized to H'00 by a reset and in standby mode.

For the timing, see section 10.4, Operation.

**Bit 7—Compare Match Interrupt Enable B (CMIEB):** Enables or disables the CM request when the CMFB flag is set to 1 in 8TCSR.

Bit 7 CMIEB	Description	
0	CMIB interrupt requested by CMFB is disabled	
1	CMIB interrupt requested by CMFB is enabled	

**Bit 6—Compare Match Interrupt Enable A (CMIEA):** Enables or disables the CM request when the CMFA flag is set to 1 in 8TCSR.

Bit 6 CMIEA	Description
0	CMIA interrupt requested by CMFA is disabled
1	CMIA interrupt requested by CMFA is enabled

**Bit 5—Timer Overflow Interrupt Enable (OVIE):** Enables or disables the OVI interequest when the OVF flag is set to 1 in 8TCSR.

Bit 5 OVIE	Description	
0	OVI interrupt requested by OVF is disabled	
1	OVI interrupt requested by OVF is enabled	
<u> </u>	OVI interrupt requested by OVF is enabled	

RENESAS

Note: When input capture B is set as the 8TCNT1 and 8TCNT3 counter clear source, and 8TCNT2 are not cleared by compare match B.

Bits 2 to 0—Clock Select 2 to 0 (CSK2 to CSK0): These bits select whether the clock 8TCNT is an internal or external clock.

Three internal clocks can be selected, all divided from the system clock ( $\phi$ ):  $\phi/8$ ,  $\phi/64$ , at the rising edge of the selected internal clock triggers the count.

When use of an external clock is selected, three types of count can be selected: at the rithe falling edge, and both rising and falling edges.

When CKS2, CKS1, CKS0 = 1, 0, 0, channels 0 and 1 and channels 2 and 3 are cascad

The incrementing clock source is different when 8TCR0 and 8TCR2 are set, and when 8TCR3 are set.

		compare match A*1
		Channel 2 (16-bit count mode): Count on 8TCNT3 ove signal*2
		Channel 3 (compare match count mode): Count on 8T compare match ${\sf A}^{*2}$
	1	External clock, counted on rising edge
1	0	External clock, counted on falling edge

Notes: 1. If the clock input of channel 0 is the 8TCNT1 overflow signal and that of channel 0 is the 8TCNT0 compare match signal, no incrementing clock is generated. Do not setting.

2. If the clock input of channel 2 is the 8TCNT3 overflow signal and that of channel 2 is the 8TCNT3 overflow signal 2 is the 8TCNT3 overflow signal 2 is the 8TCNT3 overflow signal 2 is the 8TCNT3 ov

If the clock input of channel 2 is the 8TCNT3 overflow signal and that of channel 8TCNT2 compare match signal, no incrementing clock is generated. Do no setting.

Channel 1 (compare match count mode): Count on 81

External clock, counted on both rising and falling edge

R/(W)\*

R/W

R/W

R/W

ЯТ	CSR1	8TCSR3
υı	COIL	, 0100110

R/(W)\*

Read/Write

Bit	7	6	5	4	3	2	1
	CMFB	CMFA	OVF	ICE	OIS3	OIS2	OS1
Initial value	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/W	R/W	R/W	R/W

Note: \* Only 0 can be written to bits 7 to 5, to clear these flags.

R/(W)\*

The timer control/status registers 8TCSR are 8-bit registers that indicate compare match capture and overflow statuses, and control compare match output/input capture edge se

8TCSR2 is initialized to H'10, and 8TCSR0, 8TCSR1, and 8TCSR3 to H'00, by a reset standby mode.

 The 8TCNT value is transferred to TCORB by an input capture TCORB functions as an input capture register

Note: \*When bit ICE is set to 1 in 8TCSR1 and 8TCSR3, the CMFB flag is not set who TCORB0 or 8TCNT2 = TCORB2.

Bit 6—Compare Match Flag A (CMFA): Status flag that indicates the occurrence occupare match.

Bit 6 CMFA	Description
0	[Clearing condition] Read CMFA when CMFA = 1, then write 0 in CMFA
1	[Setting condition] 8TCNT = TCORA

**Bit 5—Timer Overflow Flag (OVF):** Status flag that indicates that the 8TCNT has of from H'FF to H'00.

Bit 5 OVF	Description
0	[Clearing condition] Read OVF when OVF = 1, then write 0 in OVF
1	[Setting condition] 8TCNT overflows from H'FF to H'00

		enabled, and A/D converter start requests by compare match A are
-	1	A/D converter start requests by compare match A are enabled, and
		converter start requests by external trigger pin (ADTRG) input are
Note: *TR0	GE is bit 7	of the A/D control register (ADCR).

A/D converter start requests by external trigger pin (ADTRG) input

(ADTRG) input are disabled

Bit 4—Reserved (In 8TCSR1): This bit is a reserved bit, but can be read and written.

Bit 4—Input Centure Englis (ICE) (In 8TCSP1 and 8TCSP3): Selects the function

Bit 4—Input Capture Enable (ICE) (In 8TCSR1 and 8TCSR3): Selects the function TCORB1 and TCORB3.

Bit 4		
ICE	Description	
0	TCORB1 and TCORB3 are compare match registers	(
1	TCORB1 and TCORB3 are input capture registers	

When bit ICE is set to 1 in 8TCSR1 or 8TCSR3, the operation of the TCORA and TCC registers in channels 0 to 3 is as shown in the tables below.

Register	Register Function	Status Flag Change	Timer Output Capture Input	Interrupt Re
TCORA2	Compare match operation	CMFA changed from 0 to 1 in 8TCSR2 by compare match	TMO <sub>2</sub> output controllable	CMIA2 interr generated by match
TCORB2	Compare match operation	CMFB not changed from 0 to 1 in 8TCSR2 by compare match	No output from TMO <sub>2</sub>	CMIB2 interr not generate match
TCORA3	Compare match operation	CMFA changed from 0 to 1 in 8TCSR3 by compare match	TMIO <sub>3</sub> is dedicated input capture pin	CMIA3 interr generated by match
TCORB3	Input capture operation	CMFB changed from 0 to 1 in 8TCSR3 by input capture	TMIO <sub>3</sub> is dedicated input capture pin	CMIB3 interr generated by capture

CMIA1 interr

generated by

CMIB1 interr

generated by

match

capture

Rev. 2.00, 09/03, pag

dedicated input

dedicated input

capture pin

capture pin

TMIO<sub>1</sub> is

TCORA1 Compare match CMFA changed from 0 TMIO<sub>1</sub> is

to 1 in 8TCSR1 by

to 1 in 8TCSR1 by

CMFB changed from 0

compare match

input capture

operation

operation

TCORB1 Input capture

		1	Output is inverted when compare match B occurs (toggle
1	0	0	TCORB input capture on rising edge
		1	TCORB input capture on falling edge
	1	0	TCORB input capture on both rising and falling edges
		1	
•	When the con output > 1 out	*	ch register function is used, the timer output priority order is
•	If compare ma	atch A and	B occur simultaneously, the output changes in accordance

Description

1

0

1

Bit 1

**OS1** 

0

1

Bit 0

OS<sub>0</sub>

0

1

0

1

e output changes in accordance higher-priority compare match. When bits OIS3, OIS2, OS1, and OS0 are all cleared to 0, timer output is disabled.

No change when compare match A occurs

0 is output when compare match A occurs

1 is output when compare match A occurs

0 is output when compare match B occurs

1 is output when compare match B occurs

(Ir

Bits 1 and 0—Output Select A1 and A0 (OS1, OS0): These bits select the compare n output level.

•	When the compare match register function is used, the timer output priority order is
	output $> 1$ output $> 0$ output.
•	If compare match A and B occur simultaneously, the output changes in accordance
	higher-priority compare match.

- When bits OIS3, OIS2, OS1, and OS0 are all cleared to 0, timer output is disabled.
- Rev. 2.00, 09/03, page 388 of 890

RENESAS

Output is inverted when compare match A occurs (toggle output)

Figures 10.4 to 10.7 show the operation in byte read and write accesses to 8TCNT0 at




Figure 10.2 8TCNT Access Operation (CPU Writes to 8TCNT, Word




Figure 10.3 8TCNT Access Operation (CPU Reads 8TCNT, Word)




Figure 10.4 8TCNT0 Access Operation (CPU Writes to 8TCNT0, Upper




Figure 10.6 8TCNT0 Access Operation (CPU Reads 8TCNT0, Upper By





Figure 10.7 8TCNT1 Access Operation (CPU Reads 8TCNT1, Lower By



will not be performed since the incrementing edge is different in each case.

Figure 10.8 Count Timing for Internal Clock Input

**External Clock:** Three incrementation methods can be selected by setting bits CKS2 8TCR: on the rising edge, the falling edge, and both rising and falling edges.

The pulse width of the external clock signal must be at least 1.5 system clocks when is selected, and at least 2.5 system clocks when both edges are selected. Shorter pulse counted correctly.

Figure 10.9 shows the timing for incrementation on both edges of the external clock s

Rev. 2.00, 09/03, pag



Figure 10.9 Count Timing for External Clock Input (Both-Edge Detection

### 10.4.2 Compare Match Timing

**Timer Output Timing:** When compare match A or B occurs, the timer output is as spetthe OIS3, OIS2, OS1, and OS0 bits in 8TCSR (unchanged, 0 output, 1 output, or toggle

Figure 10.10 shows the timing when the output is set to toggle on compare match A.




Figure 10.10 Timing of Timer Output

	<b>X</b>	
8TCNT	N	H'00

Figure 10.11 Timing of Clear by Compare Match

**Clear by Input Capture:** Depending on the setting of the CCLR1 and CCLR0 bits in 8TCNT can be cleared when input capture B occurs. Figure 10.12 shows the timing of operation.




Figure 10.12 Timing of Clear by Input Capture

#### 10.4.3 Input Capture Signal Timing

Input capture on the rising edge, falling edge, or both edges can be selected by setting

Figure 10.13 shows the timing when the rising edge is selected.

The pulse width of the input capture input signal must be at least 1.5 system clocks when dege is selected, and at least 2.5 system clocks when both edges are selected.

Rev. 2.00, 09/03, pag

8TCNT	N
TCORB	X N

Figure 10.13 Timing of Input Capture Input Signal

## 10.4.4 Timing of Status Flag Setting

Timing of CMFA/CMFB Flag Setting when Compare Match Occurs: The CMFA at flags in 8TCSR are set to 1 by the compare match signal output when the TCORA or T8TCNT values match. The compare match signal is generated in the last state of the matched 8TCNT count value is updated). Therefore, after the 8TCNT and TCORA TCORB values match, the compare match signal is not generated until an incrementing pulse signal is generated. Figure 10.14 shows the timing in this case.




Figure 10.14 CMF Flag Setting Timing when Compare Match Occurs

**Timing of CMFB Flag Setting when Input Capture Occurs:** On generation of an input signal, the CMFB flag is set to 1 and at the same time the 8TCNT value is transferred to Figure 10.15 shows the timing in this case.

Rev. 2.00, 09/03, page 394 of 890

CMFB	

Figure 10.15 CMFB Flag Setting Timing when Input Capture Occur

**Timing of Overflow Flag (OVF) Setting:** The OVF flag in 8TCSR is set to 1 by the signal generated when 8TCNT overflows (from H'FF to H'00). Figure 10.16 shows the this case.




Figure 10.16 Timing of OVF Setting

#### 10.4.5 Operation with Cascaded Connection

below.

If bits CKS2 to CKS0 are set to (100) in either 8TCR0 or 8TCR1, the 8-bit timers of c and 1 are cascaded. With this configuration, the two timers can be used as a single 16 (16-bit timer mode), or channel 0 8-bit timer compare matches can be counted in characteristic (compare match count mode). Similarly, if bits CKS2 to CKS0 are set to (100) in eith 8TCR3, the 8-bit timers of channels 2 and 3 are cascaded. With this configuration, the can be used as a single 16-bit timer (16-bit timer mode), or channel 2 8-bit timer comp can be counted in channel 3 (compare match count mode). In this case, the timer open



• TMO<sub>0</sub> pin output control by bits OIS3, OIS2, OS1, and OS0 in 8TCSR0 is in accordance with the 16-bit compare match conditions.

• TMIO<sub>1</sub> pin output control by bits OIS3, OIS2, OS1, and OS0 in 8TCSR1 is

• The settings of the CCLR1 and CCLR0 bits in 8TCR1 are ignored. The low

- accordance with the lower 8-bit compare match conditions. — Setting when Input Capture Occurs
- The CMFB flag is set to 1 in 8TCSR0 and 8TCSR1 when the ICE bit is 1 in and input capture occurs.
  - TMIO<sub>1</sub> pin input capture input signal edge detection is selected by bits OIS3
  - in 8TCSR0. — Counter Clear Specification
  - If counter clear on compare match or input capture has been selected by the
    - - and CCLR0 bits in 8TCR0, the 16-bit counter (both 8TCNT0 and 8TCNT1)
  - cannot be cleared independently. — OVF Flag Operation

    - The OVF flag is set to 1 in 8TCSR0 when the 16-bit counter (8TCNT0 and overflows (from H'FFFF to H'0000).
    - The OVF flag is set to 1 in 8TCSR1 when the 8-bit counter (8TCNT1) over

    - H'FF to H'00).
- Channels 2 and 3:
- When bits CKS2 to CKS0 are set to (100) in 8TCR2, the timer functions as a single

- timer with channel 2 occupying the upper 8 bits and channel 3 occupying the lower
- - Setting when Compare Match Occurs The CMFA or CMFB flag is set to 1 in 8TCSR2 when a 16-bit compare mat
    - The CMFA or CMFB flag is set to 1 in 8TCSR3 when a lower 8-bit compar
      - occurs. • TMO<sub>2</sub> pin output control by bits OIS3, OIS2, OS1, and OS0 in 8TCSR2 is in
        - accordance with the 16-bit compare match conditions. • TMIO<sub>3</sub> pin output control by bits OIS3, OIS2, OS1, and OS0 in 8TCSR3 is
          - accordance with the lower 8-bit compare match conditions.
    - Rev. 2.00, 09/03, page 396 of 890



• The settings of the CCLRT and CCLRU bits in 81CR3 are ignored. The lo cannot be cleared independently.

• The OVF flag is set to 1 in 8TCSR3 when the 8-bit counter (8TCNT3) ove

- OVF Flag Operation
  - The OVF flag is set to 1 in 8TCSR2 when the 16-bit counter (8TCNT2 and
    - overflows (from H'FFFF to H'0000).
    - H'FF to H'00).

## **Compare Match Count Mode**

- Channels 0 and 1:
  - When bits CKS2 to CKS0 are set to (100) in 8TCR1, 8TCNT1 counts channel 0 c

match A events.

CMF flag setting, interrupt generation, TMO pin output, counter clearing, and so of accordance with the settings for each channel.

When bit ICE = 1 in 8TCSR1, the compare match register function of TCG channel 0 cannot be used.

• Channels 2 and 3:

When bits CKS2 to CKS0 are set to (100) in 8TCR3, 8TCNT3 counts channel 2 counts channel 2

match A events.

CMF flag setting, interrupt generation, TMO pin output, counter clearing, and so of

accordance with the settings for each channel. When bit ICE = 1 in 8TCSR3, the compare match register function of TCG

channel 2 cannot be used.

# Caution

Do not set 16-bit counter mode and compare match count mode simultaneously within group, as the 8TCNT input clock will not be generated and the counters will not operated

RENESAS

- Select rising edge, falling edge, or both edges as the input edge(s) for the input of
- signal (TMIO<sub>1</sub>) with bits OIS3 and OIS2 in 8TCSR1.

   Select the input clock with bits CKS2 to CKS0 in 8TCR1, and start the 8TCNT

   Channel 3:
- Set TCORB3 as an 8-bit input capture register with the ICE bit in 8TCSR3.
- Select rising edge, falling edge, or both edges as the input edge(s) for the input of signal (TMIO<sub>3</sub>) with bits OIS3 and OIS2 in 8TCSR3.
- Select the input clock with bits CKS2 to CKS0 in 8TCR3, and start the 8TCNT
   Note: When TCORB1 in channel 1 is used for input capture, TCORB0 in channel 0 c
  - used as a compare match register.

    Similarly, when TCORB3 in channel 3 is used for input capture, TCORB2 in c cannot be used as a compare match register.

# Setting Input Capture Operation in 16-Bit Count Mode

- ---
- Channels 0 and 1:
- In 16-bit count mode, TCORB0 and TCORB1 function as a 16-bit input capture
- when the ICE bit is set to 1 in 8TCSR1.

   Select rising edge, falling edge, or both edges as the input edge(s) for the input of the input edge.
  - Select rising edge, falling edge, or both edges as the input edge(s) for the input of signal (TMIO<sub>1</sub>) with bits OIS3 and OIS2 in 8TCSR0. (In 16-bit count mode, the bits OIS3 and OIS2 in 8TCSR1 are ignored.)
  - bits OIS3 and OIS2 in 8TCSR1 are ignored.)

     Select the input clock with bits CKS2 to CKS0 in 8TCR1, and start the 8TCNT
- Channels 2 and 3:
   In 16-bit count mode, TCORB2 and TCORB3 function as a 16-bit input capture when the ICE bit is set to 1 in 8TCSR3.
  - Select rising edge, falling edge, or both edges as the input edge(s) for the input of signal (TMIO<sub>3</sub>) with bits OIS3 and OIS2 in 8TCSR2. (In 16-bit count mode, the signal (TMIO<sub>3</sub>) with bits OIS3 and OIS2 in 8TCSR2.

— Select the input clock with bits CKS2 to CKS0 in 8TCR3, and start the 8TCNT

- signal (TMIO<sub>3</sub>) with bits OIS3 and OIS2 in 8TCSR2. (In 16-bit count mode, th bits OIS3 and OIS2 in 8TCSR3 are ignored.)

Table 10.5 Types of 8-Bit Timer Interrupt Sources and Priority Order	r
--	---

Description

Interrupt by CMFA

**Interrupt Source** 

CMIA

2, 3

TOVI2/TOVI3

CMIB	Interrupt by CMFB	<b>_</b>
TOVI	Interrupt by OVF	Low
	n interrupts CMIA1/CMIB1 and CMIA d TOVI2/TOVI3), one vector is shared	
Table 10.6 lists the	interrupt sources.	
Table 10.6 8-Bit	Timer Interrupt Sources	

	Table 10.6 lists the interrupt sources.				
	<b>Table 10.6</b>	8-Bit Timer Interru	pt Sources		
	Channel	Interrupt Source	Description		
,	0	CMIA0	TCORA0 compare match		
		CMIB0	TCORB0 compare match/input capture		
	1	CMIA1/CMIB1	TCORA1 compare match, or TCORB1 compare match, or TCORB1 compare match.		
	0, 1	TOVI0/TOVI1	Counter 0 or counter 1 overflow		
	2	CMIA2	TCORA2 compare match		
		CMIB2	TCORB2 compare match/input capture		
	3	CMIA3/CMIB3	TCORA3 compare match, or TCORB3 compare match, or TCORB3 compare match.		

Counter 2 or counter 3 overflow

Priority

High

## **10.6 8-Bit Timer Application Example**

Figure 10.17 shows how the 8-bit timer module can be used to output pulses with any cycle. The settings for this example are as follows:

- Clear the CCLR1 bit to 0 and set the CCLR0 bit to 1 in 8TCR so that 8TCNT is cle TCORA compare match.
- Set bits OIS3, OIS2, OS1, and OS0 to (0110) in 8TCSR so that 1 is output on a TC0 compare match and 0 is output on a TCORB compare match.

The above settings enable a waveform with the cycle determined by TCORA and the p detected by TCORB to be output without software intervention.




Figure 10.17 Example of Pulse Output

Rev. 2.00, 09/03, page 400 of 890




Figure 10.18 Contention between 8TCNT Write and Clear




Figure 10.19 Contention between 8TCNT Write and Increment

ф	
Address bus	TCOR address
Internal write signal	
8TCNT	N N+1
TCOR	N M
	TCOR write data
Compare match signal	

Figure 10.20 Contention between TCOR Write and Compare Match





Figure 10.21 Contention between TCOR Read and Input Capture

ф				
Input capture signal				
Counter clear signal				
8TCNT internal clock				
8TCNT	 ١	N		H'00
TCORB	>	Κ		N

Figure 10.22 Contention between Counter Clearing by Input Capture and Increment

ф	
Address bus	TCOR address
Internal write signal	
Input capture signal	
8TCNT	M
TCOR	X

Figure 10.23 Contention between TCOR Write and Input Capture



roggic output	1 11911
1 output	
0 output	<b>\</b>
No change	Low

# 10.7.9 8TCNT Operation and Internal Clock Source Switchover


Switching internal clock sources may cause 8TCNT to increment, depending on the sw timing. Table 10.8 shows the relation between the time of the switchover (by writing to and CKS0) and the operation of 8TCNT.

The 8TCNT input clock is generated from the internal clock source by detecting the ris the internal clock. If a switchover is made from a low clock source to a high clock sourcase no. 3 in table 10.8, the switchover will be regarded as a falling edge, a 8TCNT clowill be generated, and 8TCNT will be incremented.

8TCNT may also be incremented when switching between internal and external clocks

Rev. 2.00, 09/03, page 408 of 890





8TCNT	N N+1	N+2
		01/01/14
		CKS bits rew

Notes: 1. Including switchovers from the high level to the halted state, and from the hat to the high level.

- 2. Including switchover from the halted state to the low level.
- 3. Including switchover from the low level to the halted state.
- 4. The switchover is regarded as a rising edge, causing 8TCNT to increment.

#### 11.1.1 Features

TPC features are listed below.

• 16-bit output data

Maximum 16-bit data can be output. TPC output can be enabled on a bit-by-bit ba

• Four output groups

Output trigger signals can be selected in 4-bit groups to provide up to four different outputs.

• Selectable output trigger signals

Output trigger signals can be selected for each group from the compare match sign 16-bit timer channels.

Non-overlap mode

A non-overlap margin can be provided between pulse outputs.

• Can operate together with the DMA controller (DMAC)

The compare-match signals selected as trigger signals can activate the DMAC for seq output of data without CPU intervention.




Figure 11.1 TPC Block Diagram

	Output	TP <sub>3</sub>	TPC output 3
Group 1 pulse outp	Output	TP <sub>4</sub>	TPC output 4
	Output	TP <sub>5</sub>	TPC output 5
	Output	TP <sub>6</sub>	TPC output 6
	Output	TP <sub>7</sub>	TPC output 7
Group 2 pulse outp	Output	TP <sub>8</sub>	TPC output 8
	Output	TP <sub>9</sub>	TPC output 9
	Output	TP <sub>10</sub>	TPC output 10
	Output	TP <sub>11</sub>	TPC output 11
Group 3 pulse outp	Output	TP <sub>12</sub>	TPC output 12
	Output	TP <sub>13</sub>	TPC output 13
	Output	TP <sub>14</sub>	TPC output 14
	Output	TP <sub>15</sub>	TPC output 15

Output

TPC output 2

H'EE00A	Port B data direction register
H'FFFDA	Port B data register
H'FFFA0	TPC output mode register
H'FFFA1	TPC output control register
H'FFFA2	Next data enable register B
H'FFFA3	Next data enable register A
H'FFFA5/ H'FFFA7*3	Next data register A
H'FFFA4/ H'FFFA6*3	Next data register B

- Notes: 1. Lower 20 bits of the address in advanced mode.
  - 2. Bits used for TPC output cannot be written.

H'FFFA6 for group 2 and H'FFFA4 for group 3.

RENESAS

PBDDR

**PBDR** 

**TPMR TPCR** 

**NDERB** 

**NDERA** 

**NDRA** 

**NDRB** 

3. The NDRA address is H'FFFA5 when the same output trigger is selected for output groups 0 and 1 by settings in TPCR. When the output triggers are diff NDRA address is H'FFFA7 for group 0 and H'FFFA5 for group 1. Similarly, t of NDRB is H'FFFA4 when the same output trigger is selected for TPC output and 3 by settings in TPCR. When the output triggers are different, the NDRE

W

R/(W)\*2

R/W

R/W

R/W

R/W

R/W

R/W

H'00

H'00

H'F0

H'FF

H'00

H'00

H'00

H'00

Read/Write W W W W W W

Port A data direction 7 to 0

Port A is multiplexed with pins TP<sub>7</sub> to TP<sub>0</sub>. Bits corresponding to pins used for TPC of be set to 1. For further information about PADDR, see section 8.11, Port A.

# 11.2.2 Port A Data Register (PADR)

PADR is an 8-bit readable/writable register that stores TPC output data for groups 0 a these TPC output groups are used.

Bit	7	6	5	4	3	2	1		
	PA <sub>7</sub>	PA <sub>6</sub>	PA <sub>5</sub>	PA <sub>4</sub>	PA <sub>3</sub>	PA <sub>2</sub>	PA <sub>1</sub>		
Initial value	0	0	0	0	0	0	0		
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*		
	Port A data 7 to 0								

These bits store output data for TPC output groups 0 and 1

These bits select input or output for port A pins

Note: \* Bits selected for TPC output by NDERA settings become read-only bits.

For further information about PADR, see section 8.11, Port A.

RENESAS

Port B direction 7 to 0

These bits select input or output for port B pins

Port B is multiplexed with pins TP<sub>15</sub> to TP<sub>8</sub>. Bits corresponding to pins used for TPC or be set to 1. For further information about PBDDR, see section 8.12, Port B.

#### 11.2.4 Port B Data Register (PBDR)

PBDR is an 8-bit readable/writable register that stores TPC output data for groups 2 an these TPC output groups are used.

Bit	7	6	5	4	3	2	1		
	PB <sub>7</sub>	PB <sub>6</sub>	PB <sub>5</sub>	PB <sub>4</sub>	PB <sub>3</sub>	PB <sub>2</sub>	PB <sub>1</sub>		
Initial value	0	0	0	0	0	0	0		
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*		
	Port P data 7 to 0								

Port B data 7 to 0

These bits store output data
for TPC output groups 2 and 3

Note: \* Bits selected for TPC output by NDERB settings become read-only bits.

For further information about PBDR, see section 8.12, Port B.

Rev. 2.00, 09/03, page 416 of 890

RENESAS

software standby mode.

**Same Trigger for TPC Output Groups 0 and 1:** If TPC output groups 0 and 1 are to the same compare match event, the NDRA address is H'FFFA5. The upper 4 bits belo 1 and the lower 4 bits to group 0. Address H'FFFA7 consists entirely of reserved bits to be modified and always read 1.

5

NDR5

4

NDR4

### Address H'FFFA5

Initial value Read/Write 7

NDR7

6

NDR6

Bit

Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Next data 7 to 4 These bits store the next output data for TPC output group 1				Th		to 0 tore the ne output gr	
Address H'FFFA7	7						
Bit	7	6	5	4	3	2	1

Reserved bits

RENESAS

Rev. 2.00, 09/03, pag

2

NDR2

1

NDR1

3

NDR3

Initial value 0 0 0 0 1 1 Read/Write R/W R/W R/W R/W Reserved bits Next data 7 to 4 These bits store the next output data for TPC output group 1 Address H'FFFA7

Bit	7	6	5	4	3	2
	_	_	_	_	NDR3	NDR2
Initial value	1	1	1	1	0	0
Read/Write	_	_	_	_	R/W	R/W

Reserved bits

1 NDR1 0

R/W

Next data 3 to 0

These bits store the ne data for TPC output gre

Rev. 2.00, 09/03, page 418 of 890



software standby mode.

Same Trigger for TPC Output Groups 2 and 3: If TPC output groups 2 and 3 are to the same compare match event, the NDRB address is H'FFFA4. The upper 4 bits belo 3 and the lower 4 bits to group 2. Address H'FFFA6 consists entirely of reserved bits be modified and always read 1.

#### Address H'FFFA4

Bit

	NDICIO	NDIXIT	INDICIO	INDIXIZ	INDIXII	INDICIO	INDIXO
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Th	ese bits st	data 15 to 12 e bits store the next output for TPC output group 3			xt data 11 ese bits st ta for TPC	ore the n
ddress H'FFFA	6						

#### A

Bit	7	6	5	4	3	2	1
	_	_	_	_	_	_	_
Initial value	1	1	1	1	1	1	1
Read/Write	_	_	_	_	_	_	_

Reserved bits

RENESAS

Initial value 0 0 0 0 1 1 1 Read/Write R/W R/W R/W R/W Reserved bits Next data 15 to 12 These bits store the next output data for TPC output group 3 Address H'FFFA6

Bit	7	6	5	4	3	2
	_	_	_	_	NDR11	NDR10
Initial value	1	1	1	1	0	0
Read/Write	_	_	_	_	R/W	R/W

Reserved bits

1 NDR9 0

R/W

Next data 11 to 8
These bits store the ne data for TPC output gre

RENESAS

Next data enable 7 to 0
These bits enable or disable
TPC output groups 1 and 0

If a bit is enabled for TPC output by NDERA, then when the 16-bit timer compare masselected in the TPC output control register (TPCR) occurs, the NDRA value is automatransferred to the corresponding PADR bit, updating the output value. If TPC output is

the bit value is not transferred from NDRA to PADR and the output value does not ch

NDERA is initialized to H'00 by a reset and in hardware standby mode. It is not initial software standby mode.

**Bits 7 to 0—Next Data Enable 7 to 0 (NDER7 to NDER0):** These bits enable or disoutput groups 1 and 0 (TP<sub>7</sub> to TP<sub>0</sub>) on a bit-by-bit basis.

Bits 7 to 0 NDER7 to NDER0	Description
0	TPC outputs $TP_7$ to $TP_0$ are disabled (NDR7 to NDR0 are not transferred to $PA_7$ to $PA_0$ )
1	TPC outputs TP <sub>7</sub> to TP <sub>0</sub> are enabled (NDR7 to NDR0 are transferred to PA <sub>7</sub> to PA <sub>0</sub> )

Next data enable 15 to 8
These bits enable or disable

TPC output groups 3 and 2

If a bit is enabled for TPC output by NDERB, then when the 16-bit timer compare mate selected in the TPC output control register (TPCR) occurs, the NDRB value is automat transferred to the corresponding PBDR bit, updating the output value. If TPC output is the bit value is not transferred from NDRB to PBDR and the output value does not characteristic.

NDERB is initialized to H'00 by a reset and in hardware standby mode. It is not initialis software standby mode.

Bits 7 to 0—Next Data Enable 15 to 8 (NDER15 to NDER8): These bits enable or decoutput groups 3 and 2 ( $TP_{15}$  to  $TP_8$ ) on a bit-by-bit basis.

Bits 7 to 0 NDER15 to NDER8	Description	
0	TPC outputs $TP_{15}$ to $TP_8$ are disabled (NDR15 to NDR8 are not transferred to $PB_7$ to $PB_0$ )	(
1	TPC outputs $TP_{15}$ to $TP_8$ are enabled (NDR15 to NDR8 are transferred to $PB_7$ to $PB_0$ )	



the compare match event that triggers TPC output group 3 (TP <sub>15</sub> to TP <sub>12</sub> )	Group 2 compare match select 1 and 0 These bits select the compare match event that triggers TPC output group 2 (TP <sub>11</sub> to TP <sub>8</sub> )

Rit 7

Rit 6

Group 3 compare match select 1 and 0

TPCR is initialized to H'FF by a reset and in hardware standby mode. It is not initializ software standby mode.

**Group 1 compare** 

These bits select the compare match

event that triggers

 $(TP_7 \text{ to } TP_4)$ 

TPC output group 1

match select 1 and 0

Group 0

match se

These bit

the comp event that TPC outp (TP<sub>3</sub> to T

Bits 7 and 6—Group 3 Compare Match Select 1 and 0 (G3CMS1, G3CMS0): The select the compare match event that triggers TPC output group 3 (TP<sub>15</sub> to TP<sub>12</sub>).

G3CMS1	G3CMS0	Description
0	0	TPC output group 3 (TP $_{15}$ to TP $_{12}$ ) is triggered by compare n timer channel 0
	1	TPC output group 3 (TP <sub>15</sub> to TP <sub>12</sub> ) is triggered by compare n timer channel 1
1	0	TPC output group 3 (TP <sub>15</sub> to TP <sub>12</sub> ) is triggered by compare n timer channel 2
	1	TPC output group 3 (TP <sub>15</sub> to TP <sub>12</sub> ) is triggered by compare match in 16-bit timer channel 2

1 Compare Match Select 1 and 0 (G1CMS1, G1CMS0): Thes
ttch event that triggers TPC output group 1 (TP <sub>7</sub> to TP <sub>4</sub> ).
Description
TPC output group 1 (TP <sub>7</sub> to TP <sub>4</sub> ) is triggered by compare mate timer channel 0
TPC output group 1 (TP $_7$ to TP $_4$ ) is triggered by compare mate timer channel 1
TPC output group 1 (TP $_7$ to TP $_4$ ) is triggered by compare mate timer channel 2
TPC output group 1 (TP <sub>7</sub> to TP <sub>4</sub> ) is triggered by compare match in 16-bit timer channel 2

timer channel 2

TPC output group 2 (TP<sub>11</sub> to TP<sub>8</sub>) is triggered by compare ma

1 0 TPC output group 0 (TP<sub>3</sub> to TP<sub>0</sub>) is triggered by compare mate timer channel 2

1


Bit 1 G0CMS1	Bit 0 G0CMS0	Description
0	0	TPC output group 0 (TP $_3$ to TP $_0$ ) is triggered by compare mate timer channel 0
	1	TPC output group 0 (TP3 to TP0) is triggered by compare mate

Bits 1 and 0—Group 0 Compare Match Select 1 and 0 (G0CMS1, G0CMS0): Thes

select the compare match event that triggers TPC output group 0 (TP<sub>3</sub> to TP<sub>0</sub>).

TPC output group 0 ( $TP_3$  to  $TP_0$ ) is triggered by compare match in 16-bit timer channel 2

timer channel 1



The output trigger period of a non-overlapping TPC output waveform is set in general (GRB) in the 16-bit timer channel selected for output triggering. The non-overlap margeneral register A (GRA). The output values change at compare match A and B. For a section 11.3.4, Non-Overlapping TPC Output.

TPMR is initialized to H'F0 by a reset and in hardware standby mode. It is not initialized to H'F0 by a reset and in hardware standby mode.

Bits 7 to 4—Reserved: These bits cannot be modified and are always read as 1.

RENESAS

Bit 2—Group 2 Non-Overlap (G2NOV): Selects normal or non-overlapping TPC out group 2 (TP<sub>11</sub> to TP<sub>8</sub>).

Bit 2 G2NOV	Description	
0	Normal TPC output in group 2 (output values change at compare match A in the selected 16-bit timer channel)	(
1	Non-overlapping TPC output in group 2 (independent 1 and 0 output at compare match A and B in the selected 16-bit timer channel)	

Bit 1—Group 1 Non-Overlap (G1NOV): Selects normal or non-overlapping TPC out group 1 (TP<sub>7</sub> to TP<sub>4</sub>).

Bit 1 G1NOV	Description	
0	Normal TPC output in group 1 (output values change at compare match A in the selected 16-bit timer channel)	
1	Non-overlapping TPC output in group 1 (independent 1 and 0 output at compare match A and B in the selected 16-bit timer channel)	

Bit 0—Group 0 Non-Overlap (G0NOV): Selects normal or non-overlapping TPC out

group 0 (TP<sub>3</sub> to TP<sub>0</sub>). Bit 0

G0NOV	Description
0	Normal TPC output in group 0 (output values change at compare match A in the selected 16-bit timer channel)
1	Non-overlapping TPC output in group 0 (independent 1 and 0 output at compare match A and B in the selected 16-bit timer channel)
·	



Figure 11.2 illustrates the TPC output operation. Table 11.3 summarizes the TPC operations.




Figure 11.2 TPC Output Operation

**Table 11.3 TPC Operating Conditions** 

NDER	DDR	Pin Function
0	0	Generic input port
	1	Generic output port
1	0	Generic input port (but the DR bit is a read-only bit, and whe match occurs, the NDR bit value is transferred to the DR bit)
	1	TPC pulse output

Sequential output of up to 16-bit patterns is possible by writing new output data to NI NDRB before the next compare match. For information on non-overlapping operation section 11.3.4, Non-Overlapping TPC Output.

RENESAS

TCNT	N N + 1
GRA	N
Compare match A signal	
NDRB	n
PBDR	m n
TP <sub>8</sub> to TP <sub>15</sub>	f m $f n$

Figure 11.3 Timing of Transfer of Next Data Register Contents and Output (E





Figure 11.4 Setup Procedure for Normal TPC Output (Example)



- The 16-bit timer channel to be used as the output trigger channel is set up so that GRA is an ocompare register and the counter will be cleared by compare match A. The trigger period is se The IMIEA bit is set to 1 in TIER to enable the compare match A interrupt.
- TPCR to select compare match in the 16-bit timer channel set up in step 1 as the output trigge Output data H'80 is written in NDRB.
  The timer counter in this 16-bit timer channel is started. When compare match A occurs, the N contents are transferred to PBDR and output. The compare match/input capture A (IMFA) inter
- service routine writes the next output data (H'C0) in NDRB.

  Five-phase overlapping pulse output (one or two phases active at a time) can be obtained by VH'40, H'60, H'20, H'30, H'10, H'18, H'08, H'88... at successive IMFA interrupts. If the DMAC is
- activation by this interrupt, pulse output can be obtained without loading the CPU.

H'F8 is written in PBDDR and NDERB, and bits G3CMS1, G3CMS0, G2CMS1, and G2CMS0

Figure 11.5 Normal TPC Output Example (Five-Phase Pulse Output)





Figure 11.6 Setup Procedure for Non-Overlapping TPC Output (Exam



- period is set in GRB. The non-overlap margin is set in GRA. The IMIEA bit is set to 1 in TISRA to IMFA interrupts.
  H'FF is written in PBDDR and NDERB, and bits G3CMS1, G3CMS0, G2CMS1, and G2CMS0 are TPCR to select compare match in the 16-bit timer channel set up in step 1 as the output trigger. B G3NOV and G2NOV are set to 1 in TPMR to select non-overlapping output. Output data H'95 is v
- The timer counter in this 16-bit timer channel is started. When compare match B occurs, outputs of from 1 to 0. When compare match A occurs, outputs change from 0 to 1 (the change from 0 to 1 by the value of GRA). The IMFA interrupt service routine writes the next output data (H'65) in NDF
   Four-phase complementary non-overlapping pulse output can be obtained by writing H'59, H'56, I at successive IMFA interrupts. If the DMAC is set for activation by this interrupt, pulse output can

Figure 11.7 Non-Overlapping TPC Output Example (Four-Phase Complem Non-Overlapping Pulse Output)

Rev. 2.00, 09/03, page 432 of 890

obtained without loading the CPU.

NDRB.



TIOC pin	
Input capture	
NDR .	N
DR .	M N

Figure 11.8 TPC Output Triggering by Input Capture (Example)

Pin functions should be changed only under conditions in which the output trigger ever occur.

#### 11.4.2 Note on Non-Overlapping Output

During non-overlapping operation, the transfer of NDR bit values to DR bits takes place follows.

- 1. NDR bits are always transferred to DR bits at compare match A.
- 2. At compare match B, NDR bits are transferred only if their value is 0. Bits are not t if their value is 1.

Figure 11.9 illustrates the non-overlapping TPC output operation.




Figure 11.9 Non-Overlapping TPC Output

Rev. 2.00, 09/03, page 434 of 890

RENESAS




Figure 11.10 Non-Overlapping Operation and NDR Write Timing

timer operation, an interval timer interrupt is requested at each TCNT overflow.

### 12.1.1 Features

WDT features are listed below.


- Selection of eight counter clock sources
   φ/2, φ/32, φ/64, φ/128, φ/256, φ/512, φ/2048, or φ/4096
- Interval timer option
- Timer counter overflow generates a reset signal or interrupt.
   The reset signal is generated in watchdog timer operation. An interval timer interrupt.
- generated in interval timer operation.
  It is possible to reset the entire H8/3028 Group using the reset signal generated by watchdog timer and simultaneously output the reset signal to an external device.\*

The reset signal generated by timer counter overflow during watchdog timer operathe entire H8/3028 Group internally.

At the same time, a reset signal is output by pin RESO to an external device, making

At the same time, a reset signal is output by pin  $\overline{\text{RESO}}$  to an external device, making possible to reset the entire system.

Note: \* In the F-ZTAT mask ROM version, the RESO pin is for FWE input only. Cor is not possible to output reset signals to an external device from the F-ZTAT.








Figure 12.1 WDT Block Diagram

## 12.1.3 Pin Arrangement

The pins\*1 used by the watchdog timer are listed in table 12.1.

**Table 12.1** 

Name	Abbreviation	I/O	Function
Reset output	RESO	Output*2	Outputs watchdog timer rese external device

Notes: 1. Not available on flash memory version.

2. Open drain output pin.

Rev. 2.00, 09/03, page 438 of 890



	H'FFF8D	I imer counter	ICNI	R/W
H'FFF8E	H'FFF8F	Reset control/status register	RSTCSR	R/(W)*3

Notes: 1. Lower 20 bits of the address in advanced mode.

- 2. Write word data starting at this address.
- 3. Only 0 can be written in bit 7, to clear the flag.

## 12.2 Register Descriptions

# 12.2.1 Timer Counter (TCNT)

TCNT is an 8-bit readable and writable up-counter.

Bit	7	6	5	4	3	2	1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						


Note: TCNT is write-protected by a password. For details see section 12.2.4, Notes

Access.

When the TME bit is set to 1 in TCSR, TCNT starts counting pulses generated from a clock source selected by bits CKS2 to CKS0 in TCSR. When the count overflows (ch H'FF to H'00), the OVF bit is set to 1 in TCSR. TCNT is initialized to H'00 by a reset the TME bit is cleared to 0.

RENESAS

Rev. 2.00, 09/03, pag



Notes: TCSR is write-protected by a password. For details see section 12.2.4, Notes of Access.

\* Only 0 can be written, to clear the flag.

Bits 7 to 5 are initialized to 0 by a reset and in standby mode. Bits 2 to 0 are initialized reset. In software standby mode bits 2 to 0 are not initialized, but retain their previous v

**Bit 7—Overflow Flag (OVF):** This status flag indicates that the timer counter has ove from H'FF to H'00.

D:4 7

OVF	Description
0	[Clearing condition] Cleared by reading OVF when OVF = 1, then writing 0 in OVF
1	[Setting condition] Set when TCNT changes from H'FF to H'00

Rev. 2.00, 09/03, page 440 of 890



Bit 5—Timer Enable (TME): Selects whether TCNT runs or is halted. When WT/IT the software standby bit (SSBY) to 0 in SYSCR before setting TME. When setting SS

TME should be cleared to 0.

Bit 5 TME	Description
0	TCNT is initialized to H'00 and halted
1	TCNT is counting

**Bits 4 and 3—Reserved:** These bits cannot be modified and are always read as 1.

Bits 2 to 0—Clock Select 2 to 0 (CKS2/1/0): These bits select one of eight internal c obtained by prescaling the system clock  $(\phi)$ , for input to TCNT.

Bit 2 CKS2	Bit 1 CKS1	Bit 0 CKS0	Description
0	0	0	φ/2
		1	ф/32
	1	0	φ /64
		1	φ/128
1	0	0	φ /256
		1	ф /512
	1	0	φ/2048
		1	φ/4096

### Watchdog timer reset

Indicates that a reset signal has been generated

Notes: The procedure for writing to RSTCSR differs from that for other registers in or prevent its contents from being overwritten accidentally. For details see section Notes on Register Access.

\* Only 0 can be written to bit 7, to clear the flag.

Bits 7 and 6 are initialized by input of a reset signal to the  $\overline{RES}$  pin. They are not initial reset signals generated by watchdog timer overflow.

**Bit 7—Watchdog Timer Reset (WRST):** During watchdog timer operation, this bit in TCNT has overflowed and generated a reset signal. This reset signal resets the entire H Group chip internally. At the same time, if the RSTOE bit is set to 1, the reset signal is from the  $\overline{\text{RESO}}$  pin as low-level output to an external device, making it possible to reset system. Note that the flash memory version is not equipped with a  $\overline{\text{RESO}}$  pin.

Bit 7		
WRST	Description	
0	[Clearing conditions]	(lı
	Reset signal at RES pin.	
	<ul> <li>Read WRST flag when WRST = 1, then write 0 to WRST.</li> </ul>	
1	[Setting condition]	
	Set when TCNT overflow generates a reset signal during watchdog times	r o

Rev. 2.00, 09/03, page 442 of 890



**Bits 5 to 0—Reserved:** These bits are reserved. They cannot be written to and are alw as 1.

### 12.2.4 Notes on Register Access

The watchdog timer's TCNT, TCSR, and RSTCSR registers differ from other register more difficult to write. The procedures for writing and reading these registers are give

Writing to TCNT and TCSR: These registers must be written by a word transfer ins They cannot be written by byte instructions. Figure 12.2 shows the format of data wri TCNT and TCSR. TCNT and TCSR both have the same write address. The write data contained in the lower byte of the written word. The upper byte must contain H'5A (p TCNT) or H'A5 (password for TCSR). This transfers the write data from the lower byte or TCSR.

TCNT write	15	8	7
Address H'FFF8C*		H'5A	Write data
TCSR write	15	8	7
Address H'FFF8C*		H'A5	Write data

Figure 12.2 Format of Data Written to TCNT and TCSR

Writing to RSTOE bit	15	8 7
Address H'FFF8E*	H'5A	Write data

Figure 12.3 Format of Data Written to RSTCSR

H'UU

**Reading TCNT, TCSR, and RSTCSR:** These registers are read like other registers. R TCNT, TCSR, and RSTCSR: These registers are read like other registers. Byte transfe instructions can be used. The read addresses are H'FFF8C for TCSR, H'FFF8D for TCH'FFF8F for RSTCSR, as listed in table 12.3.

Table 12.3 Read Addresses of TCNT, TCSR, and RSTCSR

Address*	Register	
H'FFF8C	TCSR	
H'FFF8D	TCNT	
H'FFF8F	RSTCSR	
Nister with a second	1. 10	

Note: \*Lower 20 bits of the address in advanced mode.

Adaress

TCNT value (normally by writing H'00) before overflow occurs. If TCNT fails to be a overflows due to a system crash, etc., the H8/3028 Group is internally reset for a dura states.

It is possible to output the reset signal generated by the WDT to an external device from and thereby reset the external system. The external reset signal is output for a dura states. External output of the reset signal is enabled or disabled using the RSTOE bit is Note, however, that the flash memory version is not equipped with a RESO pin.

A watchdog reset has the same vector as a reset generated by input at the  $\overline{RES}$  pin. So distinguish a  $\overline{RES}$  reset from a watchdog reset by checking the WRST bit in RSTCSR

If a  $\overline{RES}$  reset and a watchdog reset occur simultaneously, the  $\overline{RES}$  reset takes priority




Figure 12.4 Operation in Watchdog Timer Mode

RENESAS

Rev. 2.00, 09/03, pag




Figure 12.5 Interval Timer Operation

## 12.3.3 Timing of Setting of Overflow Flag (OVF)

Figure 12.6 shows the timing of setting of the OVF flag. The OVF flag is set to 1 when overflows. At the same time, a reset signal is generated in watchdog timer operation, or timer interrupt is generated in interval timer operation.




Figure 12.6 Timing of Setting of OVF

Rev. 2.00, 09/03, page 446 of 890

RENESAS

ф		
TCNT	H'FF	H'00
Overflow signa	al	
OVF		
WDT internal reset		
WRST		

Figure 12.7 Timing of Setting of WRST Bit and Internal Reset

Rev. 2.00, 09/03, pag

incremented. See figure 12.8.




Figure 12.8 Contention between TCNT Write and Count up

**Changing CKS2 to CKS0 Bit:** Halt TCNT by clearing the TME bit to 0 in TCSR before changing the values of bits CKS2 to CKS0.

Rev. 2.00, 09/03, page 448 of 890

RENESAS

When the SCI is not used, it can be halted to conserve power. Each SCI channel can independently. For details, see section 20.6, Module Standby Function.

The SCI also has a smart card interface function conforming to the ISO/IEC 7816-3 (1) Card) standard. This function supports serial communication with a smart card. Swit between the normal serial communication interface and the smart card interface is car means of a register setting.

#### 13.1.1 **Features**

SCI features are listed below.

Selection of synchronous or asynchronous mode for serial communication

### Asynchronous mode

with a universal asynchronous receiver/transmitter (UART), asynchronous commu interface adapter (ACIA), or other chip that employs standard asynchronous comp

Serial data communication is synchronized one channel at a time. The SCI can co

It can also communicate with two or more other processors using the multiprocess communication function. There are twelve selectable serial data transfer formats.

- 7 or 8 bits — Data length:
- Stop bit length: 1 or 2 bits even/odd/none — Parity:
- Multiprocessor bit: 1 or 0
- Receive error detection: parity, overrun, and framing errors
- Break detection: by reading the RxD level directly when a framing err

### Synchronous mode

Serial data communication is synchronized with a clock signal. The SCI can comwith other chips having a synchronous communication function.

There is a single serial data communication format.

- Data length: 8 bits
- Receive error detection: overrun errors

Rev. 2.00, 09/03, pag



- Selectable transmit/receive clock sources: internal clock from baud rate generator, or clock from the SCK pin
- Four types of interrupts

Transmit-data-empty, transmit-end, receive-data-full, and receive-error interrupts at independently. The transmit-data-empty and receive-data-full interrupts from SCI0 activate the DMA controller (DMAC) to transfer data.

Features of the smart card interface are listed below.

- Asynchronous communication
- Data length: 8 bits
  - Parity bits generated and checked
  - Error signal output in receive mode (parity error)
  - Error signal detect and automatic data retransmit in transmit mode
  - Supports both direct convention and inverse convention
- Built-in baud rate generator with selectable bit rates
- Three types of interrupts

Transmit-data-empty, receive-data-full, and transmit/receive-error interrupts are recindependently. The transmit-data-empty and receive-data-full interrupts can activate controller (DMAC) to transfer data.




Figure 13.1 SCI Block Diagram

Serial clock pin	SCK₁	Input/output	SCI₁ clock input/ou
Receive data pin	RxD <sub>1</sub>	Input	SCI₁ receive data i
Transmit data pin	TxD <sub>1</sub>	Output	SCI₁ transmit data
Serial clock pin	SCK <sub>2</sub>	Input/output	SCI <sub>2</sub> clock input/ou
Receive data pin	RxD <sub>2</sub>	Input	SCI <sub>2</sub> receive data
Transmit data pin	TxD <sub>2</sub>	Output	SCI <sub>2</sub> transmit data

Output

SCl₀ transmit data

 $TxD_0$ 

Transmit data pin

1

2

	H'FFFBC	Serial status register	SSR
	H'FFFBD	Receive data register	RDR
	H'FFFBE	Smart card mode register	SCMR
2	H'FFFC0	Serial mode register	SMR
	H'FFFC1	Bit rate register	BRR
	H'FFFC2	Serial control register	SCR
	H'FFFC3	Transmit data register	TDR
	H'FFFC4	Serial status register	SSR
	H'FFFC5	Receive data register	RDR
	H'FFFC6	Smart card mode register	SCMR
Notes: 1. Inc	dicates the low	ver 20 bits of the address in ad	vanced mode.
2. Oı	nly 0 can be w	ritten, to clear flags.	

Serial mode register

Serial control register

Transmit data register

Serial status register

Receive data register

Serial mode register

Serial control register

Transmit data register

Bit rate register

Smart card mode register

Bit rate register

SMR

BRR

SCR

TDR

SSR

RDR

SMR

**BRR** 

SCR

TDR

SCMR

0

1

H'FFFB0

H'FFFB1

H'FFFB2

H'FFFB3

H'FFFB4

H'FFFB5

H'FFFB6

H'FFFB8

H'FFFB9

**H'FFFBA** 

H'FFFBB

H

H

H

H

H

H

H

H

H

H

H

H

H H

H

H

H

H

R/W

R/W

R/W

R/W

R

R/W

R/W

R/W

R/W

R/W

R

R/W

R/W

R/W

R/W

R/W

R

R/W

R/(W)\*2 H

R/(W)\*2 H

R/(W)\*2 H

The SCI loads serial data input at the RxD pin into RSR in the order received, LSB (bit thereby converting the data to parallel data. When one byte of data has been received, automatically transferred to RDR. The CPU cannot read or write RSR directly.

### 13.2.2 Receive Data Register (RDR)

RDR is the register that stores received serial data.

Bit	7	6	5	4	3	2	1
Initial value	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R

When the SCI has received one byte of serial data, it transfers the received data from R RDR for storage, completing the receive operation. RSR is then ready to receive the normal transferring allows data to be received continuously.

RDR is a read-only register. Its contents cannot be modified by the CPU. RDR is initi H'00 by a reset and in standby mode.

Rev. 2.00, 09/03, page 454 of 890



LSB (bit 0) first. After transmitting one data byte, the SCI automatically loads the nedata from TDR into TSR and starts transmitting it. If the TDRE flag is set to 1 in SSE the SCI does not load the TDR contents into TSR. The CPU cannot read or write TSE

## 13.2.4 Transmit Data Register (TDR)


TDR is an 8-bit register that stores data for serial transmission.

Bit	7	6	5	4	3	2	1
Initial value	1	1	1	1	1	1	1
Read/Write	R/W						

TSR and starts serial transmission. Continuous serial transmission is possible by writ transmit data in TDR during serial transmission from TSR.

When the SCI detects that TSR is empty, it moves transmit data written in TDR from

The CPU can always read and write TDR. TDR is initialized to H'FF by a reset and is mode.



The CPU can always read and write SMR. SMR is initialized to H'00 by a reset and in mode.

Bit 7—Communication Mode  $(C/\overline{A})/GSM$  Mode (GM): The function of this bit different normal serial communication interface and for the smart card interface. Its function is with the SMIF bit in SCMR.

Rev. 2.00, 09/03, page 456 of 890



1 01 011 W 1 0 01 W 1 1 0 01 1 1 1 0 0 0 0
interface.
Bit 7

GM	Description
0	The TEND flag is set 12.5 etu after the start bit
1	The TEND flag is set 11.0 etu after the start bit

7-bit data\*

Description

1

Bit 5 PΕ

etu (Elementary time unit: the time for transfer of one bit)

Bit 6—Character Length (CHR): Selects 7-bit or 8-bits data length in asynchronous

synchronous	mode, the data length is 8 bits regardless of the CHR setting,
Bit 6 CHR	Description
0	8-bit data

Note: \* When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted.

Bit 5—Parity Enable (PE): In asynchronous mode, this bit enables or disables the ac parity bit to transmit data, and the checking of the parity bit in receive data. In synchi the parity bit is neither added nor checked, regardless of the PE bit setting.

	•
0	Parity bit not added or checked
1	Parity bit added and checked*
Note	e: * When PE bit is set to 1, an even or odd parity bit is added to transmit data ac

even or odd parity mode selection by the O/E bit, and the parity bit in receive d checked to see that it matches the even or odd mode selected by the  $O/\overline{E}$  bit.

Notes:	1.	When even parity is selected, the parity bit added to transmit data makes an
		number of 1s in the transmitted character and parity bit combined. Receive
		have an even number of 1s in the received character and parity bit combined
	2.	When odd parity is selected, the parity bit added to transmit data makes an
		of 1s in the transmitted character and parity bit combined. Receive data must

Bit 3—Stop Bit Length (STOP): Selects one or two stop bits in asynchronous mode. so the S'

odd number of 1s in the received character and parity bit combined.

is used only in asyr	nchronous mode.	In synchronous mod no stop bit is added,
setting is ignored.		
Bit 3		
STOP	Description	

	•	
0	1 stop bit*1	(Ir
1	2 stop bits*2	
Notes: 1	. One stop bit (with value 1) is add	ed to the end of each transmitted character

In receiving, only the first stop bit is checked, regardless of the STOP bit setting. If th stop bit is 1, it is treated as a stop bit. If the second stop bit is 0, it is treated as the start

2. Two stop bits (with value 1) are added to the end of each transmitted characteristic contractions are added to the end of each transmitted characteristic contractions.

next incoming character. Bit 2—Multiprocessor Mode (MP): Selects a multiprocessor format. When a multiprocessor format.

format is selected, parity settings made by the PE and  $O/\overline{E}$  bits are ignored. The MP bi valid only in asynchronous mode. It is ignored in synchronous mode.

For further information on the multiprocessor communication function, see section 13... Multiprocessor Communication.

Bit 2 MP	Description	
0	Multiprocessor function disabled	
1	Multiprocessor format selected	

Rev. 2.00, 09/03, page 458 of 890








(Ir

0	1	φ/4
1	0	φ/16
1	1	φ/64

Rev. 2.00, 09/03, pag



The CPU can always read and write SCR. SCR is initialized to H'00 by a reset and in smode.

Rev. 2.00, 09/03, page 460 of 890



clearing it to 0; or by clearing the TIE bit to 0.

Bit 6

**Bit 6—Receive Interrupt Enable (RIE):** Enables or disables the receive-data-full in requested when the RDRF flag in SSR is set to 1 due to transfer of serial receive data RDR; also enables or disables the receive-error interrupt (ERI).

RIE	Description
0	Receive-data-full (RXI) and receive-error (ERI) interrupt requests a
1	Receive-data-full (RXI) and receive-error (ERI) interrupt requests a
Note: *RXI and EF	RI interrupt requests can be cleared by reading the value 1 from the

PER, or ORER flag, then clearing the flag to 0; or by clearing the RIE bit to 0.

Bit 5—Transmit Enable (TE): Enables or disables the start of SCI serial transmitting

Bit 5 TE	Description	
0	Transmitting disabled*1	
1	Transmitting enabled*2	
11 1	TI TDDE (I : C   1 ( 4 : 00D	

Notes: 1. The TDRE flag is fixed at 1 in SSR.

In the enabled state, serial transmission starts when the TDRE flag in SSR 0 after writing of transmit data into TDR. Select the transmit format in SMR setting the TE bit to 1. mode, or serial clock input is detected in synchronous mode. Select the rec in SMR before setting the RE bit to 1.

Bit 3—Multiprocessor Interrupt Enable (MPIE): Enables or disables multiprocesso The MPIE bit setting is valid only in asynchronous mode, and only if the MP bit is set SMR. The MPIE bit setting is ignored in synchronous mode or when the MP bit is clear

Bit 3 MPIE	Description
0	Multiprocessor interrupts are disabled (normal receive operation) (
	[Clearing conditions]
	The MPIE bit is cleared to 0
	MPB = 1 in received data
1	Multiprocessor interrupts are enabled*
	Receive-data-full interrupts (RXI), receive-error interrupts (ERI), and the RDRF, FER, and ORER status flags in SSR are disabled until d

enables RXI and ERI interrupts (if the TIE and RIE bits in SCR are set to 1), and FER and ORER flags to be set.

Note: \*The SCI does not transfer receive data from RSR to RDR, does not detect receive and does not set the RDRF, FER, and ORER flags in SSR. When it receives da MPB = 1, the SCI sets the MPB bit to 1 in SSR, automatically clears the MPIE bit

multiprocessor bit set to 1 is received.

Bit 2—Transmit-End interrupt Enable (TEIE): Enables or disables the transmit-end (TEI) requested if TDR does not contain valid transmit data when the MSB is transmitt

Bit 2 TEIE	Description	
0	Transmit-end interrupt requests (TEI) are disabled*	(Ir
1	Transmit-end interrupt requests (TEI) are enabled*	
Note: * TEI i	nterrupt requests can be cleared by reading the value 1 from the Ti	ORE flag

the TEIE bit to 0.



then clearing the TDRE flag to 0, thereby also clearing the TEND flag to 0; or by

The CIXED setting is valid only in asynchronous mode, and only when the set is inter clocked (CKE1 = 0). The CKE0 setting is ignored in synchronous mode, or when an clock source is selected (CKE1 = 1). Select the SCI operating mode in SMR before se CKE1 and CKE0 bits . For further details on selection of the SCI clock source, see ta section 13.3, Operation.

CKE1	CKE0	Description	
0	0	Asynchronous mode	Internal clock, SCK pin available for generic i
		Synchronous mode	Internal clock, SCK pin used for serial clock o
0	1	Asynchronous mode	Internal clock, SCK pin used for clock output*
		Synchronous mode	Internal clock, SCK pin used for serial clock o
1	0	Asynchronous mode	External clock, SCK pin used for clock input*

Synchronous mode External clock, SCK pin used for serial clock

Synchronous mode

Asynchronous mode

Notes: 1. Initial value

1

Bit 1

1

Bit 0

- 2. The output clock frequency is the same as the bit rate. 3. The input clock frequency is 16 times the bit rate.


RENESAS

Rev. 2.00, 09/03, pag

External clock, SCK pin used for serial clock

External clock, SCK pin used for clock input\*

1	0	1	SCK pin used for clock output
1	1	0	SCK pin output fixed high
1	1	1	SCK pin used for clock output



Notes: 1. Only 0 can be written, to clear the flag.

The TEND and MPB flags are read-only bits that cannot be written.

2. Function differs between the normal serial communication interface and the smart c

The CPU can always read and write SSR, but cannot write 1 in the TDRE, RDRF, OR and FER flags. These flags can be cleared to 0 only if they have first been read while

SSR is initialized to H'84 by a reset and in standby mode.

RENESAS

Rev. 2.00, 09/03, pag

Bit 6—Receive Data	Register Full (RDRF): Indicates that RDR contains new receive
•	TDR contents are loaded into TSR, so new data can be written
•	The TE bit in SCR is cleared to 0
•	The chip is reset or enters standby mode

TDR does not contain valid transmit data

[Setting conditions]

Description

[Clearing conditions]

(Ir

(Ir

1

Bit 6 **RDRF** 

RDR does not contain new receive data

	[Cicaring conditions]
	<ul> <li>The chip is reset or enters standby mode</li> </ul>
	<ul> <li>Read RDRF when RDRF = 1, then write 0 in RDRF</li> </ul>
	<ul> <li>The DMAC reads data from RDR</li> </ul>
1	RDR contains new receive data
	[Setting condition]
	Serial data is received normally and transferred from RSR to RDR
Note:	The RDR contents and the RDRF flag are not affected by detection of receive e

clearing of the RE bit to 0 in SCR. They retain their previous values. If the RDR still set to 1 when reception of the next data ends, an overrun error will occur and receive data will be lost.

RENESAS

		[Setting condition]
		Reception of the next serial data ends when RDRF = 1
Notes:	1.	Clearing the RE bit to 0 in SCR does not affect the ORER flag, which retain previous value.
	2.	RDR continues to hold the receive data prior to the overrun error, so subsereceive data is lost. Serial receiving cannot continue while the ORER flag

A receive overrun error occurred\*2

1

Bit 4—Framing Error (FER)/Error Signal Status (ERS): The function of this bit of normal serial communication interface and for the smart card interface. Its function is with the SMIF bit in SCMR.

synchronous mode, serial transmitting is also disabled.

For serial communication interface (SMIF bit in SCMR cleared to 0): Indicates the reception ended abnormally due to a framing error in asynchronous mode.

Bit 4 FER	Description	
0	Receiving is in progress or has ended normally*1	(
	[Clearing conditions]	
	<ul> <li>The chip is reset or enters standby mode</li> </ul>	
	<ul> <li>Read FER when FER = 1, then write 0 in FER</li> </ul>	
1	A receive framing error occurred*2	

[Setting condition]

The stop bit at the end of the receive data is checked and found to

Notes: 1. Clearing the RE bit to 0 in SCR does not affect the FER flag, which retains value.
 When the stop bit length is 2 bits, only the first bit is checked. The second not checked. When a framing error occurs the SCI transfers the receive days.

but does not set the RDRF flag. Serial receiving cannot continue while the set to 1. In synchronous mode, serial transmitting is also disabled.

	<ul> <li>Read ERS when ERS = 1, then write 0 in ERS</li> </ul>
1	An error signal has been sent from the receiving side indicating determined parity error
	[Setting condition]
	The error signal is low when sampled

Note: \* Clearing the TE bit to 0 in SCR does not affect the ERS flag, which retains its privalue.

**Bit 3—Parity Error (PER):** Indicates that data reception ended abnormally due to a p in asynchronous mode.

Description

[Clearing conditions]

Bit 3 PER

0

	[
	<ul> <li>The chip is reset or enters standby mode</li> </ul>
	<ul> <li>Read PER when PER = 1, then write 0 in PER</li> </ul>
1	A receive parity error occurred*2
	[Setting condition]
	The number of 1s in receive data, including the parity bit, does not neven or odd parity setting of $O/\overline{E}$ in SMR

Receiving is in progress or has ended normally\*1

(Ir

Notes: 1. Clearing the RE bit to 0 in SCR does not affect the PER flag, which retains it value.
2. When a parity error occurs the SCI transfers the receive data into RDR but of the RDRF flag. Serial receiving cannot continue while the PER flag is set to

synchronous mode, serial transmitting is also disabled.

—Transmit End (TEND): The function of this bit differs for the normal seri

**Bit 2—Transmit End (TEND):** The function of this bit differs for the normal serial communication interface and for the smart card interface. Its function is switched with bit in SCMR.

Rev. 2.00, 09/03, page 468 of 890



1	End of transmission (
	[Setting conditions]
	<ul> <li>The chip is reset or enters standby mode</li> </ul>
	<ul> <li>The TE bit in SCR is cleared to 0</li> </ul>
	<ul> <li>TDRE is 1 when the last bit of a 1-byte serial transmit characte transmitted</li> </ul>

The DMAC writes data in TDR

Description

Transmission is in progress

[Clearing conditions]

Bit 2 **TEND** 

0

For smart card interface (SMIF bit in SCMR set to 1): Indicates that when the last serial character was transmitted TDR did not contain valid transmit data, so transmiss ended. The TEND flag is a read-only bit and cannot be written.

	<ul> <li>Read TDRE when TDRE = 1, then write 0 in TDRE</li> </ul>
	<ul> <li>The DMAC writes data in TDR</li> </ul>
1	End of transmission (
	[Setting conditions]
	<ul> <li>The chip is reset or enters standby mode</li> </ul>
	<ul> <li>The TE bit is cleared to 0 in SCR and the FER/ERS bit is also</li> </ul>
	<ul> <li>TDRE is 1 and FER/ERS is 0 (normal transmission) 2.5 etu (where the contraction of the contraction) 2.5 etu (where the contraction) 2.5 etu (wher</li></ul>

Note: etu (Elementary time unit: the time for transfer of one bit)

or 1.0 etu (when GM = 1) after a 1-byte serial character is trans

its previous value.

Bit 0—Multiprocessor Bit Transfer (MPBT): Stores the value of the multiprocessor transmit data when a multiprocessor format in selected for transmitting in asynchronou

The MPBT bit setting is ignored in synchronous mode, when a multiprocessor format i selected, or when the SCI cannot transmit.

Bit 1 MPBT	Description	
0	Multiprocessor bit value in transmit data is 0	(1
1	Multiprocessor bit value in transmit data is 1	

### 13.2.8 Bit Rate Register (BRR)

BRR is an 8-bit register that., together with the CKS1 and CKS0 bits in SMR that selected rate generator clock source, determines the serial communication bit rate.

Bit	7	6	5	4	3	2	1
Initial value	1	1	1	1	1	1	1
Read/Write	R/W						

The CPU can always read and write BRR. BRR is initialized to H'FF by a reset and in mode. Each SCI channel has independent baud rate generator control, so different values of the control of the control

Table 13.3 shows examples of BRR settings in asynchronous mode. Table 13.4 shows of BRR settings in synchronous mode.

Rev. 2.00, 09/03, page 470 of 890

set in the three channels.



38400	0	1	-18.62	0	1	-14.67	0	1	0.00		_
	φ (MHz)										
Bit Rate	3.6864			4			4.9152				
(bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N
110	2	64	0.70	2	70	0.03	2	86	0.31	2	88
150	1	191	0.00	1	207	0.16	1	255	0.00	2	64
300	1	95	0.00	1	103	0.16	1	127	0.00	1	129
600	0	191	0.00	0	207	0.16	0	255	0.00	1	64
1200	0	95	0.00	0	103	0.16	0	127	0.00	0	129
2400	0	47	0.00	0	51	0.16	0	63	0.00	0	64
4800	0	23	0.00	0	25	0.16	0	31	0.00	0	32
9600	0	11	0.00	0	12	0.16	0	15	0.00	0	15
19200	0	5	0.00	0	6	-6.99	0	7	0.00	0	7
31250	_	_	_	0	3	0.00	0	4	-1.70	0	4
38400	0	2	0.00	0	2	8.51	0	3	0.00	0	3

108 0.21

54 -0.70

13 –2.48

1.14

-2.48

13.78

4.86

127 0.00

0.00

0.00

0.00

0.00

0.00

22.88

103 0.16

51 0.16

0.16

0.16

-6.99

8.51

0.00

300	1	255	0.00	2	64	0.16	2
600	1	127	0.00	1	129	0.16	1
1200	0	255	0.00	1	64	0.16	1
2400	0	127	0.00	0	129	0.16	0
4800	0	63	0.00	0	64	0.16	0
9600	0	31	0.00	0	32	-1.36	0
19200	0	15	0.00	0	15	1.73	0

-1.70

0.00

Error (%) n

**Bit Rate** 

(bit/s)

n

0.16

0.16

-2.34

-2.34

0.00

-2.34

9.8304

174 -0.26

127 0.00

Ν

0.00

1.73

0.00

0.00

0.00

0.00

2.40

0.00

177 -0.25

129 0.16

Ν

φ (MHz)

Error (%) n

0.00

0.00

0.00

0.00

5.33

0.00

212 0.03

155 0.16

155 0.16

155 0.16

0.16

0.16

0.16

0.16

-2.34

0.00

-2.34

Ν

Ν

Error (%) n

9600	0	41	0.76	
19200	0	20	0.76	
31250	0	12	0.00	
38400	0	10	-3.82	
		φ (M	Hz)	
	25			
Bit		2:	•	
Bit Rate		- 2:	Error	
	n	N		
Rate	<b>n</b>	N	Error	
Rate (bit/s)		N	Error (%)	
Rate (bit/s)	3	<b>N</b> 110 80	Error (%) -0.02	
Rate (bit/s) 110 150	3	<b>N</b> 110 80	Error (%) -0.02 0.47	

1 80

0 80

0 40

0 24

0 19

0.47

0.47

-0.76

0.00

1.73

0 162 -0.15

1 84 -0.43 1 90

-0.43

168 0.16

0 84

0.16

0.16

0.16

-0.93

-0.93

0.00

3.57

0 181

0 45

0 22

0 13

0 10

0 90

1 95

0 191

0 95

0 47

0 23

0 14

0 11

0.00

0.00

0.00

0.00

0.00

-1.70

0.00

1200

2400

4800

2400

4800

9600

19200

31250

38400

1 103 0.16

0 207 0.16

0 103 0.16

0.16

0.16

0.00

0.16

0 51

0 25

0 15

0 12

1 116 0.16

0 233 0.16

0 116 0.16

-0.69

1.02

0.00

-2.34

0 58

0 28

0 17

0 14

2.5M — — 0 0* — — —  4M 0  Note: Settings with an error of 1% or less are recommended.  Legend  Blank: No setting available —: Setting possible, but error occurs  *: Continuous transmission/reception not possible	2.00
Note: Settings with an error of 1% or less are recommended.  Legend  Blank: No setting available  —: Setting possible, but error occurs	
Legend Blank: No setting available —: Setting possible, but error occurs	4M 0
Blank : No setting available  — : Setting possible, but error occurs	Note: Settings with an error of 1% or less are recommended.
	Blank : No setting available  — : Setting possible, but error occurs

249

99

199 1 99

39

19

0\*

0

0

0

0 19

0

0 3

0

0

199

49

9

4

0 99

0

0

0 9

0 3

0 1

0

0 99

0

0 19

0

0 1

124

199

199 0

79

39

7

1

0\*

0 99

0

0 24

0 9

0 4

202

80

162 1

129

64

1 99

0

0 79

0 15

0 7

0 3

0 1

2

0

0

0 12

249

124

249 1 80

49

249

99

199

159

39

0\*

1

1

0

0

0 44

0 17

0 8

0 4

69

112

224

112

179

89

1

0

0

0 49

0 19

0

0 4

//

124

249

124

199

99

Rev. 2.00, 09/03, page 474 of 890

IK

2.5k

5k

10k

25k

50k

100k

250k

500k

1M

2M

RENESAS

$$N = \frac{10^{6} - 1}{8 \times 2^{2n-1} \times B} \times 10^{6} - 1$$

- B: Bit rate (bit/s)
- N: BRR setting for baud rate generator  $(0 \le N \le 255)$
- φ: System clock frequency (MHz)
- n: Baud rate generator clock source (n = 0, 1, 2, 3)

(For the clock sources and values of n, see the following table.)

			SMR Settings
n	Clock Source	CKS1	CKS0
0	ф	0	0
1	ф/4	0	1
2	ф/16	1	0
3	ф/64	1	1

The bit rate error in asynchronous mode is calculated as follows:

Error (%) = 
$$\left\{ \frac{\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

2.4576	76800	0	0
3	93750	0	0
3.6864	115200	0	0
4	125000	0	0
4.9152	153600	0	0
5	156250	0	0
6	187500	0	0
6.144	192000	0	0
7.3728	230400	0	0
8	250000	0	0
9.8304	307200	0	0
10	312500	0	0
12	375000	0	0
12.288	384000	0	0
14	437500	0	0
14.7456	460800	0	0
16	500000	0	0
17.2032	537600	0	0
18	562500	0	0
20	625000	0	0



****		*****
7.3728	1.8432	115200
8	2.0000	125000
9.8304	2.4576	153600
10	2.5000	156250
12	3.0000	187500
12.288	3.0720	192000
14	3.5000	218750
14.7456	3.6864	230400
16	4.0000	250000
17.2032	4.3008	268800
18	4.5000	281250
20	5.0000	312500
25	6.2500	390625

62500

76800

78125

93750

96000

1.0000

1.2288

1.2500

1.5000 1.5360

4.9152

6

6.144

12	2.0000	200000.0
14	2.3333	2333333.3
16	2.6667	266666.7
18	3.0000	300000.0
20	3.3333	3333333.3
25	4.1667	4166666.7

Rev. 2.00, 09/03, page 478 of 890



Selection of asynchronous or synchronous mode and the transmission format for the n communication interface is made in SMR, as shown in table 13.8. The SCI clock sou selected by the C/A bit in SMR and the CKE1 and CKE0 bits in SCR, as shown in tab

For details of the procedures for switching between LSB-first and MSB-first mode an

For selection of the smart card interface format, see section 14.3.3, Data Format.

the data logic level, see section 14.2.1, Smart Card Mode Register (SCMR).

### Asynchronous Mode

- Data length is selectable: 7 or 8 bits
- Parity and multiprocessor bits are selectable, and so is the stop bit length (1 or 2 b selections determine the communication format and character length.
- In receiving, it is possible to detect framing errors, parity errors, overrun errors, ar state.
- An internal or external clock can be selected as the SCI clock source.
  - When an internal clock is selected, the SCI operates using the on-chip baud rat and can output a serial clock signal with a frequency matching the bit rate.
  - When an external clock is selected, the external clock input must have a freque the bit rate. (The on-chip baud rate generator is not used.)

#### **Synchronous Mode**

- The communication format has a fixed 8-bit data length.
  - In receiving, it is possible to detect overrun errors.
- An internal or external clock can be selected as the SCI clock source.

and can output a serial clock signal to external devices.

- When an internal clock is selected, the SCI operates using the on-chip baud rat
- When an external clock is selected, the SCI operates on the input serial clock.
- baud rate generator is not used.

RENESAS

after at least 2 etu.

• Only asynchronous communication is supported. There is no synchronous commun function.

For details of smart card interface operation, see section 14, Smart Card Interface.

**Table 13.8** SMR Settings and Serial Communication Formats

	SMR Settings				SCI Communication			
Bit 7 C/Ā	Bit 6 CHR	Bit 2 MP	Bit 5 PE	Bit 3 STOP	 Mode	Data Length	Multi- pro- cessor Bit	Parity Bit
0	0	0	0	0	Asyn-	8-bit data	Absent	Absent
				1	chronous mode			
			1	0	- moue			Present
				1	<del>_</del>			
	1	_	0	0	<del></del>	7-bit data	<del></del>	Absent
				1	<del></del>			
			1	0	<del></del>			Present
				1				
	0	1	_	0	Asyn-	8-bit data	Present	Absent
			_	1	chronous mode (multi-			
	1		_	0	processor	7-bit data		
			_	1	format)			_
1	_	_	_	_	Synchronous mode	8-bit data	Absent	

		1	<del></del>		rate
1	0	0	Synchronous	Internal	Outputs the serial clock
		1	mode		
	1	0		External	Inputs the serial clock
		1			

#### 13.3.2 Operation in Asynchronous Mode

In asynchronous mode, each transmitted or received character begins with a start bit a one or two stop bits. Serial communication is synchronized one character at a time.

The transmitting and receiving sections of the SCI are independent, so full-duplex con is possible. The transmitter and the receiver are both double-buffered, so data can be read while transmitting and receiving are in progress, enabling continuous transmittin receiving.

Figure 13.2 shows the general format of asynchronous serial communication. In asyn

serial communication the communication line is normally held in the mark (high) statemonitors the line and starts serial communication when the line goes to the space (low indicating a start bit. One serial character consists of a start bit (low), data (LSB first) (high or low), and one or two stop bits (high), in that order.

When receiving in asynchronous mode, the SCI synchronizes at the falling edge of the The SCI samples each data bit on the eighth pulse of a clock with a frequency 16 time Receive data is latched at the center of each bit.

# Figure 13.2 Data Format in Asynchronous Communication (Example: 8-Bit Data with Parity and 2 Stop Bits)

#### **Communication Formats**

Table 13.10 shows the 12 communication formats that can be selected in asynchronous format is selected by settings in SMR.

Rev. 2.00, 09/03, page 482 of 890

RENESAS

0	1	0	1	S 8-bit data
1	0	0	0	S 7-bit data
1	0	0	1	S 7-bit data
1	1	0	0	S 7-bit data
1	1	0	1	S 7-bit data
0	_	1	0	S 8-bit data
0	_	1	1	S 8-bit data
1	_	1	0	S 7-bit data
1	_	1	1	S 7-bit data

Legend

0

1

0

0

S

8-bit data

Р

STOP

STOP STO

P STO

P STO

MPI

MPI

мрв sto

MPB STO

S: Start bit

STOP: Stop bit

Parity bit MPB: Multiprocessor bit

RENESAS

When the SCI is operated on an internal clock, it can output a clock signal at the SCK prequency of this output clock is equal to the bit rate. The phase is aligned as shown in so that the rising edge of the clock occurs at the center of each transmit data bit.





Figure 13.3 Phase Relationship between Output Clock and Serial Data (Asynchronous Mode)

### Transmitting and Receiving Data

**SCI Initialization (Asynchronous Mode):** Before transmitting or receiving data, clear RE bits to 0 in SCR, then initialize the SCI as follows.

When changing the communication mode or format, always clear the TE and RE bits to following the procedure given below. Clearing TE to 0 sets the TDRE flag to 1 and in TSR. Clearing RE to 0, however, does not initialize the RDRF, PER, FER, and ORER RDR, which retain their previous contents.

When an external clock is used the clock should not be stopped during initialization or operation, since operation will be unreliable in this case.



Rev. 2.00, 09/03, pag

Figure 13.4 Sample Flowchart for SCI Initialization




Figure 13.5 Sample Flowchart for Transmitting Serial Data

— Transmit data: 7 or 8 bits are output, LSB first.

also be selected.

- Parity bit or multiprocessor bit: One parity bit (even or odd parity),or one multiprocessor bit is output. Formats in which neither a parity bit nor a multiprocessor bit is output.
- Stop bit(s): One or two 1 bits (stop bits) are output.

transmit-end interrupt (TEI) is requested at this time.

- Mark state: Output of 1 bits continues until the start bit of the next transmit dat
- The SCI checks the TDRE flag when it outputs the stop bit. If the TDRE flag is 0 loads new data from TDR into TSR, outputs the stop bit, then begins serial transm next frame. If the TDRE flag is 1, the SCI sets the TEND flag to 1 in SSR, output bit, then continues output of 1 bits in the mark state. If the TEIE bit is set to 1 in SSR.

Figure 13.6 shows an example of SCI transmit operation in asynchronous mode.




Figure 13.6 Example of SCI Transmit Operation in Asynchronous Mo (8-Bit Data with Parity and One Stop Bit)




Figure 13.7 Sample Flowchart for Receiving Serial Data (1)




Figure 13.7 Sample Flowchart for Receiving Serial Data (2)

- Stop bit check: The stop bit value must be 1. If there are two stop bits, only the checked.
  - Status check: The RDRF flag must be 0, indicating that the receive data can be from RSR into RDR.

If these all checks pass, the RDRF flag is set to 1 and the received data is stored in 1 one of the checks fails (receive error\*), the SCI operates as shown in table 13.11.

Note: \* When a receive error occurs, further receiving is disabled. In receiving, the RD not set to 1. Be sure to clear the error flags to 0.

• When the RDRF flag is set to 1, if the RIE bit is set to 1 in SCR, a receive-data-full (RXI) is requested. If the ORER, PER, or FER flag is set to 1 and the RIE bit in SC set to 1, a receive-error interrupt (ERI) is requested.

**Table 13.11 Receive Error Conditions** 

Receive Error	Abbreviation	Condition	Data Transfer
Overrun error	ORER	Receiving of next data ends while RDRF flag is still set to 1 in SSR	
Framing error	FER	Stop bit is 0	Receive data is trans
Parity error	PER	Parity of received data differs from even/odd parity setting in SMR	Receive data is trans RSR to RDR

RENESAS



reads data in RDR and clears RDRF flag to 0

Fram ERI ı

# Figure 13.8 Example of SCI Receive Operation (8-Bit Data with Parity and One Stop Bit)

#### 13.3.3 Multiprocessor Communication

The multiprocessor communication function enables several processors to share a sing communication line. The processors communicate in asynchronous mode using a for additional multiprocessor bit (multiprocessor format).

In multiprocessor communication, each receiving processor is addressed by an ID. A communication cycle consists of an ID-sending cycle that identifies the receiving processor data-sending cycle. The multiprocessor bit distinguishes ID-sending cycles from data cycles.

to communicate as data with the multiprocessor bit set to 1. Next the transmitting protransmit data with the multiprocessor bit cleared to 0.

The transmitting processor stars by sending the ID of the receiving processor with wh

Receiving processors skip incoming data until they receive data with the multiprocess 1. When they receive data with the multiprocessor bit set to 1, receiving processors of data with their IDs. Processors with IDs not matching the received data skip further in

until they again receive data with the multiprocessor bit set to 1. Multiple processors receive data in this way.

Figure 13.9 shows an example of communication among different processors using a multiprocessor format.

. . . .







Figure 13.9 Example of Communication among Processors using Multiprocessor (Sending Data H'AA to Receiving Processor A)

#### **Transmitting and Receiving Data**

**Transmitting Multiprocessor Serial Data:** Figure 13.10 shows a sample flowchart fo transmitting multiprocessor serial data and indicates the procedure to follow.

Rev. 2.00, 09/03, page 492 of 890





the DMAC is activated by a transmempty interrupt request (TXI) to writh TDR, the TDRE flag is checked and automatically.

(4) To output a break signal at the end transmission:

after checking that the TDRE flag is indicating that data can be written, in TDR, then clear the TDRE flag to

set the DDR bit to 1 and clear the E then clear the TE bit to 0 in SCR.

Rev. 2.00, 09/03, pag

Figure 13.10 Sample Flowchart for Transmitting Multiprocessor Serial

- Transmit data: 7 or 8 bits are output, LSB first.
- Multiprocessor bit: One multiprocessor bit (MPBT value) is output.
- Stop bit(s): One or two 1 bits (stop bits) are output.
- Mark state: Output of 1 bits continues until the start bit of the next transmit data. The SCI checks the TDRE flag when it outputs the stop bit. If the TDRE flag is 0,
- loads new data from TDR into TSR, outputs the stop bit, then begins serial transmis next frame. If the TDRE flag is 1, the SCI sets the TEND flag to 1 in SSR, outputs bit, then continues output of 1 bits in the mark state. If the TEIE bit is set to 1 in SCI transmit-end interrupt (TEI) is requested at this time

Figure 13.11 shows an example of SCI transmit operation using a multiprocessor formation




Figure 13.11 Example of SCI Transmit Operation (8-Bit Data with Multiprocessor Bit and One Stop Bit)

**Receiving Multiprocessor Serial Data:** Figure 13.12 shows a sample flowchart for remultiprocessor serial data and indicates the procedure to follow.




Figure 13.12 Sample Flowchart for Receiving Multiprocessor Serial Data Rev. 2.00, 09/03, page 13.12 Rev. 2.00, p




Figure 13.12 Sample Flowchart for Receiving Multiprocessor Serial Data




Figure 13.13 Example of SCI Receive Operation (8-Bit Data with Multiprocessor Bit and One Stop Bit)

Figure 13.14 shows the general format in synchronous serial communication.




Figure 13.14 Data Format in Synchronous Communication

In synchronous serial communication, each data bit is placed on the communication lin falling edge of the serial clock to the next. Data is guaranteed valid at the rise of the se In each character, the serial data bits are transferred in order from LSB (first) to MSB (output of the MSB, the communication line remains in the state of the MSB. In synchronous the SCI receives data by synchronizing with the rise of the serial clock.

#### **Communication Format**

The data length is fixed at 8 bits. No parity bit or multiprocessor bit can be added.

#### Clock

An internal clock generated by the on-chip baud rate generator or an external clock inp SCK pin can be selected by means of the  $C/\overline{A}$  bit in SMR and the CKE1 and CKE0 bits See table 13.9 for details of SCI clock source selection.

When the SCI operates on an internal clock, it outputs the clock source at the SCK pin. clock pulses are output per transmitted or received character. When the SCI is not tran receiving, the clock signal remains in the high state. If receiving in single-character uni required, an external clock should be selected.

Rev. 2.00, 09/03, page 498 of 890

RENESAS

Figure 13.15 shows a sample flowchart for initializing the SCI.




Figure 13.15 Sample Flowchart for SCI Initialization




Figure 13.16 Sample Flowchart for Serial Transmitting

from the TxD pin n order from LSB (bit 0) to MSB (bit 7).

- The SCI checks the TDRE flag when it outputs the MSB (bit 7). If the TDRE flag SCI loads data from TDR into TSR and begins serial transmission of the next fran TDRE flag is 1, the SCI sets the TEND flag to 1 in SSR, and after transmitting the 7), holds the TxD pin in the MSB state. If the TEIE bit is set to 1 in SCR, a transmitterrupt (TEI) is requested at this time
- After the end of serial transmission, the SCK pin is held in a constant state.

Figure 13.17 shows an example of SCI transmit operation.




Figure 13.17 Example of SCI Transmit Operation




Figure 13.18 Sample Flowchart for Serial Receiving (1)



#### Figure 13.18 Sample Flowchart for Serial Receiving (2)

In receiving, the SCI operates as follows:

- The SCI synchronizes with serial clock input or output and synchronizes internally
- Receive data is stored in RSR in order from LSB to MSB.

After receiving the data, the SCI checks that the RDRF flag is 0, so that receive data transferred from RSR to RDR. If this check passes, the RDRF flag is set to 1 and data is stored in RDR. If the checks fails (receive error), the SCI operates as show 13.11.

When a receive error has been identified in the error check, subsequent transmit at operations are disabled.

When the RDRF flag is set to 1, if the RIE bit is set to 1 in SCR, a receive-data-fu

When the RDRF flag is set to 1, if the RIE bit is set to 1 in SCR, a receive-data-fu
(RXI) is requested. If the ORER flag is set to 1 and the RIE bit in SCR is also set
receive-error interrupt (ERI) is requested.

Rev. 2.00, 09/03, pag

RENESAS





Figure 13.19 Example of SCI Receive Operation



RENESAS

data. Data transfer by the DMAC automatically clears the TDRE flag to 0. A TEI interconnot activate the DMAC.

An RXI interrupt is requested when the RDRF flag is set to 1 in SSR. An ERI interrupt requested when the ORER, PER, or FER flag is set to 1 in SSR. An RXI interrupt can a DMAC to transfer data. Data transfer by the DMAC automatically clears the RDRF flag.

The DMAC can be activated by interrupts from SCI channel 0.

ERI interrupt request cannot activate the DMAC.

**Table 13.12 SCI Interrupt Sources** 

Interrupt Source	Description	Priori
ERI	Receive error (ORER, FER, or PER)	High
RXI	Receive data register full (RDRF)	
TXI	Transmit data register empty (TDRE)	
TEI	Transmit end (TEND)	Low

## 13.5 Usage Notes

#### 13.5.1 Notes on Use of SCI

Note the following points when using the SCI.

**TDR Write and TDRE Flag:** The TDRE flag in SSR is a status flag indicating the loat transmit data from TDR to TSR. The SCI sets the TDRE flag to 1 when it transfers dat TDR to TSR.

Data can be written into TDR regardless of the state of the TDRE flag. If new data is v TDR when the TDRE flag is 0, the old data stored in TDR will be lost because this data yet been transferred to TSR. Before writing transmit data in TDR, be sure to check that

Rev. 2.00, 09/03, page 506 of 890

flag is set to 1.



1	1	1	0	×	Ov
1	1	0	1	×	Ov
0	0	1	1	0	Fra
1	1	1	1	×	Ov
					err
Notes:	⊝:Rec	eive data i	s transferr	ed from RSR	to RDR.
	× :Rec	eive data i	s not trans	sferred from F	RSR to RDR.

0

1

0

0

0

0

0

0

1

0

**Break Detection and Processing:** Break signals can be detected by reading the RxD when a framing error (FER) is detected. In the break state the input from the RxD pin all 0s, so the FER flag is set and the parity error flag (PER) may also be set. In the broadlers

After the serial transmitter is initialized, the DR value substitutes for the mark state up bit is set to 1 (the TxD pin function is not selected until the TE bit is set to 1). The DE bits should therefore be set to 1 beforehand.

DR and DDR bits. This feature can be used to send a break signal.

To send a break signal during serial transmission, clear the DR bit to 0, then clear the When the TE bit is cleared to 0 the transmitter is initialized, regardless of its current s TxD pin becomes an input/output outputting the value 0.

flag is cleared to 0. Be sure to clear the receive error flags to 0 when starting to transi

SCI receiver continues to operate, so if the FER flag is cleared to 0 it will be set to 1 a

Sending a Break Signal: The input/output condition and level of the TxD pin are det

Receive Error Flags and Transmitter Operation (Synchronous Mode Only): Who error flag (ORER, PER, or FER) is set to 1 the SCI will not start transmitting, even if

that clearing the RE bit to 0 does not clear the receive error flags to 0.

Receive Data Sampling Timing in Asynchronous Mode and Receive Margin: In a mode the SCI operates on a base clock with 16 times the bit rate frequency. In receive

> Rev. 2.00, 09/03, pag RENESAS

Framing error

Overrun error + framing err Overrun error + parity error Framing error + parity error Overrun error + framing err

Parity error

error






Figure 13.21 Receive Data Sampling Timing in Asynchronous Mode

The receive margin in asynchronous mode can therefore be expressed as shown in equa

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$
.....(1)

M: Receive margin (%)

N: Ratio of clock frequency to bit rate (N = 16)

D: Clock duty cycle (L = 0 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute deviation of clock frequency

From equation (1), if F = 0 and D = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 40.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 40.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 40.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 40.875%, as given by equation (1), if F = 0, and F = 0.5, the receive margin is 40.875%, as given by equation (1), if F = 0.5, the receive margin is 40.875%, as given by equation (1), if F = 0.5, the receive margin is 40.875%, as given by equation (1), if F = 0.5, the receive margin is 40.875%, as given by equation (1), if F = 0.5, the receive margin is 40.875%, as given by equation (1), if F = 0.5, the receive margin is 40.875%, as given by equation (1), if F = 0.5, the receive margin is 40.875%, as given by equation (1), if F = 0.5, the receive margin is 40.875%, as given by equation (1), if F = 0.5, the receive margin is 40.875%, as given by equation (1), if F = 0.5, the receive margin is 40.875%, a

$$M = (0.5 - \frac{1}{2 \times 16}) \times 100\%$$
$$= 46.875\%$$

This is a theoretical value. A reasonable margin to allow in system designs is 20% to 3

Rev. 2.00, 09/03, page 508 of 890

D = 0.5, F = 0

RENESAS

. . . . . . . . (2)




Figure 13.22 Example of Synchronous Transmission Using DMAC




Figure 13.23 Operation when Switching from SCK Pin Function to Port Pin I

- 4. C/A bit = 0 ... switchover to port output
- 5.  $\underline{\text{CKE1 bit}} = 0$




Figure 13.24 Operation when Switching from SCK Pin Function to Port Pin (Example of Preventing Low-Level Output)

controlled by a register setting.

#### 14.1.1 Features

Features of the smart card interface supported by the H8/3028 Group are listed below.

- Asynchronous communication
  - Data length: 8 bits
  - Parity bit generation and checking
  - Transmission of error signal (parity error) in receive mode
  - Error signal detection and automatic data retransmission in transmit mode
  - Direct convention and inverse convention both supported
- Built-in baud rate generator allows any bit rate to be selected
- Three interrupt sources
  - There are three interrupt sources—transmit-data-empty, receive-data-full, and transmit/receive error—that can issue requests independently.
  - The transmit-data-empty interrupt and receive-data-full interrupt can activate the controller (DMAC) to execute data transfer.




Figure 14.1 Block Diagram of Smart Card Interface

# 14.1.3 Pin Configuration

Table 14.1 shows the smart card interface pins.

Table 14.1 Smart Card Interface Pins

Pin Name	Abbreviation	I/O	Function		
Serial clock pin	SCK	I/O	Clock input/output		
Receive data pin	RxD	Input	Receive data input		
Transmit data pin	TxD	Output	Transmit data output		

Rev. 2.00, 09/03, page 514 of 890



		H'FFFBD	Receive data register	RDR
		H'FFFBE	Smart card mode register	SCMR
2		H'FFFC0	Serial mode register	SMR
		H'FFFC1	Bit rate register	BRR
		H'FFFC2	Serial control register	SCR
		H'FFFC3	Transmit data register	TDR
		H'FFFC4	Serial status register	SSR
		H'FFFC5	Receive data register	RDR
		H'FFFC6	Smart card mode register	SCMR
Notes:	1.	Lower 20 bit	s of the address in advanced	mode.
	2.	Only 0 can b	be written in bits 7 to 3, to clea	ar the flags.

H'FFFB1

H'FFFB2

H'FFFB3

H'FFFB4

H'FFFB5

H'FFFB6

H'FFFB8

H'FFFB9

**H'FFFBA** 

**H'FFFBB** 

**H'FFFBC** 

1

Bit rate register

Serial control register

Transmit data register

Serial status register

Receive data register

Serial mode register

Serial control register

Transmit data register

Serial status register

Bit rate register

Smart card mode register

BRR

SCR

TDR

SSR

RDR

**SCMR** 

SMR

BRR

SCR

TDR

SSR

RENESAS

. . .

H'F

H'(

H'F

H'8

H'(

H'F

H'C

H'F

H'C

H'F

H'8

H'C

H'F

H'(

H'F

H'E

H'8

H'C

H'F

R/W

R/W

R/W

R

R/W

R/W

R/W

R/W

R/W

R

R/W

R/W

R/W

R/W

R/W R/(W)\*2

R

R/W

Rev. 2.00, 09/03, pag

R/(W)\*2

R/(W)\*2

Initial value	1	1	1	1	C	)	0	1	1
Read/Write					R/	W	R/W	_	
		Reserv	ed bits					Reserv	ved bit
								mode Enable	t card ir select es or dis nart card
								card da s data lo	
								ansfer d parallel	

SCMR is initialized to H'F2 by a reset and in standby mode.

Bits 7 to 4—Reserved: Read-only bits, always read as 1.

TDR contents are transmitted LSB-first

Receive data is stored LSB-first in RDR

TDR contents are transmitted MSB-first Receive data is stored MSB-first in RDR

Bit 3—Smart Card Data Transfer Direction (SDIR): Selects the serial/parallel conv format.\*1

Rev. 2.00, 09/03, page 516 of 890

Description

Bit 3 **SDIR** 

0

1

SDIR

SINV

(Ir

	Neceive data is inverted before storage in NDN
	Receive data is inverted before storage in RDR
1	Inverted TDR contents are transmitted

**Bit 1—Reserved:** Read-only bit, always read as 1.

Bit 0 SMIF	Description
0	Smart card interface function is disabled
1	Smart card interface function is enabled

Notes: 1. The function for switching between LSB-first and MSB-first mode can als

Bit 0—Smart Card Interface Mode Select (SMIF): Enables the smart card interface

with the normal serial communication interface. Note that when the comm format data length is set to 7 bits and MSB-first mode is selected for the set be transferred, bit 0 of TDR is not transmitted, and only bits 7 to 1 of the reare valid.

2. The data logic level inversion function can also be used with the normal set.

communication interface. Note that, when inverting the serial data to be tr

parity transmission and parity checking is based on the number of high-lev the serial data I/O pin, and not on the register value.

## 14.2.2 Serial Status Register (SSR)

The function of SSR bit 4 is modified in smart card interface mode. This change also modification to the setting conditions for bit 2 (TEND).

# Error signal status (ERS)

Status flag indicating that an error signal has been received

Note: \* Only 0 can be written, to clear the flag.

**Bits 7 to 5:** These bits operate as in normal serial communication. For details see section Serial Status Register (SSR).

**Bit 4—Error Signal Status (ERS):** In smart card interface mode, this flag indicates the the error signal sent from the receiving device to the transmitting device. The smart cardoes not detection framing errors.

Bit 4		
ERS	Description	
0	Indicates normal transmission, with no error signal returned	(I
	[Clearing conditions]	
	The chip is reset, or enters standby mode or module stop mode	
	Software reads ERS while it is set to 1, then writes 0.	
1	Indicates that the receiving device sent an error signal reporting a pa	rity er
	[Setting condition]	
	A low error signal was sampled.	
Note:	Clearing the TF bit to 0 in SCR does not affect the FRS flag, which retains	its pr

Note: Clearing the TE bit to 0 in SCR does not affect the ERS flag, which retains its pr value.

**Bits 3 to 0:** These bits operate as in normal serial communication. For details see section Serial Status Register (SSR). The setting conditions for transmit end (TEND), however modified as follows.

Rev. 2.00, 09/03, page 518 of 890

- The chip is reset or enters standby mode.

  - The TE bit and FER/ERS bit are both cleared to 0 in SCR.
  - TDRE is 1 and FER/ERS is 0 at a time 2.5 etu after the last bit of a 1-b character is transmitted (normal transmission).

Note: etu (Elementary time unit: the time for transfer of one bit)

#### 14.2.3 Serial Mode Register (SMR)

the serial control register (SCR).

Bit

Bit 7

The function of SMR bit 7 is modified in smart card interface mode. This change also modification to the function of bits 1 and 0 in the serial control register (SCR).

	GM	CHR	PE	O/Ē	STOP	MP	CKS1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

3

2

Bit 7—GSM Mode (GM): With the normal smart card interface, this bit is cleared to this bit to 1 selects GSM mode, an additional mode for controlling the timing for setti TEND flag that indicates completion of transmission, and the type of clock output use details of the additional clock output control mode are specified by the CKE1 and CK

GM	Description
0	Normal smart card interface mode operation
	The TEND flag is set 12.5 etu after the beginning of the start bit.
	Clock output on/off control only.
1	GSM mode smart card interface mode operation

Clock output on/off and fixed-high/fixed-low control.

Note: etu (Elementary time unit: the time for transfer of one bit)

RENESAS

The TEND flag is set 11.0 etu after the beginning of the start bit.

Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bits 7 to 2: Thes	se bits ope	rate as in	normal se	rial comm	unication	For detail	ls see section

RE

**MPIE** 

TEIE

CKE1

TE

Serial Control Register (SCR).

Bits 1 and 0—Clock Enable 1 and 0 (CKE1, CKE0): These bits select the SCI clock analyse or disable clock output from the SCV pin. In smort cond interface mode, it is not

Bits 1 and 0—Clock Enable 1 and 0 (CKE1, CKE0): These bits select the SCI clock enable or disable clock output from the SCK pin. In smart card interface mode, it is posspecify a fixed high level or fixed low level for the clock output, in addition to the usual between enabling and disabling of the clock output.

Bit 7 GM	Bit 1 CKE1	Bit 0 CKE0	Description	
0	0	0	Internal clock/SCK pin is I/O port	(Init
		1	Internal clock/SCK pin is clock output	
1		0	Internal clock/SCK pin is fixed at low output	
		1	Internal clock/SCK pin is clock output	
	1	0	Internal clock/SCK pin is fixed at high output	
		1	Internal clock/SCK pin is clock output	

# 14.3 Operation

## 14.3.1 Overview

The main features of the smart card interface are as follows.

• One frame consists of 8-bit data plus a parity bit.

TIE

RIE

In transmission, a guard time of at least 2 etu (elementary time units: the time for tr
one bit) is provided between the end of the parity bit and the start of the next frame.

Rev. 2.00, 09/03, page 520 of 890



Figure 14.2 shows a pin connection diagram for the smart card interface.

In communication with a smart card, since both transmission and reception are carried single data transmission line, the TxD pin and RxD pin should both be connected to the data transmission line should be pulled up to  $V_{\rm CC}$  with a resistor.

When the smart card uses the clock generated on the smart card interface, the SCK pin input to the CLK pin of the smart card. If the smart card uses an internal clock, this counnecessary.

The reset signal should be output from one of the H8/3028 Group's generic ports.

In addition to these pin connections, power and ground connections will normally also necessary.




Figure 14.2 Smart Card Interface Connection Diagram

Note: A loop-back test can be performed by setting both RE and TE to 1 without co-smart card.

RENESAS




Figure 14.3 Smart Card Interface Data Format

The operating sequence is as follows.

- When the data line is not in use it is in the high-impedance state, and is fixed high vup resistor.
   The transmitting device starts transfer of one frame of data. The data frame starts w
- bit (Ds, low-level), followed by 8 data bits (D0 to D7) and a parity bit (Dp).

  3. With the smart card interface, the data line then returns to the high-impedance state
- line is pulled high with a pull-up resistor.

  4. The receiving device carries out a parity check. If there is no parity error and the da
- received normally, the receiving device waits for reception of the next data. If a par occurs, however, the receiving device outputs an error signal (DE, low-level) to req retransmission of the data. After outputting the error signal for the prescribed length the receiving device places the signal line in the high-impedance state again. The si pulled high again by a pull-up resistor.

Rev. 2.00, 09/03, page 522 of 890

Table 14.3 Smart Card Interface Register Settings

Bit 7

**Address** 

Register

SMR	H'FFFB0	GM	0	1	O/Ē	1	0	CKS <sup>2</sup>
BRR	H'FFFB1	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR
SCR	H'FFFB2	TIE	RIE	TE	RE	0	0	CKE'
TDR	H'FFFB3	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR′
SSR	H'FFFB4	TDRE	RDRF	ORER	ERS	PER	TEND	0
RDR	H'FFFB5	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR
SCMR	H'FFFB6	_	_	_	_	SDIR	SINV	_

Bit 5

Bit 6

Bit

Bit 3

Bit 2

Bit 1

Bit 4

Notes: — Unused bit.

- Lower 20 bits of the address in advanced mode.
- 2. When GM is cleared to 0 in SMR, the CKE1 bit must also be cleared to 0.

direct convention type, or set to 1 if of the inverse convention type.

**Serial Mode Register (SMR) Settings:** Clear the GM bit to 0 when using the normal

Bits CKS1 and CKS0 select the clock source of the built-in baud rate generator. See s 14.3.5, Clock.

Bit Rate Register (BRR) Settings: BRR is used to set the bit rate. See section 14.3.5

the method of calculating the value to be set.

Clock output can also be fixed low or high.

**Serial Control Register (SCR) Settings:** The TIE, RIE, TE, and RE bits have their n communication functions. See section 13, Serial Communication Interface, for details and CKE0 bits specify clock output. To disable clock output, clear these bits to 00; to output, set these bits to 01. Clock output is not performed when the GM bit is set to 1


interface mode, or set to 1 when using GSM mode. Clear the  $O/\overline{E}$  bit to 0 if the smart

Ds D0 D1 D2 D3 D4 D5 D6 D7 Dp

state A, and transfer is performed in LSB-first order. In the example above, the first data is H'3B. The parity bit is 1, following the even parity rule designated for smart

With the direct convention type, the logic 0 level corresponds to state Z and the log

2. Indirect Convention (SDIR = SINV =  $O/\overline{E} = 1$ )



With the indirect convention type, the logic 1 level corresponds to state Z and the logic 1 level corresponds t

to state A, and transfer is performed in MSB-first order. In the example above, the techaracter data is H'3F. The parity bit is 0, corresponding to state Z, following the example designated for smart cards.

rule designated for smart cards. In the H8/3028 Group, inversion specified by the SINV bit applies only to the data D0. For parity bit inversion, the  $O/\overline{E}$  bit in SMR must be set to odd parity mode. The both transmission and reception.

$$B = \frac{\phi}{1488 \times 2^{2n-1} \times (N+1)} \times 10^{6}$$

where, N: BRR setting  $(0 \le N \le 255)$ 

B: Bit rate (bit/s)

φ: Operating frequency (MHz)

n: See table 14.4

Table 14.4 n-Values of CKS1 and CKS0 Settings

n	CKS1	CKS0	
0	0	0	
1		1	
2	1	0	
3		1	

Note: If the gear function is used to divide the clock frequency, use the divided frequency calculate the bit rate. The equation above applies directly to 1/1 frequency divis

**ሐ /MHz\** 

Table 14.5 Bit Rates (bits/s) for Various BRR Settings (When n = 0)

		ψ (ΜΠ2)							
N	ı	7.1424	10.00	10.7136	13.00	14.2848	16.00	18.00	20.00
0	)	9600.0	13440.9	14400.0	17473.1	19200.0	21505.4	24193.5	2688
1		4800.0	6720.4	7200.0	8736.6	9600.0	10752.7	12096.8	1344
2	!	3200.0	4480.3	4800.0	5824.4	6400.0	7168.5	8064.5	8960

Note: Bit rates are rounded off to one decimal place.

φ (MHz)	Maximum Bit Rates for Various Freq  Maximum Bit Rate (bits/s)	N	n
7.1424	9600	0	0
10.00	13441	0	0
10.7136	14400	0	0
13.00	17473	0	0
14.2848	19200	0	0
16.00	21505	0	0
18.00	24194	0	0

N Error

8.99

N Error

0.00

Error

12.01

0

0

**Error** 

15.99

N Erro

0

0

6.66

The bit rate error is given by the following equation:

26882

33602

bit/s

9600

20.00

25.00

N Error

0.00

**Error** 

30

N Error

25

Error (%) = 
$$\left(\frac{\phi}{1488 \times 2^{2n-1} \times B \times (N+1)} \times 10^6 - 1\right) \times 100$$

mode register (SMR). Clear the C/A, CHR, and MP bits to 0, and set the STOP an 1. 4. Set the SMIF, SDIR, and SINV bits in the smart card mode register (SCMR).

pin functions and go to the high-impedance state.

- CKE0 bit is set to 1, the clock is output from the SCK pin. 7. Wait at least one bit interval, then set the TIE, RIE, TE, and RE bits in SCR. Do n
  - bit and RE bit at the same time, except for self-diagnosis. **Transmitting Serial Data:** As data transmission in smart card mode involves error si

5. Set a value corresponding to the desired bit rate in the bit rate register (BRR). 6. Set the CKE0 bit in SCR. Clear the TIE, RIE, TE, RE, MPIE, TEIE, and CKE1 bi

When the SMIF bit is set to 1, the TxD pin and RxD pin are both switched from pe

sampling and retransmission processing, the processing procedure is different from th normal SCI. Figure 14.5 shows a sample transmission processing flowchart. 1. Perform smart card interface mode initialization as described in Initialization above

- 3. Repeat steps 2 and 3 until it can be confirmed that the TEND flag is set to 1 in SSI 4. Write the transmit data in TDR, clear the TDRE flag to 0, and perform the transmit
  - The TEND flag is cleared to 0.
  - 5. To continue transmitting data, go back to step 2.
  - 6. To end transmission, clear the TE bit to 0.

2. Check that the FER/ERS error flag is cleared to 0 in SSR.

The above processing may include interrupt handling DMA transfer.

If transmission ends and the TEND flag is set to 1 while the TIE bit is set to 1 and into requests are enabled, a transmit-data-empty interrupt (TXI) will be requested. If an error transmission and the ERS flag is set to 1 while the RIE bit is set to 1 and interrupt req

enabled, a transmit/receive-error interrupt (ERI) will be requested. The timing of TEND flag setting depends on the GM bit in SMR (see figure 14.4).

If the TXI interrupt activates the DMAC, the number of bytes designated in the DMA

RENESAS

transmitted automatically, including automatic retransmission.




Figure 14.4 Timing of TEND Flag Setting




Figure 14.5 Sample Transmission Processing Flowchart

In case of transmit error: ERS flag is set
Steps 2 and 3 above are repeated until
TEND flag is set.

Note: When the ERS flag is set, it should be cleared until transfer of the last bit (D7 in L transmission, D0 in MSB-first transmission) of the retransmit data to be transmitted been completed.

Figure 14.6 Relation Between Transmit Operation and Internal Registe




Figure 14.7 Timing of TEND Flag Setting

**Receiving Serial Data:** Data reception in smart card mode uses the same processing professing for the normal SCI. Figure 14.8 shows a sample reception processing flowchart.

- Perform smart card interface mode initialization as described in Initialization above
   Check that the ORER flag and PER flag are cleared to 0 in SSR. If either is set, per
- appropriate receive error handling, then clear both the ORER and the PER flag to 0 3. Repeat steps 2 and 3 until it can be confirmed that the RDRF flag is set to 1.
- 5. Repeat steps 2 and 5 until it can be committed to
- 4. Read the receive data from RDR.
- 5. To continue receiving data, clear the RDRF flag to 0 and go back to step 2.
- 6. To end reception, clear the RE bit to 0.

Rev. 2.00, 09/03, page 530 of 890






Figure 14.8 Sample Reception Processing Flowchart

The above procedure may include interrupt handling and DMA transfer.

If reception ends and the RDRF flag is set to 1 while the RIE bit is set to 1 and interru are enabled, a receive-data-full interrupt (RXI) will be requested. If an error occurs in and either the ORER flag or the PER flag is set to 1, a transmit/receive-error interrupt be requested.

If the RXI interrupt activates the DMAC, the number of bytes designated in the DMA

transferred, skipping receive data in which an error occurred.

For details, see Interrupt Operations and Data Transfer by DMAC in this section.

If a parity error occurs during reception and the PER flag is set to 1, the received data transferred to RDR, so the erroneous data can be read.

Rev. 2.00, 09/03, pag

of the CKE1 and CKE0 bits in SCR. The minimum clock pulse width can be set to the width in this case.

Figure 14.9 shows the timing for fixing clock output. In this example, GM = 1, CKE1 = CKE0 bit is controlled.




Figure 14.9 Timing for Fixing Cock Output

**Interrupt Operations:** The smart card interface has three interrupt sources: transmit-d (TXI), transmit/receive-error (ERI), and receive-data-full (RXI). The transmit-end interrequest (TEI) is not available in smart card mode.

A TXI interrupt is requested when the TEND flag is set to 1 in SSR. An RXI interrupt when the RDRF flag is set to 1 in SSR. An ERI interrupt is requested when the ORER, ERS flag is set to 1 in SSR. These relationships are shown in table 14.8.

Data Transfer by DMAC: The DMAC can be used to transmit and receive data in sr
mode, as in normal SCI operations. In transmit mode, when the TEND flag is set to 1
TDRE flag is set simultaneously, generating a TXI interrupt. If the TXI request is desi
beforehand as a DMAC activation source, the DMAC will be activated by the TXI rec

PER, ORER

RIE

ERI

Error

should clear ERS.

beforehand as a DMAC activation source, the DMAC will be activated by the TXI receivill transfer the next transmit data. This data transfer by the DMAC automatically cle TDRE and TEND flags to 0. In the event of an error, the SCI automatically retransmit data, keeping the TEND flag cleared to 0 so that the DMAC is not activated. The SCI will therefore automatically transmit the designated number of bytes, including retran when an error occurs. When an error occurs, the ERS flag is not cleared automatically bit should be set to 1 to enable the error to generate an ERI request, and the ERI internal contents are the transmitted and the transmit the designated and the transmit the designated number of bytes, including retransmit the designated number of bytes, includi

When using the DMAC to transmit or receive, first set up and enable the DMAC, ther settings. DMAC settings are described in section 7, DMA controller.

In receive operations, an RXI interrupt is requested when the RDRF flag is set to 1 in RXI request is designated beforehand as a DMAC activation source, the DMAC will by the RXI request and will transfer the received data. This data transfer by the DMA automatically clears the RDRF flag to 0. When an error occurs, the RDRF flag is not serror flag is set instead. The DMAC is not activated. The ERI interrupt request is directly. The ERI interrupt handler should clear the error flags.

- 3. Write 0 in the CKE0 bit in SCR to stop the clock.
- 4. Wait for one serial clock cycle. During this period, the duty cycle is preserved and of is fixed at the specified level.
- 5. Write H'00 in the serial mode register (SMR) and smart card mode register (SCMR 6. Make the transition to the software standby state.
- Returning from software standby mode to smart card interface mode
- 1. Clear the software standby state.

software standby mode.

- 2. Set the CKE1 bit in SCR to the value for the fixed output state at the start of softwa (the current P9<sub>4</sub> pin state).
- 3. Set smart card interface mode and output the clock. Clock signal generation is started normal duty cycle.




Figure 14.10 Procedure for Stopping and Restarting the Clock

Use the following procedure to secure the clock duty cycle after powering on.

- 1. The initial state is port input and high impedance. Use pull-up or pull-down resistor
- 2. Fix at the output specified by the CKE1 bit in SCR.
- 3. Set SMR and SCMR, and switch to smart card interface mode operation.
- 4. Set the CKE0 bit to 1 in SCR to start clock output.

Rev. 2.00, 09/03, page 534 of 890

potential.




Figure 14.11 Receive Data Sampling Timing in Smart Card Interface M

L: Frame length (L =10)

F: Absolute deviation of clock frequency

From the above equation, if F = 0 and D = 0.5, the receive margin is as follows.

When D = 0.5 and F = 0:

$$M = (0.5 - 1/2 \times 372) \times 100\%$$
$$= 49.866\%$$

**Retransmission:** Retransmission is performed by the SCI in receive mode and transmi described below.

- Retransmission when SCI is in Receive Mode
   Figure 14.12 illustrates retransmission when the SCI is in receive mode.
- 1. If an error is found when the received parity bit is checked, the PER bit is automatic 1. If the RIE bit in SCR is set to the enable state, an ERI interrupt is requested. The
- 2. The RDRF bit in SSR is not set for the frame in which the error has occurred.

should be cleared to 0 in SSR before the next parity bit sampling timing.

- 3. If no error is found when the received parity bit is checked, the PER bit is not set to 4. If no error is found when the received parity bit is checked, the receive operation is
- have been completed normally, and the RDRF bit is automatically set to 1 in SSR. In bit in SCR is set to the enable state, an RXI interrupt is requested. If RXI is enabled transfer activation source, the RDR contents can be read automatically. When the D reads the RDR data, the RDRF flag is automatically cleared to 0.
- 5. When a normal frame is received, the data pin is held in the high-impedance state a signal transmission timing.

Rev. 2.00, 09/03, page 536 of 890

# Figure 14.12 Retransmission in SCI Receive Mode

- Retransmission when SCI is in Transmit Mode
   Figure 14.13 illustrates retransmission when the SCI is in transmit mode.
- 6. If an error signal is sent back from the receiving device after transmission of one f completed, the FER/ERS bit is set to 1 in SSR. If the RIE bit in SCR is set to the e an ERI interrupt is requested. The ERS bit should be cleared to 0 in SSR before th bit sampling timing.
- 7. The TEND bit in SSR is not set for the frame for which the error signal was receiv. 8. If an error signal is not sent back from the receiving device, the ERS flag is not set
- 9. If an error signal is not sent back from the receiving device, transmission of one fr including retransmission, is assumed to have been completed, and the TEND bit is SSR. If the TIE bit in SCR is set to the enable state, a TXI interrupt is requested. I enabled as a DMA transfer activation source, the next data can be written in TDR

enabled as a DMA transfer activation source, the next data can be written in TDR automatically. When the DMAC writes data in TDR, the TDRE bit is automaticall 0.




Figure 14.13 Retransmission in SCI Transmit Mode

S

Rev. 2.00, 09/03, pag

see section 20.6, Module Standby Function.

#### 15.1.1 Features

A/D converter features are listed below.

- 10-bit resolution
- Eight input channels
- Selectable analog conversion voltage range

The analog voltage conversion range can be programmed by input of an analog re-

• High-speed conversion

voltage at the V<sub>REF</sub> pin.

Conversion time: minimum 5.36 µs per channel (when operating at 25 MHz)

• Two conversion modes

Single mode: A/D conversion of one channel

Scan mode: continuous conversion on one to four channels

• Four 16-bit data registers

A/D conversion results are transferred for storage into data registers corresponding channels.

- Sample-and-hold function
- Three conversion start sources

The A/D converter can be activated by software, an external trigger, or an 8-bit tirmatch.

• A/D interrupt requested at end of conversion

At the end of A/D conversion, an A/D end interrupt (ADI) can be requested.

• DMA controller (DMAC) activation

The DMAC can be activated at the end of A/D conversion.






Figure 15.1 A/D Converter Block Diagram

Rev. 2.00, 09/03, page 540 of 890

Analog input pin 3	$AN_3$	Input	
Analog input pin 4	AN <sub>4</sub>	Input	Group 1 analog inputs
Analog input pin 5	AN <sub>5</sub>	Input	
Analog input pin 6	AN <sub>6</sub>	Input	<del>_</del>
Analog input pin 7	AN <sub>7</sub>	Input	<del>_</del>
A/D external trigger input pin	ADTRG	Input	External trigger input for startir conversion
_			CONVENSION

 $\mathsf{AV}_\mathsf{CC}$ 

 $\mathsf{AV}_\mathsf{SS}$ 

 $V_{\mathsf{REF}}$ 

 $AN_0$ 

 $AN_1$ 

 $AN_2$ 

Input

Input

Input

Input

Input

Input

Analog power supply

Analog ground and reference v

Analog reference voltage

Group 0 analog inputs

Analog power supply pin

Analog ground pin

Analog input pin 0

Analog input pin 1

Analog input pin 2

Reference voltage pin

H'FFFE2	A/D data register B H	ADDRBH	R
H'FFFE3	A/D data register B L	ADDRBL	R
H'FFFE4	A/D data register C H	ADDRCH	R
H'FFFE5	A/D data register C L	ADDRCL	R
H'FFFE6	A/D data register D H	ADDRDH	R
H'FFFE7	A/D data register D L	ADDRDL	R
H'FFFE8	A/D control/status register	ADCSR	R/(W)*2
H'FFFE9	A/D control register	ADCR	R/W
NI. I	1		

H'00 H'00 H'00 H'00 H'00 H'00 H'00 H'7E

Notes: 1. Lower 20 bits of the address in advanced mode.

2. Only 0 can be written in bit 7, to clear the flag.

A/D conversion data 10-bit data giving an A/D conversion result

(n = A to D)

Reserved b

The four A/D data registers (ADDRA to ADDRD) are 16-bit read-only registers that s results of A/D conversion.

An A/D conversion produces 10-bit data, which is transferred for storage into the A/D register corresponding to the selected channel. The upper 8 bits of the result are stored byte of the A/D data register. The lower 2 bits are stored in the lower byte. Bits 5 to 0 data register are reserved bits that are always read as 0. Table 15.3 indicates the pairin input channels and A/D data registers.

The CPU can always read and write the A/D data registers. The upper byte can be rea but the lower byte is read through a temporary register (TEMP). For details see sectio Interface.

The A/D data registers are initialized to H'0000 by a reset and in standby mode.

Table 15.3 Analog Input Channels and A/D Data Registers

# Tuble 1010 Thinling input Channels and 1170 Data Registe

Analog	Input Channel	
Group 0	Group 1	A/D Data Register
AN <sub>0</sub>	AN <sub>4</sub>	ADDRA
AN <sub>1</sub>	AN <sub>5</sub>	ADDRB
AN <sub>2</sub>	AN <sub>6</sub>	ADDRC
AN <sub>3</sub>	AN <sub>7</sub>	ADDRD

clock select
Selects the A/D conversion time

# Scan mode Selects single mode or scan mode

### **1**

## A/D start

# Starts or stops A/D conversion

## A/D interrupt enable

Enables and disables A/D end interrupts

# A/D end flag

Indicates end of A/D conversion

Note: \* Only 0 can be written, to clear the flag.

ADCSR is an 8-bit readable/writable register that selects the mode and controls the A/I ADCSR is initialized to H'00 by a reset and in standby mode.

Bit 7—A/D End Flag (ADF): Indicates the end of A/D conversion.

Bit 7		
ADF	Description	
0	[Clearing conditions]	(1
	<ul> <li>Read ADF when ADF =1, then write 0 in ADF.</li> </ul>	
	<ul> <li>DMAC activated by ADI interrupt.</li> </ul>	
1	[Setting conditions]	
	<ul> <li>Single mode: A/D conversion ends</li> </ul>	
	Scan mode: A/D conversion ends in all selected channels	

A/D conversion. It can also be set to 1 by external trigger input at the ADTRG pin, or timer compare match.

Bit 5

ADST	Description			
0	A/D conversion is stopped			
1	<ul> <li>Single mode: A/D conversion starts; ADST is automatically cleared to conversion ends.</li> </ul>			
	<ul> <li>Scan mode: A/D conversion starts and continues, cycling among the schannels, until ADST is cleared to 0 by software, by a reset, or by a trastandby mode.</li> </ul>			
-				

**Bit 4—Scan Mode (SCAN):** Selects single mode or scan mode. For further information operation in these modes, see section 15.4, Operation. Clear the ADST bit to 0 before the conversion mode.

Bit 4 SCAN	Description	
0	Single mode	
1	Scan mode	

Bit 3—Clock Select (CKS): Selects the A/D conversion time. Clear the ADST bit to

switching the conversion time.

Bit 3

CKS	Description
)	Conversion time = 134 states (maximum)
1	Conversion time = 70 states (maximum)

	•	-		·
		1	AN <sub>3</sub>	AN <sub>0</sub> to AN <sub>3</sub>
1	0	0	$AN_4$	$AN_4$
		1	AN <sub>5</sub>	AN <sub>4</sub> , AN <sub>5</sub>
	1	0	AN <sub>6</sub>	AN <sub>4</sub> to AN <sub>6</sub>
		1	AN <sub>7</sub>	AN <sub>4</sub> to AN <sub>7</sub>

#### Trigger enable

Enables or disables starting of A/D conversion by an external trigger or 8-bit timer compare match

ADCR is an 8-bit readable/writable register that enables or disables starting of A/D coexternal trigger input or an 8-bit timer compare match signal. ADCR is initialized to I reset and in standby mode.

**Bit 7—Trigger Enable (TRGE):** Enables or disables starting of A/D conversion by a trigger or 8-bit timer compare match.

Bit 7 TRGE	Description
0	Starting of A/D conversion by an external trigger or 8-bit timer compare in disabled
1	A/D conversion is started at the falling edge of the external trigger signal by an 8-bit timer compare match

External trigger pin and 8-bit timer selection are performed by the 8-bit timer. For det

section 10, 8-Bit Timers.

**Bits 6 to 1—Reserved:** These bits cannot be modified and are always read as 1.

**Bit 0—Reserved:** This bit can be read or written, but must not be set to 1.

When reading an A/D data register, always read the upper byte before the lower byte. I to read only the upper byte, but if only the lower byte is read, incorrect data may be obtained by the upper byte.

Figure 15.2 shows the data flow for access to an A/D data register.




Figure 15.2 A/D Data Register Access Operation (Reading H'AA40)

Rev. 2.00, 09/03, page 548 of 890



ADST bit remains set to 1 during A/D conversion and is automatically cleared to 0 wh conversion ends.

When conversion ends the ADF bit is set to 1. If the ADIE bit is also set to 1, an ADI requested at this time. To clear the ADF flag to 0, first read ADCSR, then write 0 in A When the mode or analog input channel must be switched during analog conversion, to

incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. A the necessary changes, set the ADST bit to 1 to start A/D conversion again. The ADS set at the same time as the mode or channel is changed.

Typical operations when channel 1 (AN<sub>1</sub>) is selected in single mode are described nex

Figure 15.3 shows a timing diagram for this example.

- 1. Single mode is selected (SCAN = 0), input channel AN<sub>1</sub> is selected (CH2 = CH1 = CH0 = 1), the A/D interrupt is enabled (ADIE = 1), and A/D conversion is started (ADST = 1).
- 2. When A/D conversion is completed, the result is transferred into ADDRB. At the the ADF flag is set to 1, the ADST bit is cleared to 0, and the A/D converter becomes
- 3. Since ADF = 1 and ADIE = 1, an ADI interrupt is requested.
- 4. The A/D interrupt handling routine starts.
- 5. The routine reads ADCSR, then writes 0 in the ADF flag.
- 6. The routine reads and processes the conversion result (ADDRB).
- 7. Execution of the A/D interrupt handling routine ends. After that, if the ADST bit i
- A/D conversion starts again and steps 2 to 7 are repeated.




Figure 15.3 Example of A/D Converter Operation (Single Mode, Channel 1 S

Rev. 2.00, 09/03, page 550 of 890

When the mode or analog input channel selection must be changed during analog con prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversation making the necessary changes, set the ADST bit to 1. A/D conversion will start again first channel in the group. The ADST bit can be set at the same time as the mode or changed.

Typical operations when three channels in group 0 (AN<sub>0</sub> to AN<sub>2</sub>) are selected in scan described next. Figure 15.4 shows a timing diagram for this example.

1. Scan mode is selected (SCAN = 1), scan group 0 is selected (CH2 = 0), analog inp  $AN_0$  to  $AN_2$  are selected (CH1 = 1, CH0 = 0), and A/D conversion is started (ADS

2. When A/D conversion of the first channel (AN<sub>0</sub>) is completed, the result is transfe

- ADDRA. Next, conversion of the second channel (AN<sub>1</sub>) starts automatically.
- 3. Conversion proceeds in the same way through the third channel  $(AN_2)$ .
- 4. When conversion of all selected channels (AN<sub>0</sub> to AN<sub>2</sub>) is completed, the ADF fla and conversion of the first channel (AN<sub>0</sub>) starts again. If the ADIE bit is set to 1, a interrupt is requested at this time.
- 5. Steps 2 to 4 are repeated as long as the ADST bit remains set to 1. When the ADS cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D constarts again from the first channel (AN<sub>0</sub>).




Figure 15.4 Example of A/D Converter Operation (Scan Mode, Channels  $AN_0$  to  $AN_2$  Selected)

Rev. 2.00, 09/03, page 552 of 890

In scan mode, the values given in table 15.4 apply to the first conversion. In the secon subsequent conversions the conversion time is fixed at 128 states when CKS = 0 or 66 CKS = 1.




Figure 15.5 A/D Conversion Timing

RENESAS

## 15.4.4 External Trigger Input Timing

A/D conversion can be externally triggered. When the TRGE bit is set to 1 in ADCR at timer's ADTE bit is cleared to 0, external trigger input is enabled at the ADTRG pin. A low transition at the ADTRG pin sets the ADST bit to 1 in ADCSR, starting A/D conve Other operations, in both single and scan modes, are the same as if the ADST bit had b by software. Figure 15.6 shows the timing.




Figure 15.6 External Trigger Input Timing

Rev. 2.00, 09/03, page 554 of 890

- 1. Analog Input Voltage Range: During A/D conversion, the voltages input to the an pins should be in the range  $AV_{SS} \le AN_n \le V_{REF}$ .
  - pins should be in the range AV<sub>SS</sub> ≤ AN<sub>n</sub> ≤ V<sub>REF</sub>.
    2. Relationships of AV<sub>CC</sub> and AV<sub>SS</sub> to V<sub>CC</sub> and V<sub>SS</sub>: AV<sub>CC</sub>, AV<sub>SS</sub>, V<sub>CC</sub>, and V<sub>SS</sub> shou as follows: AV<sub>SS</sub> = V<sub>SS</sub>. AV<sub>CC</sub> and AV<sub>SS</sub> must not be left open, even if the A/D co

used.

board.

- 3.  $V_{REF}$  Programming Range: The reference voltage input at the  $V_{REF}$  pin should be i  $V_{REF} \le AV_{CC}$ .
- 4. Note on Board Design: In board layout, separate the digital circuits from the analog much as possible. Particularly avoid layouts in which the signal lines of digital circuits approach the signal lines of analog circuits. Induction and other effects material analog circuits to operate incorrectly, or may adversely affect the accuracy of A/D. The analog input signals (AN<sub>0</sub> to AN<sub>7</sub>), analog reference voltage (V<sub>REF</sub>), and analog voltage (AV<sub>CC</sub>) must be separated from digital circuits by the analog ground (AV<sub>S</sub>).

analog ground (AV<sub>SS</sub>) should be connected to a stable digital ground (V<sub>SS</sub>) at one

occur if A/D conversion is frequently performed in scan mode so that the current t and discharges the capacitor in the sample-and-hold circuit of the A/D converter b greater than that input to the analog input pins via input impedance Rin. The circu

5. Note on Noise: To prevent damage from surges and other abnormal voltages at the input pins (AN<sub>0</sub> to AN<sub>7</sub>) and analog reference voltage pin (V<sub>REF</sub>), connect a protect like the one in figure 15.7 between AV<sub>CC</sub> and AV<sub>SS</sub>. The bypass capacitors connect and V<sub>REF</sub> and the filter capacitors connected to AN<sub>0</sub> to AN<sub>7</sub> must be connected to filter capacitors like the ones in figure 15.7 are connected, the voltage values input analog input pins (AN<sub>0</sub> to AN<sub>7</sub>) will be smoothed, which may give rise to error. En

should therefore be selected carefully.




Figure 15.7 Example of Analog Input Protection Circuit

**Table 15.5** Analog Input Pin Ratings

Item	Min	Max	Unit
Analog input capacitance	_	20	pF
Allowable signal-source impedance	_	10*	kΩ

Note: \*When conversion time = 134 states,  $V_{CC}$  = 3.0 V to 3.6 V, and  $\phi \le$  13 MHz. For expection 21, Electrical Characteristics.




Figure 15.8 Analog Input Pin Equivalent Circuit

Note: Numeric values are approximate, except in table 15.5

Rev. 2.00, 09/03, page 556 of 890

voltage required to raise digital output from 1111111110 t 1111111111 (figure 15.10)

- Quantization error: ...... Intrinsic error of the A/D converter; 1/2 LSB (figure 15.9)
  - Nonlinearity error: ...... Deviation from ideal A/D conversion characteristic in rang volts to full scale, exclusive of offset error, full-scale error quantization error.
  - Absolute accuracy: ...... Deviation of digital value from analog input value, include error, full-scale error, quantization error, and nonlinearity




Figure 15.9 A/D Converter Accuracy Definitions (1)

RENESAS




Figure 15.10 A/D Converter Accuracy Definitions (2)

7. Allowable Signal-Source Impedance: The analog inputs of the H8/3028 Group are assure accurate conversion of input signals with a signal-source impedance not exce  $k\Omega$ . The reason for this rating is that it enables the input capacitor in the sample-and circuit in the A/D converter to charge within the sampling time. If the sensor output exceeds  $10~k\Omega$ , charging may be inadequate and the accuracy of A/D conversion caguaranteed.

If a large external capacitor is provided in single mode, then the internal  $10\text{-k}\Omega$  inpresistance becomes the only significant load on the input. In this case the impedance signal source is not a problem.


A large external capacitor, however, acts as a low-pass filter. This may make it imp track analog signals with high dv/dt (e.g. a variation of 5 mV/ $\mu$ s) (figure 15.11). To high-speed analog signals or to use scan mode, insert a low-impedance buffer.

 Effect on Absolute Accuracy: Attaching an external capacitor creates a coupling wi so if there is noise on the ground line, it may degrade absolute accuracy. The capaciton connected to an electrically stable ground, such as AV<sub>SS</sub>.

If a filter circuit is used, be careful of interference with digital signals on the same by make sure the circuit does not act as an antenna.

Rev. 2.00, 09/03, page 558 of 890





D/A converter features are listed below.

- Eight-bit resolution
- Two output channels
- Conversion time: maximum 10 µs (with 20-pF capacitive load)
- Output voltage: 0 V to  $\frac{255}{256} \times V_{REF}$
- D/A outputs can be sustained in software standby mode

#### 16.1.2 Block Diagram

Figure 16.1 shows a block diagram of the D/A converter.




Figure 16.1 D/A Converter Block Diagram



Analog output pin 0	$DA_0$	Output	Analog output, channel 0
Analog output pin 1	DA <sub>1</sub>	Output	Analog output, channel 1
Reference voltage input pin	$V_{REF}$	Input	Analog reference voltage

# 16.1.4 Register Configuration

Address\*

Table 16.2 summarizes the D/A converter's registers.

Table 16.2 D/A Converter Registers

Name

H'FFF9C	D/A data register 0	DADR0	R/W	H'00
H'FFF9D	D/A data register 1	DADR1	R/W	H'00
H'FFF9E	D/A control register	DACR	R/W	H'1F
H'FF01A	D/A standby control register	DASTCR	R/W	H'FF

**Abbreviation** 

Initia

R/W


Note: \*Lower 20 bits of the address in advanced mode.

The D/A data registers (DADR0 and DADR1) are 8-bit readable/writable registers that data to be converted. When analog output is enabled, the D/A data register values are converted and output at the analog output pins.

The D/A data registers are initialized to H'00 by a reset and in standby mode.

When the DASTE bit is set to 1 in the D/A standby control register (DASTCR), the D are not initialized in software standby mode.

#### 16.2.2 D/A Control Register (DACR)



DACR is an 8-bit readable/writable register that controls the operation of the D/A con DACR is initialized to H'1F by a reset and in standby mode.

When the DASTE bit is set to 1 in DASTCR, the DACR is not initialized in software mode.

Rev. 2.00, 09/03, pag

DAGEO	Description
0	DA <sub>0</sub> analog output is disabled
1	Channel-0 D/A conversion and DA <sub>0</sub> analog output are enabled

**Bit 5—D/A Enable (DAE):** Controls D/A conversion, together with bits DAOE0 and D/A When the DAE bit is cleared to 0, analog conversion is controlled independently in charand 1. When the DAE bit is set to 1, analog conversion is controlled together in channe Output of the conversion results is always controlled independently by DAOE0 and DA

Bit 7	Bit 6	Bit 5	
DAOE1	DAOE0	DAE	Description
0	0	_	D/A conversion is disabled in channels 0 and 1
	1	0	D/A conversion is enabled in channel 0
			D/A conversion is disabled in channel 1
		1	D/A conversion is enabled in channels 0 and 1
1	0	0	D/A conversion is disabled in channel 0
			D/A conversion is enabled in channel 1
		1	D/A conversion is enabled in channels 0 and 1
	1	_	D/A conversion is enabled in channels 0 and 1

When the DAE bit is set to 1, even if bits DAOE0 and DAOE1 in DACR and the ADS ADCSR are cleared to 0, the same current is drawn from the analog power supply as drawn D/A conversion.

Bits 4 to 0—Reserved: These bits cannot be modified and are always read as 1.

Rev. 2.00, 09/03, page 564 of 890

Bit 6



Reserved bits

mode.

D/A standby enable

Enables or disables in software standby

DASTCR is initialized to H'FE by a reset and in hardware standby mode. It is not init software standby mode.

**Bits 7 to 1—Reserved:** These bits cannot be modified and are always read as 1.

Bit 0—D/A Standby Enable (DASTE): Enables or disables D/A output in software s

Bit 0 DASTE	Description	
0	D/A output is disabled in software standby mode	
1	D/A output is enabled in software standby mode	

- 1. Data to be converted is written in DADR0.
- 2. Bit DAOE0 is set to 1 in DACR. D/A conversion starts and DA0 becomes an output converted result is output after the conversion time.

The output value is 
$$\frac{DADR \ contents}{256} \times V_{REF}$$

Output of this conversion result continues until the value in DADR0 is modified or DAOE0 bit is cleared to 0.

- 3. If the DADR0 value is modified, conversion starts immediately, and the result is ou the conversion time.
- 4. When the DAOE0 bit is cleared to 0, DA0 becomes an input pin.




Figure 16.2 Example of D/A Converter Operation

## 16.4 D/A Output Control

In the H8/3028 Group, D/A converter output can be enabled or disabled in software st

When the DASTE bit is set to 1 in DASTCR, D/A converter output is enabled in softwode. The D/A converter registers retain the values they held prior to the transition to standby mode.

When D/A output is enabled in software standby mode, the reference supply current is during normal operation.

Rev. 2.00, 09/03, pag

1, 2, and 7, and to addresses H'FFFF20 to H'FFF1F in modes 3, 4, and 5, and to addresses H'FFFF1F in mode 6. The RAM enable bit (RAME) in the system control register (SY enable or disable the on-chip RAM.

### 17.1.1 Block Diagram

Figure 17.1 shows a block diagram of the on-chip RAM.





Figure 17.1 RAM Block Diagram

Rev. 2.00, 09/03, pag

Note. "Lower 20 bits of the address in advanced mode.

## 17.2 System Control Register (SYSCR)



One function of SYSCR is to enable or disable access to the on-chip RAM. The on-chip enabled or disabled by the RAME bit in SYSCR. For details about the other bits, see see System Control Register (SYSCR).

**Bit 0—RAM Enable (RAME):** Enables or disables the on-chip RAM. The RAME bit initialized at the rising edge of the input at the  $\overline{RES}$  pin. It is not initialized in software mode.

Bit 0		
RAME	Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	(1

Rev. 2.00, 09/03, page 570 of 890

Since the on-chip RAM is connected to the CPU by an internal 16-bit data bus, it can and read by word access. It can also be written and read by byte access. Byte data is a two states using the upper 8 bits of the data bus. Word data starting at an even address in two states using all 16 bits of the data bus.

RENESAS

The on-chip ROM is enabled and disabled by setting the mode pins ( $MD_2$  to  $MD_0$ ) as table 18.1.

The on-chip flash memory product (H8/3028F-ZTAT) can be erased and programmed as well as with a special-purpose PROM programmer.

Table 18.1 Operating Modes and ROM

	I	Mode P	ins	
Mode	MD2	MD1	MD0	On-C
Mode 1 (expanded 1-Mbyte mode with on-chip ROM disabled)	0	0	1	Disab addre
Mode 2 (expanded 1-Mbyte mode with on-chip ROM disabled)	0	1	0	
Mode 3 (expanded 16-Mbyte mode with on-chip ROM disabled)	0	1	1	_
Mode 4 (expanded 16-Mbyte mode with on-chip ROM disabled)	1	0	0	_
Mode 5 (expanded 16-Mbyte mode with on-chip ROM enabled)	1	0	1	Enabl
Mode 6 (single-chip normal mode)	1	1	0	_
Mode 7 (single-chip advanced mode)	1	1	1	<del></del>

- Program-verify mode
- Erase-verify mode
- Programming/erase methods

The flash memory is programmed 128 bytes at a time. Erasing is performed in bloc

erase the entire flash memory, each block must be erased in turn. In block erasing,

• Programming/erase times

The flash memory programming time is 10 ms (typ.) for simultaneous 128-byte pro

Reprogramming capability

equivalent approximately to 80 µs (typ.) per byte, and the erase time is 100 ms (typ.)

kbyte, and 64-kbyte blocks can be set arbitrarily.

The flash memory can be reprogrammed up to 100 times.

On-board programming modes

There are two modes in which flash memory can be programmed/erased/verified or


— Boot mode

- User program mode
- Automatic bit rate adjustment
- For data transfer in boot mode, the H8/3028F-ZTAT chip's bit rate can be automati adjusted to match the transfer bit rate of the host.
- Flash memory emulation in RAM
- Flash memory programming can be emulated in real time by overlapping a part of I
- flash memory. Protect modes
- - There are three protect modes—hardware, software, and error—which allow protect
- to be designated for flash memory program/erase/verify operations
- PROM mode

Flash memory can be programmed/erased in PROM mode, using a PROM program

Rev. 2.00, 09/03, page 574 of 890

well as in on-board programming mode.



Notes: 1. Functions as FWE in flash memory version and as RESO in mask ROM v 2. The flash memory control registers (FLMCR1, FLMCR2, EBR1, EBR2, R.

are used only by the flash memory version and do not exist in the mask F version. In the mask ROM version reading these addresses always return value of 1, and it is not possible to write to them.

Figure 18.1 Block Diagram of Flash Memory

Mode 2	$MD_2$	Input	Sets H8/3028F-ZTAT operating m
Mode 1	$MD_1$	Input	Sets H8/3028F-ZTAT operating m
Mode 0	$MD_0$	Input	Sets H8/3028F-ZTAT operating m
Transmit data	TxD <sub>1</sub>	Output	Serial transmit data output
Receive data	$RxD_1$	Input	Serial receive data input

## 18.2.3 Register Configuration

The registers used to control the on-chip flash memory when enabled are shown in table

Abbreviation

R/W

**Initial Value** 

Ad

**Table 18.3 Flash Memory Registers** 

**Register Name** 

Flash memory control register 1	FLMCR1	R/W	H'00*2	H'
Flash memory control register 2	FLMCR2	R	H'00	H'l
Erase block register 1	EBR1	R/W	H'00	H'l
Erase block register 2	EBR2	R/W	H'00	H'l
RAM control register	RAMCR	R/W	H'F0	H'l

Notes: FLMCR1, FLMCR2, EBR1, EBR2, and RAMCR are 8-bit registers, <u>and should be accessed by byte access</u>.

- Lower 20 bits of address in advanced mode.
- 2. When a high level is input to the FWE pin, the initial value is H'80.



Note: \* Determined by the state of the FWE pin.

invalid.

FLMCR1 is an 8-bit register used for flash memory operating mode control.

Program-verify mode or erase-verify mode for addresses H'00000 to H'5FFFF is enter the SWE bit when FWE = 1, then setting the PV or EV bit. Program mode for address to H'5FFFF is entered by setting the SWE bit when FWE = 1, then setting the PSU bit setting the P bit. Erase mode for addresses H'00000 to H'5FFFF is entered by setting t when FWE = 1, then setting the ESU bit, and finally setting the E bit. FLMCR1 is init reset, and in hardware standby mode and software standby mode. Its initial value is H high level is input to the FWE pin, and H'00 when a low level is input. In mode 6 the

When setting bits 6 to 0 in this register, one bit must be set one at a time. Writes to the FLMCR1 are enabled only when FWE = 1; writes to bits ESU, PSU, EV, and PV only = 1 and SWE = 1; writes to the E bit only when FWE = 1, SWE = 1, and ESU = 1; and

must be fixed low since flash memory on-board programming modes are not supporte on-chip flash memory is disabled, a read access to this register will return H'00, and w

Notes: 1. The programming and erase flowcharts must be followed when setting the register to prevent erroneous programming or erasing.

the P bit only when FWE = 1, SWE = 1, and PSU = 1.

2. Transitions are made to program mode, erase mode, program-verify mode verify mode according to the settings in this register. When reading flash n

normal on-chip ROM, bits 6 to 0 in this register must be cleared.

**Bit 7—Flash Write Enable (FWE):** Sets hardware protection against flash memory programming/erasing.

Bit 7 FWE	Description
0	When a low level is input to the FWE pin (hardware-protected state)
1	When a high level is input to the FWE pin
-	

Note:	Do not execute a SLEEP instruction while the SWE bit is set to 1.

Bit 5—Erase Setup (ESU): Prepares for a transition to erase mode. Set this bit to 1 be 

0	Erase setup cleared (Ir
1	Erase setup
	[Setting condition] When FWE = 1 and SWE = 1
	— <b>Program Setup (PSU):</b> Prepares for a transition to program mode. Set this bit to g the P bit to 1 in FLMCR1 (do not set the SWE, ESU, EV, PV, E, or P bit at the

(Ir

(Ir

#### Bit 4 **PSU** Description Program setup cleared

1	Program setup
	[Setting condition] When FWE = 1 and SWE = 1

Bit 3—Erase-Verify Mode (EV): Selects erase-verify mode transition or clearing. (Do SWE, ESU, PSU, PV, E, or P bit at the same time.)

Bit 3	
EV	Description
0	Erase-verify mode cleared

Description

Bit 5 **ESU** 

0

1	Transition to erase-verify mode
	[Setting condition]

When FWE = 1 and SWE = 1

Rev. 2.00, 09/03, page 578 of 890





Bit 1—Erase Mode (E): Selects erase mode transition or clearing. (Do not set the SV

PSU, EV, PV, or P bit at the same time.)

Bit 1		
E	Description	
0	Erase mode cleared	
1	Transition to erase mode	
	[Setting condition] When FWE = 1, SWE = 1, and ESU = 1	
Noto:	Do not access the flash memory while the E hit is set	

Note: Do not access the flash memory while the E bit is set.

Bit 0—Program (P): Selects program mode transition or clearing. (Do not set the SW

PSU, EV, PV, or E bit at the same time.)		
Bit 0	Description	
<u> </u>	Program mode cleared	
1	Transition to program mode	
•	[Setting condition] When FWE = 1, SWE = 1, and PSU = 1	

Note: Do not access the flash memory while the P bit is set.

initialized to H'00 by a reset, and in hardware standby mode and software standby mod the on-chip flash memory is disabled, a read will return H'00.

FLMCR2 is a read-only register, and should not be written to.

Bit 7—Flash Memory Error (FLER): Indicates that an error has occurred during an o

Bit 7	Description
FLER	Description
0	Flash memory is operating normally
	Flash memory program/erase protection (error protection) is disabled
	[Clearing condition]
	Reset (RES pin or WDT reset) or hardware standby mode (Ir
1	An error occurred during flash memory programming/erasing
	Flash memory program/erase protection (error protection) is enabled
	[Setting conditions]
	<ul> <li>When flash memory is read during programming/erasing (including a ve or instruction fetch, but excluding a read of the RAM area overlapping fl memory space)</li> </ul>
	<ul> <li>Immediately after the start of exception handling during programming/er (excluding reset, illegal instruction, trap instruction, and division-by-zero handling)</li> </ul>
	When a SLEEP instruction (including software standby) is executed dur

When the bus is released during programming/erasing

flash memory (programming or erasing). When FLER is set to 1, flash memory goes to

**Bits 6 to 0—Reserved:** These bits are always read as 0.

programming/erasing

RENESAS

protection state.

level is input to the FWE pin, and when a high level is input to the FWE pin and the S FLMCR1 is not set. When a bit in EBR1 is set to 1, the corresponding block can be en blocks are erase-protected. Only one bit can be set in EBR1 and EBR2 together; do no more bits at the same time. When the on-chip flash memory is disabled, a read access register will return H'00, and erasing is disabled.

initialized to H'00 by a reset, in hardware standby mode and software standby mode, v

The flash memory block configuration is shown in table 18.4. To erase the entire flash each block must be erased in turn.

As the H8/3028F-ZTAT does not support on-board programming modes in mode 6. E bits cannot be set to 1 in this mode.

4

**EB12** 

#### 18.3.4 Erase Block Register 2 (EBR2)

6

7

Bit

Initial value	0	0	0	0	0	0	0
Read/Write	R	R	R/W	R/W	R/W	R/W	R/W
EBR2 is an 8-bit register that specifies the flash memory erase area block by block. El							
initialized to H'00 by a reset, in hardware standby mode and software standby mode, a							

5

**EB13** 

low level is input to the FWE pin. When a high level is input to the FWE pin and the FLMCR1 is not set, it is initialized to bit 0. When a bit in EBR2 is set to 1, the corresponding block can be erased. Other blocks are erase-protected. Only one bit can be set in EBR together; do not set two or more bits at the same time. When the on-chip flash memor a read will return H'00, and erasing is disabled.

The flash memory block configuration is shown in table 18.4. To erase the entire flash each block must be erased in turn.

As the H8/3028F-ZTAT does not support on-board programming modes in mode 6, E bits cannot be set to 1 in this mode.

> Rev. 2.00, 09/03, pag RENESAS

3

**EB11** 

2

**EB10** 

1

EB9

EB3 (4 kbytes)	H'003000 to H'003FFF
EB4 (4 kbytes)	H'004000 to H'004FFF
EB5 (4 kbytes)	H'005000 to H'005FFF
EB6 (4 kbytes)	H'006000 to H'006FFF
EB7 (4 kbytes)	H'007000 to H'007FFF
EB8 (32 kbytes)	H'008000 to H'00FFFF
EB9 (64 kbytes)	H'010000 to H'01FFFF
EB10 (64 kbytes)	H'020000 to H'02FFFF
EB11 (64 kbytes)	H'030000 to H'03FFFF
EB12 (64 kbytes)	H'040000 to H'04FFFF
EB13 (64 kbytes)	H'050000 to H'05FFFF

# 18.3.5 RAM Control Register (RAMCR)

Bit	7	6	5	4	3	2	1
	_	_	_	_	RAMS	RAM2	RAM1
Initial value	1	1	1	1	0	0	0
Read/Write	R	R	R	R	R/W	R/W	R/W

RAMCR specifies the area of flash memory to be overlapped with part of RAM when a

realtime flash memory programming. RAMCR is initialized to H'00 by a reset and in h standby mode. RAMCR settings should be made in user mode or user program mode. Flash memory area divisions are shown in table 18.5. To ensure correct operation of the function, the ROM for which RAM emulation is performed should not be accessed imm

after this register has been modified. Normal execution of an access immediately after modification is not guaranteed.

**Bits 7 to 4—Reserved:** These bits cannot be modified and are always read as 1.

Rev. 2.00, 09/03, page 582 of 890



Bits 2 to 0—Flash Memory Area Selection (RAM2 to RAM0): These bits are used with bit 3 to select the flash memory area to be overlapped with RAM. (See table 18.5)

**Table 18.5 Flash Memory Area Divisions** 

RAM Area	Block Name	RAMS	RAM2	RAM1
H'FFE000 to H'FFEFFF	4-kbyte RAM area	0	*	*
H'000000 to H'000FFF	EB0 (4 kbytes)	1	0	0
H'001000 to H'001FFF	EB1 (4 kbytes)	1	0	0
H'002000 to H'002FFF	EB2 (4 kbytes)	1	0	1
H'003000 to H'003FFF	EB3 (4 kbytes)	1	0	1
H'004000 to H'004FFF	EB4 (4 kbytes)	1	1	0
H'005000 to H'005FFF	EB5 (4 kbytes)	1	1	0
H'006000 to H'006FFF	EB6 (4 kbytes)	1	1	1
H'007000 to H'007FFF	EB7 (4 kbytes)	1	1	1

<sup>\*:</sup> Don't care

1.


Note: Flash memory emulation by RAM is not supported in mode 6 (single-chip norm therefore, although these bits can be written, they should not be set to 1.

When performing flash memory emulation by RAM, the RAME bit in SYSCR m

mode.

Boot mode and user program mode cannot be used in the H8/3028F-ZTAT's mode 6 (mode with on-chip ROM enabled).

Rev. 2.00, 09/03, page 584 of 890




5. MD<sub>2</sub>, MD<sub>1</sub>, MD<sub>0</sub> (0, 0, 1) (0, 1, 1)

FWF = 1

Figure 18.2 Flash Memory Related State Transitions

State transitions between the normal and user modes and on-board programming mod performed by changing the FWE pin level from high to low or from low to high. To p misoperation (erroneous programming or erasing) in these cases, the bits in the flash recontrol register (FLMCR1) should be cleared to 0 before making such a transition. Af are cleared, a wait time is necessary. Normal operation is not guaranteed if this wait ti insufficient.


Rev. 2.00, 09/03, pag



3. Flash memory initialization

The erase program in the boot program area (in RAM) is executed, and the flash memory is initialized (to H'FF). In boot mode, total flash memory erasure is performed, without regard to blocks.

Host



automatically transferred to the RAM book program area.

Host

New application program

H8/3028F-ZTAT

Boot program

Flash memory

Application program

(old version)

Programming contribution program

Programming contribution program contribution program


Programming contribution program contribution program

Writing new application program
 The programming control program transfifrom the host to RAM is executed, and the


the flash memory.

Host


application program in the host is written




Program execution




Flash memory initialization
 The programming/erase program in RAM is executed, and the flash memory is initialized (to H'FF). Erasing can be performed in block units,





Writing new application program
 Next, the new application program in the
 written into the erased flash memory blo
 Do not write to unerased blocks.






Figure 18.3 Reading Overlap RAM Data in User Mode/User Program M

When overlap RAM data is confirmed, clear the RAMS bit to cancel RAM overlap, and perform writes to the flash memory in user program mode.


When the programming control program is transferred to RAM in on-board programming ensure that the transfer destination and the overlap RAM do not overlap, as this will cat the overlap RAM to be rewritten.

Application program

Overlap RAM
(program data)

Programming control prog
Execution state

Figure 18.4 Writing Overlap RAM Data in User Program Mode



Rev. 2.00, 09/03, page 590 of 890

ROM enabled).

Table 18.6 On-Board Programming Mode Settings

Mode		FWE	$MD_2$	$MD_1$	ľ
Boot mode	Mode 5	1*1	0*2	0	,
	Mode 7	<del></del>	0*2	1	,
User program mode	Mode 5	<del></del>	1	0	,
	Mode 7		1	1	•

Notes: 1. For the High level input timing, see items 6 and 7 of Notes on Use of Boot

2. In boot mode, the  $MD_2$  setting should be the inverse of the input.

In the boot mode in the H8/3028F-ZTAT, the levels of the mode pins (MD $_2$  reflected in mode select bits 2 to 0 (MDS2 to MDS0) in the mode control re (MDCR).

branches to the start address (H'FFC720) of the programming control program area and programming control program execution state is entered (flash memory programming/6 be performed).

Figure 18.5 shows a system configuration diagram when using boot mode, and figure 1 the boot program mode execution procedure.




Figure 18.5 System Configuration When Using Boot Mode




Figure 18.6 Boot Mode Execution Procedure

RENESAS

SCI communication data (H'00) transmitted continuously from the host. The SCI transi format should be set as 8-bit data, 1 stop bit, no parity. The H8/3028F-ZTAT calculates of the transmission from the host from the measured low period, and transmits one H'0 the host to indicate the end of bit rate adjustment. The host should confirm that this adj end indication (H'00) has been received normally, and transmit one H'55 byte to the H8 ZTAT. If reception cannot be performed normally, initiate boot mode again (reset), and above operations. Depending on the host's transmission bit rate and the H8/3028F-ZTA

clock frequency, there will be a discrepancy between the bit rates of the host and the H ZTAT. To ensure correct SCI operation, the host's transfer bit rate should be set to 480

When boot mode is initiated, the H8/3028F-ZTAT measures the low period of the asyn

19,200 bps\*. Table 18.7 shows typical host transfer bit rates and system clock frequencies for which adjustment of the H8/3028F-ZTAT bit rate is possible. The boot program should be exwithin this system clock range.

Table 18.7 System Clock Frequencies for which Automatic Adjustment of H8/30 Bit Rate is Possible

Host Bit Rate (bps)	System Clock Frequency for which Automatic Adjustment of H8/3028F-ZTAT Bit Rate is Possible (N
19,200	16 to 25
9,600	8 to 25
4,800	4 to 25

Note: \* Only use a setting of 4800, 9600, or 19200 bps for the host's bit rate. No other be used.


> Although the H8/3028F-ZTAT may also perform automatic bit rate adjustment rate and system clock combinations other than those shown in table 18.7, a deg will arise between the bit rates of the host and the H8/3028F-ZTAT, and subsection transfer will not be performed normally. Therefore, only a combination of bit re

> system clock frequency within one of the ranges shown in table 18.7 can be use

RENESAS

mode execution. Rev. 2.00, 09/03, page 594 of 890





Note: The boot program area cannot be used until a transition is made to the exect for the user program transferred to RAM. Note also that the boot program retains area in RAM even after control branches to the user program.


Figure 18.7 RAM Areas in Boot Mode

#### **Notes on Use of Boot Mode:**

- When the H8/3028F-ZTAT chip comes out of reset in boot mode, it measures the
  of the input at the SCI's RxD<sub>1</sub> pin. The reset should end with RxD<sub>1</sub> high. After the
  it takes about 100 states for the chip to get ready to measure the low period of the
- 2. In boot mode, if any data has been programmed into the flash memory (if all data flash memory blocks are erased. Boot mode is for use when user program mode is such as the first time on-board programming is performed, or if the program active program mode is accidentally erased.
- 3. Interrupts cannot be used while the flash memory is being programmed or erased.
- 4. The RxD<sub>1</sub> and TxD<sub>1</sub> lines should be pulled up on the board.
- 5. Before branching to the user program the H8/3028F-ZTAT terminates transmit an operations by the on-chip SCI (channel 1) (by clearing the RE and TE bits to 0 in control register (SCR)), but the adjusted bit rate value remains set in the bit rate re (BRR). The transmit data output pin, TxD<sub>1</sub>, goes to the high-level output state (P9 P9DDR, P9<sub>1</sub>DR = 1 in P9DR).

Rev. 2.00, 09/03, pag

- 20 system clock cycles.\*<sup>3</sup>
  b. Do not change the input levels of the mode pins (MD<sub>2</sub> to MD<sub>0</sub>) or the FWE pin
  - mode. To change the mode, the RES pin must first be driven low to set the reset if a watchdog timer reset occurs in the boot mode state, the MCU's internal state be cleared, and the on-chip boot program will be restarted regardless of the mode.
  - c. The FWE pin must not be driven low while the boot program is running or flash being programmed or erased\*2.
- 7. If the mode pin input levels are changed (for example, from low to high) during a restate of ports with multiplexed address functions and bus control output signals (CS LWR, HWR) may also change according to the change in the MCU's operating mo Therefore, care must be taken to make pin settings to prevent these pins from being directly as output signal pins during a reset, or to prevent collision with signals outs MCU.



Notes: 1. Mode pin and FWE pin input must satisfy the mode programming setup tim with respect to the reset release timing.

2. For further information on FWE application and disconnection, see section

2. For further information on FWE application and disconnection, see section Flash Memory Programming and Erasing Precautions.

Rev. 2.00, 09/03, page 596 of 890

states.

programming data, and storing a program/erase control program in part of the program necessary.


To select user program mode, select a mode that enables the on-chip ROM (mode 5 o apply a high level to the FWE pin. In this mode, on-chip supporting modules other that memory operate as they normally would in modes 5 and 7.

Flash memory programming/erasing should not be carried out in mode 6. When mode FWE pin must be driven low.

performs programming should be placed in external memory or transferred to RAM a there.

The flash memory itself cannot be read while being programmed or erased, so the pro

Figure 18.8 shows the execution procedure when user program mode is entered during execution in RAM. It is also possible to start from user program mode in a reset-start.



Notes: 1. Do not apply a constant high level to the FWE pin. A high level should be ap FWE pin only when programming or erasing flash memory (including execut memory emulation by RAM). Also, while a high level is applied to the FWE p watchdog timer should be activated to prevent overprogramming or overeras


- program runaway, etc.2. For further information on FWE application and disconnection, see section 1 Memory Programming and Erasing Precautions.
- 3. In order to execute a normal read of flash memory in user program mode, the programming/erase program must not be executing. It is thus necessary to bits 6 to 0 in FLMCR1 are cleared to 0.

Figure 18.8 Example of User Program Mode Execution Procedure

See section 18.11, Flash Memory Programming and Erasing Precautions, for points to when programming or erasing the flash memory. In the following operation description times after setting or clearing individual bits in FLMCR1 are given as parameters; for the wait times, see section 21.2.6, Flash Memory Characteristics.

on-cnip KAM or external memory.

- Notes: 1. Operation is not guaranteed if setting/resetting of the SWE, ESU, PSU, EVP bits in FLMCR1 is executed by a program in flash memory.
  - 2. When programming or erasing, set FWE to 1 (programming/erasing will n executed if FWE = 0).
  - 3. Programming must be executed in the erased state. Do not perform additional programming on addresses that have already been programmed.



Notes: In order to perform a normal read of flash memory, SWE must be cleared to 0. Also not can be performed during the programming/erasing process.

- 1. On-board programming mode
- Do not make a state transition by setting or clearing multiple bits simultaneously.
   After a transition from erase mode to the erase setup state, do not enter erase mode without
- through the software programming enable state.After a transition from program mode to the program setup state, do not enter program mode passing through the software programming enable state.

Figure 18.9 FLMCR1 Bit Settings and State Transitions

Flash Memory Characteristics.

within the range of  $(t_{sp})$  µs.

is written consecutively to the write addresses. The lower 8 bits of the first address write H'00 and H'80, 128 consecutive byte data transfers are performed. The program ad program data are latched in the flash memory. A 128-byte data transfer must be performed writing fewer than 128 bytes; in this case, H'FF data must be written to the extra addresses.

Following the elapse of  $(t_{sswe})$  µs or more after the SWE bit is set to 1 in FLMCR1, 12

Next, the watchdog timer (WDT) is set to prevent overprogramming due to program r Set a value greater than  $(t_{spsu} + t_{sp} + t_{cp} + t_{cpsu})$  µs as the WDT overflow period. Preparentering program mode (program setup) is performed next by setting the PSU bit in F. The operating mode is then switched to program mode by setting the P bit in FLMCR elapse of at least  $(t_{spsu})$  µs. The time during which the P bit is set is the flash memory programming time. Make a program setting so that the time for one programming operations.

The wait time after P bit setting must be changed according to the degree of progress programming operation. For details see "Notes on Program/Program-Verify Procedur

RENESAS

after the elapse of  $(t_{spv})$  µs or more. When the flash memory is read in this state (verify in 16-bit units), the data at the latched address is read. Wait at least  $(t_{spvr})$  µs after the dibefore performing this read operation. Next, the originally written data is compared with data, and reprogram data is computed (see figure 18.10) and transferred to RAM. After verification of 128 bytes of data has been completed, exit program-verify mode, wait for  $(t_{cnv})$  µs, then clear the SWE bit in FLMCR1. If reprogramming is necessary, set program

count (N). Leave a wait time of at least (t<sub>cswe</sub>) us after clearing SWE.

# Notes on Program/Program-Verify Procedure

programming algorithm.

In order to perform 128-byte-unit programming, the lower 8 bits of the write start a be H'00 or H'80.

1. The program/program-verify procedure for the H8/3028F-ZTAT uses a 128-byte-us

again, and repeat the program/program-verify sequence as before. The maximum numb repetitions of the program/program-verify sequence is indicated by the maximum program-verify sequence.

- When performing continuous writing of 128-byte data to flash memory, byte-unit to should be used.
   128-byte data transfer is necessary even when writing fewer than 128 bytes of data. HTFF data to the extra addresses.
- 3. Verify data is read in word units.
- 4. The write pulse is applied and a flash memory write executed while the P bit in FL!
  - set. In the H8/3028F-ZTAT, write pulses should be applied as follows in the program/program-verify procedure to prevent voltage stress on the device and loss
  - data reliability.a. After write pulse application, perform a verify-read in program-verify mode and write pulse again for any bits read as 1 (reprogramming processing). When all the second content of the
  - loops in reprogramming processing is guaranteed not to exceed the maximum variant programming count (N).

RENESAS

bits in the 128-byte write data are read as 0 in the verify-read operation, the program/program-verify procedure is completed. In the H8/3028F-ZTAT, the n

Rev. 2.00, 09/03, page 602 of 890

#### processing.

Item

below.

When programming is completed at a late stage in the program/program-verify If programming is completed in the 7th or later reprogramming processing loo programming is not necessary for the relevant bits.

c. If programming of other bits is incomplete in the 128 bytes, reprogramming pr should be executed. If a bit for which programming has been judged to be comread as 1 in a subsequent verify-read, a write pulse should again be applied to

5. The period for which the P bit in FLMCR1 is set (the write pulse width) should be according to the degree of progress through the program/program-verify procedure detailed wait time specifications, see section 21.2.6, Flash Memory Characteristics

Wait time after P bit setting	$t_{sp}$	When reprogramming loop count (n) is 1 to 6				
		When reprogramming loop count (n) is 7 or more				
			In case of additional programming processing*			
	Note: * Additional (n) is 1 to 6		g processing is necessary only when the reprogrammin			

Item

6. The program/program-verify flowchart for the H8/3028F-ZTAT is shown in figure

To cover the points noted above, bits on which reprogramming processing is to be and bits on which additional programming is to be executed, must be determined a

Since reprogram data and additional-programming data vary according to the program

programming procedure, it is recommended that the following data storage areas ( each) be provided in RAM.

**Symbol** 

RENESAS


Lege	end						
(D): Source data of bits on which programming is executed							
(X):	Source data of bits on w	hich reprogramming is	executed				
1	Additional-Programming	; Data Computation Tab	ole				
(X')	Result of Verify-Read after Write Pulse Application (V)	(Y) Result of Operation	Comments				
0	0	0	Programming by write pulse appli judged to be completed: additional programming processing to be ex				
0	1	1	Programming by write pulse appl incomplete: additional programmi processing not to be executed				
1	0	1	Programming already completed: programming processing not to b				
1	1	1	Still in erased state: no action				
	Data of bits on which ad		executed ed in a certain reprogramming loop				

7. It is necessary to execute additional programming processing during the course of t

Still in erased state: no action

H8/3028F-ZTAT program/program-verify procedure. However, once 128-byte-unit programming is finished, additional programming should not be carried out on the saddress area. When executing reprogramming, an erase must be executed first. Note normal operation of reads, etc., is not guaranteed if additional programming is performed addresses for which a program/program-verify operation has finished.

1



- 3. Reprogram data is determined by the operation shown in the table below (comparison between the data stored in the program data area and the verify data). E 3. Reprogram data is determined by the operation shown in the table below (comparison between the data stored in the program data area and the verify data). Exhibit the reprogram data is one programmed in the next reprogramming loop. Therefore, even bits for which programmings been completed will be subje programming once again if the result of the subsequent verify operation is NG.
  A 128-byte area for storing program data, a 128-byte area for storing reprogram data, and a 128-byte area for storing programming proceeds.
  S. Awrite pulse of 30 1 so 270 is 1 as applied according to the programs data area are modified as programming proceeds.
  S. Awrite pulse of 30 1 so 270 is 1 applied according to the programs of the programming operation. See Note 6 for details of the pulse widths. When writing of additional-programming data is executed, a 10 is write pulse should be applied. Reprogram data X means reprogram data when the write pulse is applied.
  The walt times and value of N are shown in section 21.2.6, Flash Memory Characteristics.

Reprogram Data Computation Table

	Original Data (D)	Verify Data (V)	Reprogram Data (X)	Comments	Reprogram Data (X')	Verify Data (V)	Additional- Programming Data (Y)	Comme
	0	0	1	Programming completed	0	0	0	Additional progra to be executed
	0	1	0	Programming incomplete; reprogram	0	1	1	Additional progra not to be execut
	1	0	1		1	0	1	Additional progra not to be execut
	1	1	1	Still in erased state; no action	1	1	1	Additional progra not to be execut
-								

Figure 18.10 Program/Program-Verify Flowchart (128-Byte Programm

RENESAS

Additional-Programming Data Computation Table

erase block register 1 and 2 (EBR1, EBR2) at least ( $t_{sswe}$ )  $\mu s$  after setting the SWE bit to FLMCR1. Next, the watchdog timer (WDT) is set to prevent overerasing due to programmaway, etc. Set a value greater than ( $t_{se}$ ) ms + ( $t_{sesu}$  +  $t_{ce}$  +  $t_{cesu}$ )  $\mu s$  as the WDT overfl

Preparation for entering erase mode (erase setup) is performed next by setting the ESU FLMCR1. The operating mode is then switched to erase mode by setting the E bit in F after the elapse of at least  $(t_{sesu})$   $\mu s$ . The time during which the E bit is set is the flash n erase time. Ensure that the erase time does not exceed  $(t_{se})$  ms.

Note: With flash memory erasing, preprogramming (setting all memory data in the mode be erased to all 0) is not necessary before starting the erase procedure.

#### 18.6.4 Erase-Verify Mode

In erase-verify mode, data is read after memory has been erased to check whether it has correctly erased.

After the elapse of the fixed erase time, clear the E bit in FLMCR1, then wait for at lea before clearing the ESU bit to exit erase mode. After exiting erase mode, the watchdog setting is also cleared. The operating mode is then switched to erase-verify mode by se EV bit in FLMCR1. Before reading in erase-verify mode, a dummy write of H'FF data made to the addresses to be read. The dummy write should be executed after the elapse or more. When the flash memory is read in this state (verify data is read in 16-bit units) the latched address is read. Wait at least (t<sub>sevr</sub>) µs after the dummy write before perform read operation. If the read data has been erased (all 1), a dummy write is performed to


erase/erase-verify sequence is indicated by the maximum erase count (N). When verific completed, exit erase-verify mode, and wait for at least  $(t_{cev})$   $\mu s$ . If erasure has been con all the erase blocks, clear the SWE bit in FLMCR1, and leave a wait time of at least  $(t_{ce})$ 

address, and erase-verify is performed. If the read data is unerased, set erase mode agai repeat the erase/erase-verify sequence as before. The maximum number of repetitions of the control of the read data is unerased, set erase mode again repeat the erase/erase-verify sequence as before.

If erasing multiple blocks, set a single bit in EBR1/EBR2 for the next block to be erase repeat the erase/erase-verify sequence as before.

Rev. 2.00, 09/03, page 606 of 890





Notes: 1. Prewriting (setting erase block data to all 0s) is not necessary.

- 2. Verify data is read in 16-bit (word) units.
- 3. Make only a single-bit specification in the erase block registers (EBR1 and EBR2). Two or more bits must not be set s
- 4. Erasing is performed in block units. To erase multiple blocks, each block must be erased in turn. 5. The wait times and the value of N are shown in section 21.2.6, Flash Memory Characteristics.

Figure 18.11 Erase/Erase-Verify Flowchart (Single-Block Erasing)



erase block registers 1 and 2 (EBR1, EBR2) are reset. In the error protection state, the EBR1, and EBR2 settings are retained; the P bit and E bit can be set, but a transition is to program mode or erase mode. (See table 18.8.)

# Table 18.8 Hardware Protection

			Function
Item	Description	Program	Erase
FWE pin protection	<ul> <li>When a low level is input to the FWE pin, FLMCR1, EBR1, and EBR2 are initialized, and the program/erase-protected state is entered.</li> </ul>	Not possible*1	Not possible*3
Reset/ standby protection	<ul> <li>In a reset (including a WDT overflow reset) and in standby mode, FLMCR1, FLMCR2, EBR1, and EBR2 are initialized, and the program/erase-protected state is entered.</li> <li>In a reset via the RES pin, the reset state is not entered unless the RES pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the RES</li> </ul>	Not possible	Not possible*3
	pin low for the RES pulse width specified in the AC Characteristics section.*4		
Error protection	When a microcomputer operation error (error generation (FLER = 1)) was detected while flash memory was being programmed/erased, error protection is enabled. At this time, the FLMCR1, EBR1, and EBR2 settings are held, but programming/erasing is aborted at the time the	Not possible	Not possible*3

Notes: 1. The RAM area that overlapped flash memory is deleted.

or in the hardware standby mode.

It is possible to perform a program-verify operation on the 128 bytes being programmed, or an erase-verify operation on the block being erased.

error was generated. Error protection is released only by a reset via the RES pin or a WDT reset,

Rev. 2.00, 09/03, page 608 of 890



protection, setting the P or E bit in the flash memory control register 1 (FLMCR1) does a transition to program mode or erase mode. (See table 18.9.)

**Table 18.9 Software Protection** 

			Functions
Item	Description	Program	Erase
Block protection	<ul> <li>Erase protection can be set for individual blocks by settings in erase block register 1 (EBR1) and erase block register 2 (EBR2)*2. However, programming protection is disabled.</li> <li>Setting EBR1 and EBR2 to H'00 places all blocks in the erase-protected state.</li> </ul>	_	Not possible
Emulation	<ul> <li>Setting the RAMS bit 1 in RAMCR places</li> </ul>	Not	Not

Notes: 1. The DAM area everlanning fleeh memory can be written to

Notes: 1. The RAM area overlapping flash memory can be written to.

all blocks in the program/erase-protected

2. When not erasing, set EBR1 and EBR2 to H'00.

# 18.7.3 Error Protection

state.

protection

In error protection, an error is detected when MCU runaway occurs during flash mem programming/erasing\*<sup>1</sup>, or operation is not performed in accordance with the program algorithm, and the program/erase operation is aborted. Aborting the program/erase op prevents damage to the flash memory due to overprogramming or overerasing.

If the MCU malfunctions during flash memory programming/erasing, the FLER bit is

3. All blocks are unerasable and block-by-block specification is not possible.

the flash memory status register (FLMSR2) and the error protection state is entered. FLMCR2, EBR1, and EBR2 settings\*3 are retained, but program mode or erase mode the point at which the error occurred. Program mode or erase mode cannot be re-enter

Rev. 2.00, 09/03, pag

possible\*1


possible\*3

- 3. When a SLEEP instruction (including software standby) is executed during programming/erasing
- 4. When the bus is released during programming/erasing

Error protection is released only by a  $\overline{RES}$  pin or WDT reset, or in hardware standb

- Notes: 1. State in which the P bit or E bit in FLMCR1 is set to 1. Note that NMI input in this state.
  - 2. It is possible to perform a program-verify operation on the 128 bytes being programmed, or an erase-verify on the block being erased.
  - 3. FLMCR1, EBR1, and EBR2 can be written to. However, the registers are in a transition is made to software standby mode while in the error protection s

Figure 18.12 shows the flash memory state transition diagram.






Figure 18.12 Flash Memory State Transitions (When High Level is Applied to FWE Pin in Mode 5 or 7 (On-Chip ROM En

The error protection function is invalid for abnormal operations other than the FLER I conditions. Also, if a certain time has elapsed before this protection state is entered, dalready have been caused to the flash memory. Consequently, this function cannot procomplete protection against damage to flash memory.

To prevent such abnormal operations, therefore, it is necessary to ensure correct operations.

accordance with the program/erase algorithm, with the flash write enable (FWE) volta and to conduct constant monitoring for MCU errors, internally and externally, using the timer or other means. There may also be cases where the flash memory is in an errone programming or erroneous erasing state at the point of transition to this protection mo programming or erasing is not properly carried out because of an abort. In cases such forced recovery (program rewrite) must be executed using boot mode. However, it may happen that boot mode cannot be normally initiated because of overprogramming or contents.

RENESAS




Figure 18.13 Flowchart of Flash Memory Emulation in RAM




Figure 18.14 Example of RAM Overlap Operation

### **Example of Flash Memory Block Area EB0 Overlapping**

- 1. Set bits RAMS and RAM2 to RAM0 in RAMCR to 1,0, 0, 0, to overlap part of RA area (EB0) for which realtime programming is required.
- 2. Realtime programming is performed using the overlapping RAM.
- 3. After the program data has been confirmed, the RAMS bit is cleared, releasing RA
- 4. The data written in the overlapping RAM is written into the flash memory space (
- Notes: 1. When the RAMS bit is set to 1, program/erase protection is enabled for all regardless of the value of RAM2 to RAM0 (emulation protection). In this the P or E bit in FLMCR1 will not cause a transition to program mode or e When actually programming or erasing a flash memory area, the RAMS bit cleared to 0.
  - 2. A RAM area cannot be erased by execution of software in accordance with algorithm while flash memory emulation in RAM is being used.
  - 3. Block area EB0 contains the vector table. When performing RAM emulati vector table is needed in the overlap RAM.

Rev. 2.00, 09/03, pag

FLMCR1 is 0 while a high level is being input to the FWE pin.

# **18.9** NMI Input Disabling Conditions

or erased (while the P bit or E bit is set in FLMCR1), and while the boot program is exboot mode\*<sup>1</sup>, to give priority to the program or erase operation. There are three reasons

All interrupts, including NMI input, should be disabled while flash memory is being pr

- 1. NMI input during programming or erasing might cause a violation of the programmerasing algorithm, with the result that normal operation could not be assured.
- 2. In the NMI exception handling sequence during programming or erasing, the vector be read correctly\*2, possibly resulting in MCU runaway.
- 3. If NMI input occurred during boot program execution, it would not be possible to e normal boot mode sequence.

For these reasons, in on-board programming mode alone there are conditions for disable input, as an exception to the general rule. However, this provision does not guarantee nerasing and programming or MCU operation. All interrupt requests (exception handling release), including NMI, must therefore be restricted inside and outside the MCU durin application. NMI input is also disabled in the error protection state and while the P or Fremains set in FLMCR1 during flash memory emulation in RAM.

- Notes: 1. This is the interval until a branch is made to the boot program area in the on (This branch takes place immediately after transfer of the user program is consequently, after the branch to the RAM area, NMI input is enabled exce programming and erasing. Interrupt requests must therefore be disabled insitioutside the MCU until the user program has completed initial programming the vector table and the NMI interrupt handling routine).
  - 2. The vector may not be read correctly in this case for the following two reasons.
    - If flash memory is read while being programmed or erased (while the P t is set in FLMCR1), correct read data will not be obtained (undetermined be returned).

Rev. 2.00, 09/03, page 614 of 890

#### 18.10.1 Socket Adapters and Memory Map

In PROM mode using a PROM writer, memory reading (verification) and writing and memory initialization (total erasure) can be performed. For these operations, a special adapter is mounted in the PROM writer. The socket adapter product codes are given in 18.10. In the H8/3028F-ZTAT PROM mode, only the socket adapters shown in this table used.

Table 18.10 H8/3028F-ZTAT Socket Adapter Product Codes

		Socket Adapter	
<b>Product Code</b>	Package	Product Code	Manufactur
HD64F3028F	100-pin QFP (FP-100B)	ME3024ESHF1H	MINATO
HD64F3028TE	100-pin TQFP (TFP-100B)	ME3024ESNF1H	ELECTRON
HD64F3028F	100-pin QFP (FP-100B)	HF302BQ100D4001	DATA I/O JA
HD64F3028TE	100-pin TQFP (TFP-100B)	HF302BT100D4001	

Figure 18.15 shows the memory map in PROM mode.




Figure 18.15 Memory Map in PROM Mode

Rev. 2.00, 09/03, pag

For samples for which the erasure history is unknown, it is recommended that erasis executed to check and correct the initialization (erase) level.

- The H8/3028F-ZTAT does not support a product identification mode as used with g purpose EPROMs, and therefore the device name cannot be set automatically in the writer.
  - Refer to the instruction manual provided with the socket adapter, or other relevant documentation, for information on PROM writers and associated program versions compatible with the PROM mode of the H8/3028F-ZTAT.

# 18.11 Flash Memory Programming and Erasing Precautions

Precautions concerning the use of on-board programming mode, the RAM emulation for PROM mode are summarized below.

# 1. Use the specified voltages and timing for programming and erasing.

Applied voltages in excess of the rating can permanently damage the device. Use a programmer that supports the Renesas microcomputer device type "F-ZTAT512" wkbyte on-chip flash memory.

#### 2. Powering on and off (see figures 18.16 to 18.18)

Do not apply a high level to the FWE pin until V<sub>CC</sub> has stabilized. Also, drive the F

low before turning off  $V_{CC}$ . When applying or disconnecting  $V_{CC}$  power, fix the FWE pin low and place the flas

in the hardware protection state.

The power-on and power-off timing requirements should also be satisfied in the even power failure and subsequent recovery. Failure to do so may result in overprograms.

power failure and subsequent recovery. Failure to do so may result in overprogrammovererasing due to MCU runaway, and loss of normal memory cell operation.

### 3. FWE application/disconnection

FWE application should be carried out when MCU operation is in a stable condition operation is not stable, fix the FWE pin low and set the protection state.

The following points must be observed concerning FWE application and disconnec prevent unintentional programming or erasing of flash memory:

Rev. 2.00, 09/03, page 616 of 890



- In boot mode, apply and disconnect FWE during a reset.

  - In a transition to boot mode, FWE = 1 input and  $MD_2$ - $MD_0$  setting should be p while the RES input is low. FWE and MD<sub>2</sub>-MD<sub>0</sub> pin input must satisfy the mo programming setup time  $(t_{MDS})$  with respect to the reset release timing. When r transition from boot mode to another mode, also, a mode programming setup ti necessary with respect to the reset release timing.
    - clock cycles. In user program mode, FWE can be switched between high and low level regard

In a reset during operation, the  $\overline{RES}$  pin must be held low for a minimum of 20

- RES input.
  - FWE input can also be switched during execution of a program in flash memory

Disconnect FWE only when the SWE, ESU, PSU, EV, PV, E, and P bits in FL

- Do not apply FWE if program runaway has occurred.
  - During FWE application, the program execution state must be monitored using watchdog timer or some other means.
  - Make sure that the SWE, ESU, PSU, EV, PV, E, and P bits are not set by mista applying or disconnecting FWE.
- 4. Do not apply a constant high level to the FWE pin.

cleared.

T prevent erroneous programming or erasing due to program runaway, etc., apply

against program runaway, etc.

applied to the FWE pin should be avoided. Also, while a high level is applied to the the watchdog timer should be activated to prevent overprogramming or overerasin program runaway, etc.

to the FWE pin only when programming or erasing flash memory (including execution) memory emulation using RAM). A system configuration in which a high level is c

- 5. Use the recommended algorithm when programming and erasing flash memory The recommended algorithm enables programming and erasing to be carried out v

subjecting the device to voltage stress or sacrificing program data reliability. When PSU or ESU bit in FLMCR1, the watchdog timer should be set beforehand as a pr

RENESAS

memory. However, the RAM area overlapping flash memory space can be read and regardless of whether the SWE bit is set or cleared.

A wait time is necessary after the SWE bit is cleared. For details see table 21.19 in 21.2.6, Flash Memory Characteristics.

# 7. Do not use interrupts while flash memory is being programmed or erased.

All interrupt requests, including NMI, should be disabled during FWE application t priority to program/erase operations (including emulation in RAM). Bus release must also be disabled.

8. Do not perform additional programming. Erase the memory before reprogram In on-board programming, perform only one programming operation on a 128-byte programming unit block. Programming should be carried out with the entire progra

9. Before programming, check that the chip is correctly mounted in the PROM w

- Overcurrent damage to the device can result if the index marks on the PROM write: socket adapter, and chip are not correctly aligned.
- 10. Do not touch the socket adapter or chip during programming.

Touching either of these can cause contact faults and write errors.

11. A wait time of 100 μs or more is necessary when performing a read after a train normal mode from program, erase, or verify mode.


12. Use byte access on the registers that control the flash memory (FLMCR1, FLM

EBR1, EBR2, and RAMCR).

block erased.

Rev. 2.00, 09/03, page 618 of 890





2. See section 21.2.6, Flash Memory Characteristics.

Figure 18.16 Power-On/Off Timing (Boot Mode)

Rev. 2.00, 09/03, pag




Figure 18.17 Power-On/Off Timing (User Program Mode)

Rev. 2.00, 09/03, page 620 of 890




Figure 18.18 Mode Transition Timing (Example: Boot Mode → User Mode ↔ User Program Mode)

Rev. 2.00, 09/03, pag





Figure 18.19 ROM Block Diagram



Note: \* Write H'FF to all addresses in these areas.

## Figure 18.20 ROM Addresses and Data

3. The flash memory control registers (RAMCR, FLMCR1, FLMCR2, EBR1, EBR2 provided in the mask ROM version. Reading these addresses always returns a value is not possible to write to them. This must be borne in mind when switching from memory version to the mask ROM version.

RENESAS

FLMCR	FWE	0	Application status	— (Not readabl
		1	Overwritable	Application stat read as 1)

Register

modules. Frequency division ratios of 1/1, 1/2, 1/4, and 1/8 can be selected for the fre divider by settings in a division control register (DIVCR)\*2. Power consumption in th

reduced in almost direct proportion to the frequency division ratio. Notes: 1. Usage of the  $\phi$  pin differs depending on the chip operating mode and the P

setting in the module standby control register (MSTCR). For details, see se System Clock Output Disabling Function. 2. The division ratio of the frequency divider can be changed dynamically du

operation. The clock output at the  $\phi$  pin also changes when the division rat changed. The frequency output at the  $\phi$  pin is shown below.

$$\phi = EXTAL \times n$$

where, EXTAL: Frequency of crystal resonator or external clock signal Frequency division ratio (n = 1/1, 1/2, 1/4, or 1/8) n:

#### 19.1.1 **Block Diagram**

Figure 19.1 shows a block diagram of the clock pulse generator.




Figure 19.1 Block Diagram of Clock Pulse Generator

RENESAS

C<sub>L1</sub> and C<sub>L2</sub> according to table 19.1 (2). An AT-cut parallel-resonance crystal should be




Figure 19.2 Connection of Crystal Resonator (Example)

If a crystal resonator with a frequency higher than 16 MHz is connected, the external locapacitance values in table 19.1 (2) should not exceed 10 [pF]. Also, in order to improvaccuracy of the oscillation frequency, a thorough study of oscillation matching evaluation should be carried out when deciding the circuit constants.

**Table 19.1 (1)** Damping Resistance Value

Damping				Fre	equency f (M	Hz)	
Resistance Value	2	$2 < f \le 4$	$4 < f \le 8$	8 < f ≤ 10	10 < f ≤ 13	13 < f ≤ 16	16 < f ≤ 18
$Rd(\Omega)$	1 k	500	200	0	0	0	0

Note: A crystal resonator between 2 MHz and 25 MHz can be used. If the chip is to be at less than 2 MHz, the on-chip frequency divider should be used. (A crystal res less than 2 MHz cannot be used.)

**Table 19.1 (2)** External Capacitance Values

External Capacitance Value	3.3 V \	/ersion
Frequency f (MHz)	2 ≤ f ≤ 16	16 < f ≤
$C_{L1} = C_{L2} (pF)$	22	10

Rev. 2.00, 09/03, page 626 of 890



		L	
(	 ე	0	AT-cut parallel-resonan

Figure 19.3 Crystal Resonator Equivalent Circuit

**Table 19.2 Crystal Resonator Parameters** 

Frequency f (MHz)	2	4	8	10	12	16	18	:
Rs max $(\Omega)$	500	120	80	70	60	50	40	4
Co max (pF)					7			

Use a crystal resonator with a frequency equal to the system clock frequency  $(\phi)$ .

**Notes on Board Design:** When a crystal resonator is connected, the following points noted:

Other signal lines should be routed away from the oscillator circuit to prevent induction interfering with correct oscillation. See figure 19.4.

When the board is designed, the crystal resonator and its load capacitors should be pla as possible to the XTAL and EXTAL pins.




Figure 19.4 Oscillator Circuit Block Board Design Precautions

Rev. 2.00, 09/03, pag




Figure 19.5 External Clock Input (Examples)

External Clock: The external clock frequency should be equal to the system clock frequency divided by the on-chip frequency divider. Table 19.3 shows the clock timing, figure shows the external clock input timing, and figure 19.7 shows the external clock output delay timing. When the appropriate external clock is input via the EXTAL pin, its way corrected by the on-chip oscillator and duty adjustment circuit.

When the appropriate external clock is input via the EXTAL pin, its waveform is corre on-chip oscillator and duty adjustment circuit. The resulting stable clock is output to exdevices after the external clock settling time ( $t_{DEXT}$ ) has passed after the clock input. The must remain reset with the reset signal low during  $t_{DEXT}$ , while the clock output is unstable.

External clock rise time	τ <sub>EXr</sub>	_	5	ns	Figure 19
External clock fall time	t <sub>EXf</sub>	_	5	ns	
Clock low pulse width	t <sub>CL</sub>	0.4	0.6	t <sub>cyc</sub>	φ≥5 MHz
		80	_	ns	φ < 5 MHz
Clock high pulse width	t <sub>CH</sub>	0.4	0.6	t <sub>cyc</sub>	φ≥5 MHz
		80	_	ns	φ < 5 MHz
External clock output settling delay time	t <sub>DEXT</sub> *	500	_	μs	Figure 19

Note: \*  $t_{DEXT}$  includes a  $\overline{RES}$  pulse width ( $t_{RESW}$ ).  $t_{RESW}$  = 20  $t_{cyc}$ 




Figure 19.6 External Clock Input Timing




Figure 19.7 External Clock Output Settling Delay Timing

# 19.3 Duty Adjustment Circuit

When the oscillator frequency is 5 MHz or higher, the duty adjustment circuit adjusts the cycle of the clock signal from the oscillator to generate  $\phi$ .

### 19.4 Prescalers

The prescalers divide the system clock ( $\phi$ ) to generate internal clocks ( $\phi$ /2 to  $\phi$ /4096).

# 19.5 Frequency Divider

The frequency divider divides the duty-adjusted clock signal to generate the system clof frequency division ratio can be changed dynamically by modifying the value in DIVCF described below. Power consumption in the chip is reduced in almost direct proportion frequency division ratio. The system clock generated by the frequency divider can be o  $\phi$  pin.

Rev. 2.00, 09/03, page 630 of 890

## 19.5.2 Division Control Register (DIVCR)

DIVCR is an 8-bit readable/writable register that selects the division ratio of the freque divider.

Bit	7	6	5	4	3	2	1
	_		_	_	_	_	DIV1
Initial value	1	1	1	1	1	1	0
Read/Write	_	_	_	_	_	_	R/W
			Reserv	ed bits			

Divide bits 1
These bits se frequency div

DIVCR is initialized to H'FC by a reset and in hardware standby mode. It is not initial software standby mode.

**Bits 7 to 2—Reserved:** These bits cannot be modified and are always read as 1.

Bits 1 and 0—Divide (DIV1, DIV0): These bits select the frequency division ratio, a

Bit 1 DIV1	Bit 0 DIV0	Frequency Division Ratio	
0	0	1/1	(II
0	1	1/2	
1	0	1/4	
1	1	1/8	
1	1	1/8	

Rev. 2.00, 09/03, pag

the division ratio. The waiting time for exit from software standby mode also change the division ratio is changed. For details, see section 20.4.3, Selection of Waiting T from Software Standby Mode.

Rev. 2.00, 09/03, page 632 of 890

The power-down state includes the following three modes:

- Sleep mode
- Software standby mode
- Hardware standby mode

The module standby function can halt on-chip supporting modules independently of the down state. The modules that can be halted are the 16-bit timer, 8-bit timer, SCI0, SC DMAC, DRAM interface, and A/D converter.

Table 20.1 indicates the methods of entering and exiting the power-down modes and it standby mode, and gives the status of the CPU and on-chip supporting modules in each

Rev. 2.00, 09/03, pag


Entering   Entering   Conditions   Clock   CPU   Registers   DMAC   Interface   Timer   Timer   SCI0   SCI1   SCI2   AD   Modules   RAM   output, and			ŀ							State	te					
Halted Helid Active Active Active Active Active Active Active Active Active Helid Helid Halted Halte	nterin		Clock		CPU Registers	DMAC	DRAM Interface	16-Bit Timer	8-Bit Timer	SCIO	SCII	SCI2	A/D	Other Modules	RAM	
Halted Ha	LEEI on ey hile (	o instruc- secuted SSBY = 0	Active	Halted	Held	Active	Active	Active	Active	Active	Active	Active	Active	Active	Held	output
Halted Halted Undeter- Halted and and and and and and and and and an	SY EEE	EP instruc- executed SSBY = 1	Halted	Halted	Held	Halted and reset	Halted and held <sup>*1</sup>	Halted and reset	Halted and reset	Halted and reset	Halted and reset	Halted and reset	Halted and reset	Halted and reset	Held	High output
— Halted* <sup>2</sup> Halted* <sup>2</sup> Halted* <sup>2</sup> Halted* <sup>2</sup> Halted* <sup>2</sup> Halted* <sup>2</sup> Halted* = — and and and and and and and and and held* <sup>1</sup> reset r	<u>a</u>		Halted	Halted		Halted and reset	Halted and reset	Halted and reset	Halted and reset	Halted and reset	Halted and reset	Halted and reset	Halted and reset	Halted and reset	Held <sup>*3</sup>	High impedanc
	om ts SJ	esponding et to 1 in CR	Active			Halted* <sup>2</sup> and reset	Halted*2 and held*1	Halted*2 and reset	Halted* <sup>2</sup> and reset	Halted*2 and reset	Halted* <sup>2</sup> and reset	Halted* <sup>2</sup> and reset	Halted* <sup>2</sup> and reset	Active	I	High impedand

SSBY: Software standby bit MSTCRH: Module standby control register H MSTCRL: Module standby control register L System control register

SYSCR: Legend

H'EE01C	Module standby control register H	MSTCRH	R/W	H'78
H'EE01D	Module standby control register L	MSTCRL	R/W	H'00
Note: * Low	er 20 bits of the address in advanced r	node.		

#### 20.2.1 **System Control Register (SYSCR)**



SYSCR is an 8-bit readable/writable register. Bit 7 (SSBY), bits 6 to 4 (STS2 to STS0 (SSOE) control the power-down state. For information on the other SYSCR bits, see s System Control Register (SYSCR).

RENESAS

Bits 6 to 4—Standby Timer Select (STS2 to STS0): These bits select the length of tin and on-chip supporting modules wait for the clock to settle when software standby mod by an external interrupt. If the clock is generated by a crystal resonator, set these bits at the clock frequency so that the waiting time will be at least 7 ms (oscillation settling tin table 20.3. If an external clock is used, set these bits so that the waiting time will be at

Bit 6 STS2	Bit 5 STS1	Bit 4 STS0	Description	
0	0	0	Waiting time = 8,192 states	(In
		1	Waiting time = 16,384 states	
	1	0	Waiting time = 32,768 states	
		1	Waiting time = 65,536 states	
1	0	0	Waiting time = 131,072 states	
		1	Waiting time = 262,144 states	
	1	0	Waiting time = 1,024 states	
		1	Illegal setting	


Bit 1—Software Standby Output Port Enable (SSOE): Specifies whether the address bus control signals ( $\overline{CS}_0$  to  $\overline{CS}_7$ ,  $\overline{AS}$ ,  $\overline{RD}$ ,  $\overline{HWR}$ ,  $\overline{LWR}$ ,  $\overline{UCAS}$ ,  $\overline{LCAS}$ , and  $\overline{RFSH}$ ) are loutputs or fixed high, or placed in the high-impedance state in software standby mode.

SSOE	Description
0	In software standby mode, the address bus and bus control signals are all limpedance (Ini
1	In software standby mode, the address bus retains its output state and bus signals are fixed high

RENESAS

 $100 \mu s$ .

Bit 1



Module standby
These bits select
to be placed in sta

R/W

R/W

MSTCRH is initialized to H'78 by a reset and in hardware standby mode. It is not init software standby mode.

Bit 7—φ Clock Stop (PSTOP): Enables or disables output of the system clock (φ).

Bit 1 PSTOP	Description	
0	System clock output is enabled	
1	System clock output is disabled	

Bits 6 to 3—Reserved: These bits cannot be modified and are always read as 1.

Bit 2—Module Standby H2 (MSTPH2): Selects whether to place the SCI2 in standby

|--|

SCI2 operates normally

0

Bit 1—Module Standby H1 (MSTPH1): Selects whether to place the SCI1 in standb

RENESAS

Rev. 2.00, 09/03, pag

(lı

-	0	SCI0 operates normally	(lni
	1	SCI0 is in standby state	

# 20.2.3 Module Standby Control Register L (MSTCRL)

MSTCRL is an 8-bit readable/writable register that controls the module standby function

designated for the DMAC, 16-bit timer, DRAM interface, 8-bit timer, and A/D convert Bit 7 6 5 4 3 2 1 MSTPL7 MSTPL5 MSTPL4 MSTPL3 MSTPL2 Initial value 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W Module standby L7, L5 to L2, L6 These bits select modules to be placed in standby Reserved bits

places individual on-chip supporting modules in the standby state. Module standby can

software standby mode.

MSTCRL is initialized to H'00 by a reset and in hardware standby mode. It is not initia

Bit 7—Module Standby L7 (MSTPL7): Selects whether to place the DMAC in stand

Bit 7 MSTPL7	Description	
0	DMAC operates normally	(Ini
1	DMAC is in standby state	

Rev. 2.00, 09/03, page 638 of 890



Bit 4—Module Standby L4 (MSTPL4): Selects whether to place the 16-bit timer in

Bit 4 MSTPL4	Description	
0	16-bit timer operates normally	(Ir
1	16-bit timer is in standby state	
Bit 3—Mostandby.	odule Standby L3 (MSTPL3): Selects whether to place 8-bit timer chan	ne
Bit 3 MSTPL3	Description	
0	8-bit timer channels 0 and 1 operate normally	(Ir

Bit 2—Module Standby L2 (MSTPL2): Selects whether to place 8-bit timer channe standby.

8-bit timer channels 0 and 1 are in standby state

Bit 2 MSTPL2	Description
0	8-bit timer channels 2 and 3 operate normally
1	8-bit timer channels 2 and 3 are in standby state

Bit 1—Reserved: This bit can be written and read.

A/D converter is in standby state

1

1

Bit 0—Module Standby L0 (MSTPL0): Selects whether to place the A/D converter

Bit 0 MSTPL0	Description	
0	A/D converter operates normally	(Ir

halted.

# 20.3.2 Exit from Sleep Mode

Sleep mode is exited by an interrupt, or by input at the  $\overline{RES}$  or  $\overline{STBY}$  pin.

**Exit by Interrupt:** An interrupt terminates sleep mode and causes a transition to the in exception handling state. Sleep mode is not exited by an interrupt source in an on-chip module if the interrupt is disabled in the on-chip supporting module. Sleep mode is not an interrupt other than NMI if the interrupt is masked by interrupt priority settings and of the I and UI bits in CCR, IPR.

**Exit by \overline{RES} Input:** Low input at the  $\overline{RES}$  pin exits from sleep mode to the reset state.

**Exit by STBY Input:** Low input at the STBY pin exits from sleep mode to hardware s mode.

Rev. 2.00, 09/03, page 640 of 890

are reset and halted. As long as the specified voltage is supplied, however, CPU regist and on-chip RAM data are retained. The settings of the I/O ports and DRAM interface held. When the WDT is used as a watchdog timer (WT/ $\overline{\text{IT}}$  = 1), the TME bit must be

held. When the WDT is used as a watchdog timer (WT/ $\overline{\text{IT}}$  = 1), the TME bit must be before setting SSBY. Also, when setting TME to 1, SSBY should be cleared to 0.

Clear the BRLE bit in BRCR (inhibiting bus release) before making a transition to soft standby mode.

Note: \* RTCNT and bits 7 and 6 of RTMCSR are initialized. Other bits and registers.

Note: \* RTCNT and bits 7 and 6 of RTMCSR are initialized. Other bits and registers previous states.

## 20.4.2 Exit from Software Standby Mode

Software standby mode can be exited by input of an external interrupt at the NMI,  $\overline{IRO}$  pin, or by input at the  $\overline{RES}$  or  $\overline{STBY}$  pin.

CPU.

**Exit by Interrupt:** When an NMI,  $IRQ_0$ ,  $IRQ_1$ , or  $IRQ_2$  interrupt request signal is recolock oscillator begins operating. After the oscillator settling time selected by bits ST in SYSCR, stable clock signals are supplied to the entire chip, software standby mode interrupt exception handling begins. Software standby mode is not exited if the interruption of interrupts  $IRQ_0$ ,  $IRQ_1$ , and  $IRQ_2$  are cleared to 0, or if these interrupts are mask

supplied immediately to the entire chip. The RES signal must be held low long enouge clock oscillator to stabilize. When RES goes high, the CPU starts reset exception hand

Exit by RES Input: When the RES input goes low, the clock oscillator starts and clock

Exit by STBY Input: Low input at the STBY pin causes a transition to hardware star

Table 20.3 Clock Frequency and Waiting Time for Clock to Settle

DIV1	DIV0	STS2	STS1	STS0	Waiting Time	25 MHz	20 MHz	18 MHz	16 MHz	12 MHz	10 MHz	8 MHz	6 MHz	4 MHz	2
0	0	0	0	0	8192 states	0.3	0.4	0.46	0.51	0.65	0.8	1.0	1.3	2.0	4.1
		0	0	1	16384 states	0.7	8.0	0.91	1.0	1.3	1.6	2.0	2.7	4.1	8.2
		0	1	0	32768 states	1.3	1.6	1.8	2.0	2.7	3.3	4.1	5.5	8.2*	16
		0	1	1	65536 states	2.6	3.3	3.6	4.1	5.5	6.6	8.2*	10.9*	16.4	32
		1	0	0	131072 states	5.2	6.6	7.3*	8.2*	10.9*	13.1*	16.4	21.8	32.8	65
		1	0	1	262144 states	10.5*	13.1*	14.6	16.4	21.8	26.2	32.8	43.7	65.5	13
		1	1	0	1024 states	0.04	0.05	0.057	0.064	0.085	0.10	0.13	0.17	0.26	0.5
		1	1	1						II	legal sett	ing			
0	1	0	0	0	8192 states	0.7	0.8	0.91	1.02	1.4	1.6	2.0	2.7	4.1	8.2
		0	0	1	16384 states	1.3	1.6	1.8	2.0	2.7	3.3	4.1	5.5	8.2*	16
		0	1	0	32768 states	2.6	3.3	3.6	4.1	5.5	6.6	8.2*	10.9*	16.4	32
		0	1	1	65536 states	5.2	6.6	7.3*	8.2*	10.9*	13.1*	16.4	21.8	32.8	65
		1	0	0	131072 states	10.5*	13.1*	14.6	16.4	21.8	26.2	32.8	43.7	65.5	13
		1	0	1	262144 states	21.0	26.2	29.1	32.8	43.7	52.4	65.5	87.4	131.1	26
		1	1	0	1024 states	0.08	0.10	0.11	0.13	0.17	0.20	0.26	0.34	0.51	1.0
		1	1	1						II	legal sett	ing			
1	0	0	0	0	8192 states	1.3	1.6	1.8	2.0	2.7	3.3	4.1	5.5	8.2*	16
		0	0	1	16384 states	2.6	3.3	3.6	4.1	5.5	6.6	8.2*	10.9*	16.4	32
		0	1	0	32768 states	5.2	6.6	7.3*	8.2*	10.9*	13.1*	16.4	21.8	32.8	65
		0	1	1	65536 states	10.5*	13.1*	14.6	16.4	21.8	26.2	32.8	43.7	65.5	13
		1	0	0	131072 states	21.0	26.2	29.1	32.8	43.7	52.4	65.5	87.4	131.1	26
		1	0	1	262144 states	41.9	52.4	58.3	65.5	87.4	104.9	131.1	174.8	262.1	52
		1	1	0	1024 states	0.16	0.20	0.23	0.26	0.34	0.41	0.51	0.68	1.02	2.0
		1	1	1						II	legal sett	ing			
1	1	0	0	0	8192 states	2.6	3.3	3.6	4.1	5.5	6.6	8.2*	10.9*	16.4*	32
		0	0	1	16384 states	5.2	6.6	7.3*	8.2*	10.9*	13.1*	16.4	21.8	32.8	65
		0	1	0	32768 states	10.5	13.1*	14.6	16.4	21.8	26.2	32.8	43.7	65.5	13
		0	1	1	65536 states	21.0*	26.2	29.1	32.8	43.7	52.4	65.5	87.4	131.1	26
		1	0	0	131072 states	41.9	52.4	58.3	65.5	87.4	104.9	131.1	174.8	262.1	52
		1	0	1	262144 states	83.9	104.9	116.5	131.1	174.8	209.7	262.1	349.5	524.3	10
		1	1	0	1024 states	0.33	0.41	0.46	0.51	0.68	0.82	1.0	1.4	2.0	4.1

<sup>\* :</sup> Recommended setting

Rev. 2.00, 09/03, page 642 of 890



Illegal setting






Figure 20.1 NMI Timing for Software Standby Mode (Example)

#### 20.4.5 Note

The I/O ports retain their existing states in software standby mode. If a port is in the h state, its output current is not reduced.

Rev. 2.00, 09/03, pag

Clear the RAME bit to 0 in SYSCR before STBY goes low to retain on-chip RAM data

The inputs at the mode pins (MD2 to MD0) should not be changed during hardware sta mode.

### 20.5.2 Exit from Hardware Standby Mode

Hardware standby mode is exited by inputs at the  $\overline{STBY}$  and  $\overline{RES}$  pins. While  $\overline{RES}$  is larger goes high, the clock oscillator starts running.  $\overline{RES}$  should be held low long enouglock oscillator to settle. When  $\overline{RES}$  goes high, reset exception handling begins, follow transition to the program execution state.

### 20.5.3 Timing for Hardware Standby Mode

Figure 20.2 shows the timing relationships for hardware standby mode. To enter hardware, first drive RES low, then drive STBY low. To exit hardware standby mode, first STBY high, wait for the clock to settle, then bring RES from low to high.




Figure 20.2 Hardware Standby Mode Timing

Rev. 2.00, 09/03, page 644 of 890

next bus cycle after the MSTCR write cycle.

#### 20.6.2 Read/Write in Module Standby

When an on-chip supporting module is in module standby, read/write access to its reg disabled. Read access always results in H'FF data. Write access is ignored.

### 20.6.3 Usage Notes

When using the module standby function, note the following points.

**DMAC:** When setting a bit in MSTCR to 1 to place the DMAC in module standby, me the DMAC is not currently requesting the bus right. If the corresponding bit in MSTC when a bus request is present, operation of the bus arbiter becomes ambiguous and a may occur.

**DRAM Interface:** When the module standby function is used on the DRAM interface MSTCR bit to 1 while DRAM space is deselected.

**On-Chip Supporting Module Interrupts:** Before setting a module standby bit, first interrupts by that module. When an on-chip supporting module is placed in standby by standby function, its registers are initialized, including registers with interrupt request

**Pin States:** Pins used by an on-chip supporting module lose their module functions w module is placed in module standby. What happens after that depends on the particula details, see section 8, I/O Ports. Pins that change from the input to the output state req care. For example, if SCI1 is placed in module standby, the receive data pin loses its r function and becomes a port pin. If its port DDR bit is set to 1, the pin becomes a data and its output may collide with external SCI transmit data. Data collision should be pin

**Register Resetting:** When an on-chip supporting module is halted by the module star function, all its registers are initialized. To restart the module, after its MSTCR bit is its registers must be set up again. It is not possible to write to the registers while the M set to 1.

clearing the port DDR bit to 0 or taking other appropriate action.



the state of the  $\phi$  pin in various operating states.




Figure 20.3 Starting and Stopping of System Clock Output

Operating State	PSTOP = 0	PSTOP = 1
Hardware standby	High impedance	High impedance
Software standby	Always high	High impedance
Sleep mode	System clock output	High impedance
Normal operation	System clock output	High impedance

**Table 21.1 Absolute Maximum Ratings** 

Item	Symbol	Value
Power supply voltage	V <sub>CC</sub>	-0.3 to +4.6
Input voltage (except for port 7)*	V <sub>in</sub>	-0.3 to V <sub>CC</sub> +0.3
Input voltage (port 7)	V <sub>in</sub>	-0.3 to AV <sub>CC</sub> +0.3
Reference voltage	V <sub>REF</sub>	-0.3 to AV <sub>CC</sub> +0.3
Analog power supply voltage	AV <sub>CC</sub>	-0.3 to +4.6
Analog input voltage	V <sub>AN</sub>	-0.3 to AV <sub>CC</sub> +0.3
Operating temperature	T <sub>opr</sub>	Regular specifications: –20 to +75
		Wide-range specifications: -40 to +8

Storage temperature T<sub>stg</sub> -55 to +125

Caution: Permanent damage to the chip may result if absolute maximum ratings are ex Note: \* 12 V must not be applied to any pin, as this may cause permanent damage to

RENESAS

	$P8_0$ to $P8_2$ ,	VT	$V_{CC} \times 0.2$			V
trigger input voltages	Port A	$V_T^+$	_	_	$V_{\text{CC}} \times 0.7$	V
voitages		$V_T^+ - V_T^-$	V <sub>CC</sub> × 0.05	_	_	- V
Input high voltage	STBY, RES, NMI, MD <sub>2</sub> to MD <sub>0</sub>	V <sub>IH</sub>	V <sub>CC</sub> × 0.9	_	V <sub>CC</sub> + 0.3	V
	EXTAL		$V_{\text{CC}} \times 0.7$	_	V <sub>CC</sub> + 0.3	V
	Port 7		$V_{\text{CC}} \times 0.7$	_	AV <sub>CC</sub> + 0.3	V
	Ports 1 to 6 P8 <sub>3</sub> , P8 <sub>4</sub> , P9 <sub>0</sub> to P9 <sub>5</sub> , port B		V <sub>CC</sub> × 0.7	_	V <sub>CC</sub> + 0.3	V
Input low voltage	STBY, RES, MD <sub>2</sub> to MD <sub>0</sub>	V <sub>IL</sub>	-0.3	_	$V_{\text{CC}} \times 0.1$	V
	NMI, EXTAL, ports 1 to 7 P8 <sub>3</sub> , P8 <sub>4</sub> , P9 <sub>0</sub> to P9 <sub>5</sub> , port B		-0.3	_	V <sub>CC</sub> × 0.2	V
Output high	All output pins	V <sub>OH</sub>	V <sub>CC</sub> - 0.5		_	V
voltage	(except RESO)		V <sub>CC</sub> – 1.0		_	V
Output low voltage	All output pins (except RESO)	V <sub>OL</sub>	_	_	0.4	V
	Ports 1, 2, and 5		_	_	1.0	V
	RESO		_	_	0.4	V
Input leakage current	STBY, RES, NMI, MD <sub>2</sub> to MD <sub>0</sub>	I <sub>in</sub>	_	_	1.0	μA
	Port 7		_		1.0	μΑ

Symbol

 $V_T^-$ 

P8<sub>0</sub> to P8<sub>2</sub>,

Min

 $V_{\text{CC}} \times 0.2$ 

Тур

Max

Unit

٧

Test

Item

Schmitt

	-					<u> </u>	
					80	μA	50°
Analog power supply current	During A/D conversion	Al <sub>CC</sub>	_	0.6	1.5	mA	
	During A/D and D/A conversion		_	0.6	1.5	mA	
	Idle	_	_	0.01	5.0	μA	DA
Reference current	During A/D conversion	Al <sub>CC</sub>	_	0.45	0.8	mA	
	During A/D and D/A conversion		_	2.0	3.0	mA	
	Idle	_	_	0.01	5.0	μA	DA
RAM standby v	/oltage	$V_{RAM}$	2.0	_	_	V	
	ne A/D converte nnect AV <sub>CC</sub> and					, and AV <sub>S</sub>	<sub>S</sub> pins
out	rrent dissipation put pins unloade e values are for	ed and the	on-chip M	OS pull-up	transisto	rs in the o	ff stat
3. I <sub>CC</sub>	max. (normal opmax. (sleep momax. (sleep mo	peration) de) = 6	= 6.0 ( 6.0 (mA) +	(mA) + 0.5 0.455 (m/	77 (mA/(N	/lHz×V)) :	× V <sub>CC</sub>
	• •		,	,			

Current

dissipation\*2

Normal

Module

standby mode
Standby mode

operation
Sleep mode

RENESAS

The Typ values for power consumption are reference values.

37

29

21

1.0

(3.3 V)

(3.3 V)

(3.3 V)

58

47

37

10

f =

T<sub>a</sub>:

mΑ

mΑ

mΑ

μΑ

Rev. 2.00, 09/03, pag

= 6.0 (mA) + 0.344 (mA/(MHz  $\times$  V))  $\times$  V<sub>CC</sub>  $\times$  f

Permissible output low current (total)	Total of 20 pins in Ports 1, 2, and 5	$\Sigma I_{OL}$	_	_
	Total of all output pins, including the above		_	_
Permissible output high current (per pin)	All output pins	–I <sub>ОН</sub>	_	_
Permissible output high current (total)	Total of all output pins	–Σl <sub>OH</sub>	_	_
·	reliability, do not exceed the	•		

8

2

4

No ole 21 2. When directly driving a darlington pair or LED, always insert a current-limitin the output line, as shown in figures 21.1 and 21.2.

Darlington pair 777

Figure 21.1 Darlington Pair Drive Circuit (Example)




Figure 21.2 Sample LED Circuit

 $V_{SS} = AV_{SS} = 0$  V,  $I_a = -20$ °C to +/5°C (regular specifications),  $T_a = -40$ °C to +85°C (wide-range specifications)

Condition

Item		f = 2 M to 25 MHz			
	Symbol	Min	Max	Unit	Test 0
Clock cycle time	t <sub>cyc</sub>	40	500	ns	Figure
Clock pulse low width	t <sub>CL</sub>	10	_	ns	figure
Clock pulse high width	t <sub>CH</sub>	10	_	ns	
Clock rise time	t <sub>Cr</sub>	_	10	ns	
Clock fall time	t <sub>Cf</sub>	_	10	ns	

20

tosc1

 $t_{\text{OSC2}}$ 

Clock oscillator settling time in software standby

at reset

Clock oscillator settling time

7 Figure ms

ms

Figure

RES setup time	$t_{RESS}$	150	_	ns	Figure 2
RES pulse width	t <sub>RESW</sub>	20	_	t <sub>cyc</sub>	
Mode programming setup time	t <sub>MDS</sub>	200	_	ns	
RESO output delay time	t <sub>RESO</sub>	_	100	ns	Figure 2
RESO output pulse width	t <sub>RESOW</sub>	132	_	t <sub>cyc</sub>	
NMI, IRQ setup time	t <sub>NMIS</sub>	150	_	ns	Figure 2
NMI, IRQ hold time	t <sub>NMIH</sub>	10	_	ns	
NMI, IRQ pulse width	t <sub>NMIW</sub>	200	_	ns	

Address delay time	$t_{AD}$	_	25	ns	Figu
Address hold time	t <sub>AH</sub>	$0.5 t_{cyc} - 20$	_	ns	<sup>−</sup> figur – figur
Read strobe delay time	t <sub>RSD</sub>	_	25	ns	figur
Address strobe delay time	t <sub>ASD</sub>	<del></del>	25	ns	_
Write strobe delay time	t <sub>WSD</sub>	<del></del>	25	ns	
Strobe delay time	t <sub>SD</sub>	_	25	ns	
Write strobe pulse width 1	t <sub>WSW1</sub>	1.0 t <sub>cyc</sub> – 25	_	ns	_
Write strobe pulse width 2	t <sub>WSW2</sub>	1.5 t <sub>cyc</sub> – 25	_	ns	<del></del>
Address setup time 1	t <sub>AS1</sub>	$0.5 t_{cyc} - 20$	_	ns	<del></del>
Address setup time 2	t <sub>AS2</sub>	1.0 t <sub>cyc</sub> – 20	_	ns	
Read data setup time	t <sub>RDS</sub>	25	_	ns	
Read data hold time	t <sub>RDH</sub>	0	_	ns	
ricad data noid time	KDH	J		110	
Write data delay time	t <sub>WDD</sub>	_	35	ns	=
		1.0 t <sub>cyc</sub> – 30	35 —		<del></del>
Write data delay time	t <sub>WDD</sub>	_	35 	ns	  
Write data delay time Write data setup time 1	t <sub>WDD</sub>	1.0 t <sub>cyc</sub> – 30	35 — — —	ns ns	- - -
Write data delay time Write data setup time 1 Write data setup time 2	t <sub>WDD</sub> t <sub>WDS1</sub> t <sub>WDS2</sub>	1.0 t <sub>cyc</sub> - 30 2.0 t <sub>cyc</sub> - 30	35 — — — — 2.0 t <sub>cyc</sub> – 45	ns ns ns	
Write data delay time Write data setup time 1 Write data setup time 2 Write data hold time	t <sub>WDD</sub> t <sub>WDS1</sub> t <sub>WDS2</sub> t <sub>WDH</sub>	1.0 t <sub>cyc</sub> - 30 2.0 t <sub>cyc</sub> - 30	_ _ _	ns ns ns	
Write data delay time Write data setup time 1 Write data setup time 2 Write data hold time Read data access time 1	twdd twds1 twds2 twdh tacc1	1.0 t <sub>cyc</sub> - 30 2.0 t <sub>cyc</sub> - 30		ns ns ns ns	- - - -
Write data delay time Write data setup time 1 Write data setup time 2 Write data hold time Read data access time 1 Read data access time 2	twdd twds1 twds2 twdh tacc1 tacc2	1.0 t <sub>cyc</sub> - 30 2.0 t <sub>cyc</sub> - 30		ns ns ns ns ns ns	    

 $t_{\text{PCH1}}$ 

 $t_{\text{PCH2}}$ 

 $t_{\text{WTS}} \\$ 

 $t_{WTH}$ 



 $1.0\ t_{cyc}-20$ 

 $0.5\;t_{\text{cyc}}-20$ 

25

5

ns

ns

ns

ns

Figu

Precharge time 1

Precharge time 2

Wait setup time

Wait hold time

	-10 (11	toyo			
RAS delay time 1	t <sub>RAD1</sub>	_	25	ns	
RAS delay time 2	t <sub>RAD2</sub>	_	30	ns	_
CAS delay time 1	t <sub>CASD1</sub>	_	25	ns	_
CAS delay time 2	t <sub>CASD2</sub>	_	25	ns	_
WE delay time	t <sub>WCD</sub>	_	25	ns	_
CAS pulse width 1	t <sub>CAS1</sub>	1.5 t <sub>cyc</sub> – 20	_	ns	_
CAS pulse width 2	t <sub>CAS2</sub>	1.0 t <sub>cyc</sub> – 20	_	ns	_
CAS pulse width 3	t <sub>CAS3</sub>	1.0 t <sub>cyc</sub> – 20	_	ns	_
RAS access time	t <sub>RAC</sub>	_	2.5 t <sub>cyc</sub> – 40	ns	_
Address access time	t <sub>AA</sub>	_	2.0 t <sub>cyc</sub> – 50	ns	_
CAS access time	t <sub>CAC</sub>	_	1.5 t <sub>cyc</sub> – 50	ns	_
WE setup time	twcs	$0.5 t_{cyc} - 20$	_	ns	_
WE hold time	t <sub>WCH</sub>	0.5 t <sub>cyc</sub> – 15	_	ns	_
Write data setup time	t <sub>WDS</sub>	$0.5 t_{cyc} - 20$	_	ns	_
WE write data hold time	$t_{WDH}$	0.5 t <sub>cyc</sub> - 15	_	ns	_
CAS setup time 1	t <sub>CSR1</sub>	0.5 t <sub>cyc</sub> – 20	<del>_</del>	ns	_
CAS setup time 2	t <sub>CSR2</sub>	0.5 t <sub>cyc</sub> – 15	<del>_</del>	ns	_
CAS hold time	t <sub>CHR</sub>	$0.5 t_{cyc} - 15$	_	ns	
RAS pulse width	t <sub>RAS</sub>	1.5 t <sub>cyc</sub> – 15	<del>_</del>	ns	_
Signal rise time (all input pins except EXTAL)	t <sub>SR</sub>	_	100	ns	Fig
Signal fall time (all input pins except EXTAL)	t <sub>SF</sub>	_	100	ns	_
Note: In order to secure the update mode 2 shoul					
		RENESAS		2.00, 09/03	3, pag

 $t_{BZD}$ 

 $t_{\mathsf{RP}}$ 

 $\mathsf{t}_{\mathsf{CP}}$ 

 $t_{\mathsf{RAH}}$ 

Bus-floating time

RAS precharge time

CAS precharge time

Row address hold time

RENESAS

30

1.5 t<sub>cyc</sub> – 25

 $0.5\ t_{cyc}-15$ 

0.5 t<sub>cyc</sub> - 15

ns

ns

ns

ns

Fig

figu

Ports and Output data delay time		delay time	$t_{\text{PWD}}$	_	50	ns	Figu
TPC	Input data se	etup time	t <sub>PRS</sub>	50	_	ns	
	Input data hold time		t <sub>PRH</sub>	50	_	ns	_
16-bit timer	Timer output	delay time	t <sub>TOCD</sub>	_	50	ns	Figu
	Timer input s	setup time	t <sub>TICS</sub>	50	_	ns	_
	Timer clock i time	nput setup	t <sub>TCKS</sub>	50	_	ns	Figu
	Timer clock	Single edge	t <sub>TCKWH</sub>	1.5	_	t <sub>cyc</sub>	_
	pulse width	Both edges	t <sub>TCKWL</sub>	2.5	_	t <sub>cyc</sub>	_
8-bit timer	Timer output delay time		t <sub>TOCD</sub>	_	50	ns	Figu
	Timer input s	setup time	t <sub>TICS</sub>	50	_	ns	_
	Timer clock i time	nput setup	t <sub>TCKS</sub>	50	_	ns	Figu
	Timer clock	Single edge	t <sub>TCKWH</sub>	1.5	_	t <sub>cyc</sub>	
	pulse width	Both edges	t <sub>TCKWL</sub>	2.5	_	t <sub>cyc</sub>	<del></del>

	Transmit data delay time		$t_{TXD}$	_	100	ns	Figu
		Receive data setup time (synchronous)		100	_	ns	
	Receive	Clock input	t <sub>RXH</sub>	100	_	ns	_
	data hold time (syn- chronous)	Clock output	_	0	_	ns	
DMAC	TEND delay	time 1	t <sub>TED1</sub>	_	50	ns	Figi
	TEND delay	TEND delay time 2		_	50	ns	figu
	DREQ setup time		t <sub>DRQS</sub>	25	_	ns	Figu
	DREQ hold	time	$t_{DRQH}$	10	_	ns	
H8/3028 N output pin	∕lask ROM ⊖ C		н	R <sub>L</sub>	$C = 30 \text{ p}$ $R_L = 2.4$ $R_H = 12$	F: ports kΩ	o A0, E 9, A, B

t<sub>SCKf</sub>

 $t_{\text{SCKW}} \\$ 

1.5

0.6

0.4

 $t_{cyc}$ 

 $t_{\text{Scyc}} \\$ 

Input clock fall time

Input clock pulse width

• Low: 0.8 V • High: 2.0 V

Rev. 2.00, 09/03, pag

Figure 21.3 Output Load Circuit

134 states	Conversion time (sin	5.36	_	
	Analog input capacit	_	_	
	Permissible signal-	φ ≤ 13 MHz	_	_
	source impedance	φ > 13 MHz	_	_
	Nonlinearity error	_	_	
	Offset error	_	_	
	Full-scale error	_	_	
	Quantization error	_	_	
	Absolute accuracy	_	_	
Conversion time:	Resolution	10	10	
70 states*	Conversion time (sin	5.38	_	
	Analog input capacit	ance	_	_
	Permissible signal- source impedance	φ ≤ 13 MHz	_	_
	Nonlinearity error		_	_

Condition f = 2 M to 25 MHz

Max

10

20 10 5 ±3.5 ±3.5 ±0.5 ±4.0

20 5

±7.5

±7.5

±7.5 ±0.5

Тур

10

Min

10

Absolute accuracy — ±8.0

Note: \* Do not select a conversion time of 70 states if the operating frequency exceeds

Rev. 2.00, 09/03, page 658 of 890

Item

Conversion time:

Resolution

Offset error

 $(states)/5.38 (\mu s) = 13.0 (MHz).$ 

Full-scale error

Quantization error



	•	f = 2 M to	25 MHz		
Item	Min	Тур	Max	Unit	Test Co
Resolution	8	8	8	bits	
Conversion time (centering time)	_	_	10	μs	20 pF ca
Absolute accuracy	_	±2.0	±3.0	LSB	2 MΩ re
	_	_	±2.0	LSB	4 MΩ re

Condition

Rev. 2.00, 09/03, pag

Input voltage (FWE)*1	V <sub>in</sub>	-0.3 to V <sub>CC</sub> +0.3
Input voltage (except for port 7)*1	Vin	-0.3 to V <sub>CC</sub> +0.3
Input voltage (port 7)	V <sub>in</sub>	-0.3 to AV <sub>CC</sub> +0.3
Reference voltage	V <sub>REF</sub>	-0.3 to AV <sub>CC</sub> +0.3
Analog power supply voltage	AV <sub>CC</sub>	-0.3 to +4.6
Analog input voltage	V <sub>AN</sub>	-0.3 to AV <sub>CC</sub> +0.3
Operating temperature	T <sub>opr</sub>	Regular specifications: –20 to +75*2
		Wide-range specifications: -40 to +85
Storage temperature	T <sub>stg</sub>	-55 to +125

-0.3 to +4.6

 $V_{CC}$ 

Caution: Permanent damage to the chip may result if absolute maximum ratings are exc Notes: 1. 12 V must not be applied to any pin, as this may cause permanent damage device.

device.
 The operating temperature range when programming and erasing the flash range of the transfer of the transfer

Rev. 2.00, 09/03, page 660 of 890

Power supply voltage



 $T_a = 0$ °C to +85°C (wide-range specifications)]

P8<sub>0</sub> to P8<sub>2</sub>,

All output pins

All output pins

Ports 1, 2,

and 5

 $V_{\text{OH}}$ 

 $V_{\text{OL}}$ 

Item

Schmitt

Output high

Output low

voltage

voltage

Symbol

V<sub>T</sub>

Min

 $V_{\text{CC}} \times 0.2$ 

Тур

Max

Unit

V

Tes

Committee	1 00 to 1 02,	v	V (() /\ U.Z			•
trigger input voltages	Port A	$V_T^+$	_	_	$V_{\text{CC}} \times 0.7$	V
voitages		$V_T^+ - V_T^-$	V <sub>CC</sub> × 0.05	_	_	V
Input high voltage	STBY, RES, NMI, MD <sub>2</sub> to MD <sub>0</sub> , FWE	V <sub>IH</sub>	V <sub>CC</sub> × 0.9	_	V <sub>CC</sub> + 0.3	V
	EXTAL		$V_{\text{CC}} \times 0.7$	_	V <sub>CC</sub> + 0.3	V
	Port 7		$V_{\text{CC}} \times 0.7$	_	AV <sub>CC</sub> + 0.3	V
	Ports 1 to 6 P8 <sub>3</sub> , P8 <sub>4</sub> , P9 <sub>0</sub> to P9 <sub>5</sub> , port B		V <sub>CC</sub> × 0.7	_	V <sub>CC</sub> + 0.3	V
Input low voltage	STBY, RES, FWE, MD <sub>2</sub> to MD <sub>0</sub>	V <sub>IL</sub>	-0.3	_	$V_{CC} \times 0.1$	V
	NMI, EXTAL, ports 1 to 7 P8 <sub>3</sub> , P8 <sub>4</sub> , P9 <sub>0</sub> to P9 <sub>5</sub> , port B		-0.3	_	V <sub>CC</sub> × 0.2	V

٧

٧

٧

٧

Rev. 2.00, 09/03, pag

0.4

1.0

 $I_{OH}$ 

 $I_{OH}$ 

 $I_{\text{OL}}$ 

 $I_{\text{OL}}$ 

V<sub>CC</sub> - 0.5 —

V<sub>CC</sub> – 1.0

dissipation*2	operation	ICC	_	(3.3 V)	58	mA	1 = 2
•	Sleep mode	=	_	29 (3.3 V)	47	-	
	Module standby mode	-	_	21 (3.3 V)	37	-	
•	Standby mode	-	_	1.0	10	μΑ	Ta≤
			_	_	80	μΑ	50°C
	Flash memory programming/ erasing*4	-	_	47	68	mA	f = 2
Analog power supply current	During A/D conversion	Alcc	_	0.6	1.5	mA	
	During A/D and D/A conversion	-	_	0.6	1.5	mA	-
	Idle			0.01	5.0	μΑ	DAS
Reference current	During A/D conversion	Alcc	_	0.45	0.8	mA	
	During A/D and D/A conversion	-	_	2.0	3.0	mA	-
•	Idle	-	_	0.01	5.0	μΑ	DAS
RAM standby v	/oltage	$V_{RAM}$	2.0	_	_	V	
	ne A/D converter nnect AV <sub>CC</sub> and \	∕ <sub>REF</sub> to V <sub>CC</sub>				nd AV <sub>SS</sub>	; pins

Input pull-up

MOS current

capacitance

Input

Current

Ports 2, 4,

All input pins

except NMI, and FWE

Normal

and 5

FWE

NMI

 $-I_p$ 

Cin

Icc\*3

10

300

80

50

15

58

37

μΑ

рF

pF

pF

mΑ

V<sub>in</sub> =

Vin:  $f = f_r$ 

Ta =

f = 2

## **Table 21.12 Permissible Output Currents**

Conditions:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{REF} = 3.0 \text{ V}$  to  $AV_{CC}$ ,

 $V_{SS} = AV_{SS} = 0 \text{ V}, T_a = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)},$ 

 $T_a = -40$ °C to +85°C (wide-range specifications)

Item		Symbol	Min	Тур
Permissible output	Ports 1, 2, and 5	I <sub>OL</sub>	_	_
low current (per pin)	Other output pins	<del>_</del>	_	_
Permissible output low current (total)	Total of 20 pins in Ports 1, 2, and 5	$\Sigma I_{OL}$	_	_
	Total of all output pins, including the above	_	_	_
Permissible output high current (per pin)	All output pins	-I <sub>OH</sub>	_	_
Permissible output high current (total)	Total of all output pins	–ΣΙ <sub>ΟΗ</sub>	_	_

Notes: 1. To protect chip reliability, do not exceed the output current values in table 2

2. When directly driving a darlington pair or LED, always insert a current-limiting the output line, as shown in figures 21.4 and 21.5.

Darlington pair 7//

Figure 21.4 Darlington Pair Drive Circuit (Example)




Figure 21.5 Sample LED Circuit

 $T_a = -40$ °C to +85°C (wide-range specifications)

		f = 2	M to 25 MHz	_	
Item	Symbol	Min	Max	Unit	Test
Clock cycle time	t <sub>cyc</sub>	40	500	ns	Figu
Clock pulse low width	t <sub>CL</sub>	10	_	ns	figur
Clock pulse high width	t <sub>CH</sub>	10	_	ns	
Clock rise time	t <sub>Cr</sub>	_	10	ns	
Clock fall time	t <sub>Cf</sub>	_	10	ns	
Clock oscillator settling time at reset	t <sub>OSC1</sub>	20	<del>_</del>	ms	Figu
Clock oscillator settling time	t <sub>OSC2</sub>	7	_	ms	Figu

Condition

## **Table 21.14 Control Signal Timing**

in software standby

Conditions:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{REF} = 3.0 \text{ V}$  to  $AV_{CC}$ ,

 $V_{SS} = AV_{SS} = 0 \text{ V}, T_a = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)},$ 

 $T_a = -40$ °C to +85°C (wide-range specifications)

		Co	ondition		
		f = 2 M to 25 MHz		-	
Item	Symbol	Min	Max	Unit	Test Co
RES setup time	t <sub>RESS</sub>	150	_	ns	Figure 2
RES pulse width	t <sub>RESW</sub>	20	_	t <sub>cyc</sub>	<del></del>
Mode programming setup time	t <sub>MDS</sub>	200	_	ns	<del></del>
NMI, IRQ setup time	t <sub>NMIS</sub>	150	_	ns	Figure 2
NMI, IRQ hold time	t <sub>NMIH</sub>	10	_	ns	<del></del>
NMI, IRQ pulse width	t <sub>NMIW</sub>	200	_	ns	<del></del>

Rev. 2.00, 09/03, pag

Address delay time	$t_{AD}$	_	25	ns	Figu
Address hold time	t <sub>AH</sub>	$0.5 t_{cyc} - 20$	_	ns	figur _ figur
Read strobe delay time	t <sub>RSD</sub>	_	25	ns	figur
Address strobe delay time	t <sub>ASD</sub>	_	25	ns	
Write strobe delay time	t <sub>WSD</sub>	_	25	ns	
Strobe delay time	t <sub>SD</sub>	_	25	ns	
Write strobe pulse width 1	t <sub>WSW1</sub>	1.0 t <sub>cyc</sub> – 25	_	ns	
Write strobe pulse width 2	t <sub>WSW2</sub>	$1.5 t_{cyc} - 25$	_	ns	
Address setup time 1	t <sub>AS1</sub>	$0.5 t_{cyc} - 20$	_	ns	
Address setup time 2	t <sub>AS2</sub>	1.0 t <sub>cyc</sub> – 20	_	ns	
Read data setup time	t <sub>RDS</sub>	25	_	ns	
Read data hold time	t <sub>RDH</sub>	0	_	ns	
Write data delay time	t <sub>WDD</sub>	_	35	ns	
Write data setup time 1	t <sub>WDS1</sub>	1.0 t <sub>cyc</sub> – 30	_	ns	
Write data setup time 2	t <sub>WDS2</sub>	2.0 t <sub>cyc</sub> - 30	_	ns	
Write data hold time	$t_{WDH}$	$0.5 t_{cyc} - 15$	_	ns	_
Read data access time 1	t <sub>ACC1</sub>	_	2.0 t <sub>cyc</sub> – 45	ns	
Read data access time 2	t <sub>ACC2</sub>	_	3.0 t <sub>cyc</sub> – 45	ns	_
Read data access time 3	t <sub>ACC3</sub>	_	1.5 t <sub>cyc</sub> - 45	ns	_
Read data access time 4	t <sub>ACC4</sub>	_	2.5 t <sub>cyc</sub> – 45	ns	_

 $t_{\text{PCH1}}$ 

 $t_{\text{PCH2}}$ 

 $t_{\text{WTS}} \\$ 

 $t_{\text{WTH}}$ 



 $1.0\ t_{cyc}-20$ 

 $0.5\ t_{cyc}-20$ 

25

5

ns

ns

ns

ns

Figu

Precharge time 1

Precharge time 2

Wait setup time

Wait hold time

	-10 01				
RAS delay time 1	t <sub>RAD1</sub>	<del></del>	25	ns	_
RAS delay time 2	t <sub>RAD2</sub>	_	30	ns	_
CAS delay time 1	t <sub>CASD1</sub>	_	25	ns	_
CAS delay time 2	t <sub>CASD2</sub>	_	25	ns	_
WE delay time	twcD	_	25	ns	_
CAS pulse width 1	t <sub>CAS1</sub>	1.5 t <sub>cyc</sub> – 20	_	ns	
CAS pulse width 2	t <sub>CAS2</sub>	1.0 t <sub>cyc</sub> – 20	_	ns	_
CAS pulse width 3	t <sub>CAS3</sub>	1.0 t <sub>cyc</sub> – 20	_	ns	=
RAS access time	t <sub>RAC</sub>	_	2.5 t <sub>cyc</sub> – 40	ns	=
Address access time	t <sub>AA</sub>	_	2.0 t <sub>cyc</sub> - 50	ns	
CAS access time	t <sub>CAC</sub>	_	1.5 t <sub>cyc</sub> – 50	ns	_
WE setup time	twcs	$0.5 t_{cyc} - 20$	_	ns	=
WE hold time	t <sub>WCH</sub>	0.5 t <sub>cyc</sub> – 15	_	ns	
Write data setup time	t <sub>WDS</sub>	$0.5 t_{cyc} - 20$	_	ns	
WE write data hold time	t <sub>WDH</sub>	0.5 t <sub>cyc</sub> - 15	_	ns	
CAS setup time 1	t <sub>CSR1</sub>	0.5 t <sub>cyc</sub> – 20	_	ns	_
CAS setup time 2	t <sub>CSR2</sub>	0.5 t <sub>cyc</sub> - 15	_	ns	_
CAS hold time	t <sub>CHR</sub>	$0.5 t_{cyc} - 15$	_	ns	_
RAS pulse width	t <sub>RAS</sub>	1.5 t <sub>cyc</sub> – 15	_	ns	_
Signal rise time (all input pins except EXTAL)	t <sub>SR</sub>	_	100	ns	Fig
Signal fall time (all input pins except EXTAL)	t <sub>SF</sub>	_	100	ns	_
Note: In order to secure the update mode 2 shoul					
		RENESAS		2.00, 09/03	B, paç

 $t_{BZD}$ 

 $t_{\mathsf{RP}}$ 

 $\mathsf{t}_{\mathsf{CP}}$ 

 $t_{\mathsf{RAH}}$ 

Bus-floating time

RAS precharge time

CAS precharge time

Row address hold time

RENESAS

30

1.5 t<sub>cyc</sub> – 25

 $0.5\ t_{cyc}-15$ 

0.5 t<sub>cyc</sub> - 15

ns

ns

ns

ns

Fig

figu

TPC	Input data se	tup time	t <sub>PRS</sub>	50	_	ns	
	Input data ho	old time	t <sub>PRH</sub>	50	_	ns	
16-bit timer	Timer output delay time		t <sub>TOCD</sub>	_	50	ns	Figu
	Timer input setup time		t <sub>TICS</sub>	50	_	ns	
	Timer clock i time	nput setup	t <sub>TCKS</sub>	50	_	ns	Figu
	Timer clock	Single edge	t <sub>TCKWH</sub>	1.5	_	t <sub>cyc</sub>	
	pulse width	Both edges	t <sub>TCKWL</sub>	2.5	_	t <sub>cyc</sub>	
8-bit timer	Timer output	delay time	t <sub>TOCD</sub>	_	50	ns	Figu
	Timer input s	setup time	t <sub>TICS</sub>	50	_	ns	
	Timer clock i time	nput setup	t <sub>TCKS</sub>	50	_	ns	Figu
	Timer clock	Single edge	t <sub>TCKWH</sub>	1.5	_	t <sub>cyc</sub>	
	pulse width	Both edges	t <sub>TCKWL</sub>	2.5	_	t <sub>cyc</sub>	_

 $t_{\text{PWD}}$ 

50

ns

Figu

Ports and

Output data delay time

	Transmit data	a delay time	$t_{TXD}$	_	100	ns	Figi
	Receive data (synchronous	•	t <sub>RXS</sub>	100	_	ns	_
	Receive	Clock input	$t_{RXH}$	100	_	ns	_
	data hold time (syn- chronous)	Clock output	-	0	_	ns	_
DMAC	TEND delay t	time 1	t <sub>TED1</sub>	<u> </u>	50	ns	Figu
	TEND delay t	time 2	t <sub>TED2</sub>		50	ns	figu
	DREQ setup	time	t <sub>DRQS</sub>	25	_	ns	Figu
	DREQ hold ti	me	$t_{DRQH}$	10	_	ns	_
H8/3028F- output pin	ZTAT O		<b>—</b>	$R_{L}$	C = 30 p $R_L = 2.4$		40, D
	С	└			$R_{H} = 12$	KC2	

t<sub>SCKf</sub>

 $t_{\text{SCKW}} \\$ 

0.4

1.5

0.6

 $t_{cyc}$ 

 $t_{\text{Scyc}} \\$ 

Input/output timing meas

Rev. 2.00, 09/03, pag

levels
• Low: 0.8 V

Input clock fall time

Input clock pulse width

Figure 21.6 Output Load Circuit



	Permissible signal-	φ ≤ 13 MHz	_	_	10
	source impedance	φ > 13 MHz	_	_	5
	Nonlinearity error		_	_	±3.5
	Offset error	_	_	±3.5	
	Full-scale error		_	_	±3.5
	Quantization error		_	_	±0.5
	Absolute accuracy		_	_	±4.0
Conversion time:	Resolution	10	10	10	
70 states*	Conversion time (sir	5.38	_	_	
	Analog input capacit	_	_	20	
	Permissible signal- source impedance	φ ≤ 13 MHz	_	_	5
	Nonlinearity error		_	_	±7.5

Condition f = 2 M to 25 MHz

Max

10

20

±7.5

±7.5 ±0.5

Тур

10

Min

10

5.36

Absolute accuracy — ±8.0

Note: \* Do not select a conversion time of 70 states if the operating frequency exceeds

Rev. 2.00, 09/03, page 670 of 890

Item

Conversion time:

134 states

Resolution

Offset error

 $(states)/5.38 (\mu s) = 13.0 (MHz).$ 

Full-scale error

Quantization error

Conversion time (single mode)

Analog input capacitance



Item	•	f = 2 M to			
	Min	Тур	Max	Unit	Test Co
Resolution	8	8	8	bits	
Conversion time (centering time)	_	_	10	μs	20 pF ca
Absolute accuracy	_	±2.0	±3.0	LSB	2 MΩ re
	_	_	±2.0	LSB	4 MΩ re

Condition

Rev. 2.00, 09/03, pag

specification)

Item		Symbol	Min	Тур	Max	Unit I		
	Programming time*1 *2 *4				_	10	200	ms/ 128 bytes
Erase time*1 *	3 *5	t <sub>E</sub>		100	1200	ms/block		
Reprogrammir	•	N <sub>WEC</sub>	_	_	100	Times		
Programming	Wait time after SWE bit setting*1	$t_{\text{sswe}}$	1	1	_	μs		
	Wait time after PSU bit setting*1	$t_{\sf spsu}$	50	50	_	μs		
	Wait time after P bit setting*1 *4	t <sub>sp30</sub>	28	30	32	μs		
		t <sub>sp200</sub>	198	200	202	μs		
		t <sub>sp10</sub>	8	10	12	μs		
	Wait time after P bit clear*1	t <sub>cp</sub>	5	5	_	μs		
	Wait time after PSU bit clear*1	$t_{cpsu}$	5	5	_	μs		
	Wait time after PV bit setting*1	$t_{\sf spv}$	4	4	_	μs		
	Wait time after H'FF dummy write*1	$t_{spvr}$	2	2	_	μs		
	Wait time after PV bit clear*1	$t_{\sf cpv}$	2	2	_	μs		
	Wait time after SWE bit clear*1	$t_{\text{cswe}}$	100	100	_	μs		
	Maximum programming count*1 *4	N	_	_	1000	Times		
Erase	Wait time after SWE bit setting*1	$t_{\text{sswe}}$	1	1	_	μs		
	Wait time after ESU bit setting*1	$t_{sesu}$	100	100	_	μs		
	Wait time after E bit setting*1 *5	t <sub>se</sub>	10	10	100	ms		
	Wait time after E bit clear*1	t <sub>ce</sub>	10	10	_	μs		
	Wait time after ESU bit clear*1	t <sub>cesu</sub>	10	10	_	μs		
	Wait time after EV bit setting*1	t <sub>sev</sub>	20	20	_	μs		
	Wait time after H'FF dummy write*1	t <sub>sevr</sub>	2	2	_	μs		
	Wait time after EV bit clear*1	t <sub>cev</sub>	4	4	_	μs		
	Wait time after SWE bit clear*1	t <sub>cswe</sub>	100	100	_	μs		
	Maximum erase count*1 *5	N	12	_	120	Times		



the programming counter (n).

Programming counter (n) = 1 to 6:

Programming counter (n) = 7 to 1000:

Programming counter (n) [in additional programming] = 1 to 6:  $t_{sp10}$  =

5. For the maximum erase time ( $t_E(max)$ ), the following relationship applies be wait time after E bit setting (tse) and the maximum erase count (N):

 $t_E(max)$  = Wait time after E bit setting  $(t_{se}) \times maximum$  erase count (N

To set the maximum erase time, the values of t<sub>se</sub> and N should be set so as

the above formula.

Examples: When  $t_{se} = 100$  [ms], N = 12 times When  $t_{se} = 10$  [ms], N = 120 times  $t_{sp30} =$ 

 $t_{sp200} :$ 

Figure 21.7 shows the oscillator settling timing.




Figure 21.7 Oscillator Settling Timing

Figure 21.10 shows the interrupt input timing for NMI and  $\overline{IRQ}_5$  to  $\overline{IRQ}_0$ .




Figure 21.8 Reset Input Timing




Figure 21.9 Reset Output Timing\*

Note: \* This function is used only in mask ROM models, and is not provided in flash models.

Rev. 2.00, 09/03, pag




Figure 21.10 Interrupt Input Timing

## 21.3.3 Bus Timing

Bus timing is shown as follows:

- Basic bus cycle: two-state access
  Figure 21.11 shows the timing of the external two-state access cycle.
- Basic bus cycle: three-state access
  Figure 21.12 shows the timing of the external three-state access cycle.
- Basic bus cycle: three-state access with one wait state
   Figure 21.13 shows the timing of the external three-state access cycle with one wait inserted.
- Bus-release mode timing
   Figure 21.14 shows the bus-release mode timing.

Rev. 2.00, 09/03, page 676 of 890




Figure 21.11 Basic Bus Cycle: Two-State Access

Rev. 2.00, 09/03, pag




Figure 21.12 Basic Bus Cycle: Three-State Access




Figure 21.13 Basic Bus Cycle: Three-State Access with One Wait Sta




Figure 21.14 Burst ROM Access Timing: Two-State Access

Rev. 2.00, 09/03, page 680 of 890




Figure 21.15 Burst ROM Access Timing: Three-State Access




Figure 21.16 Bus-Release Mode Timing

Figure 21.19 shows the timing of the self-refresh.

Rev. 2.00, 09/03, page 682 of 890




Figure 21.17 DRAM Bus Timing (Read/Write)

Rev. 2.00, 09/03, pag




Figure 21.18 DRAM Bus Timing (CAS Before RAS Refresh)




Figure 21.19 DRAM Bus Timing (Self-Refresh)

## 21.3.5 TPC and I/O Port Timing

Figure 21.20 shows the TPC and I/O port input/output timing.




Figure 21.20 TPC and I/O Port Input/Output Timing




Figure 21.21 Timer Input/Output Timing




Figure 21.22 Timer External Clock Input Timing




Figure 21.23 SCI Input Clock Timing




Figure 21.24 SCI Input/Output Timing in Synchronous Mode

Figure 21.27 shows DMAC DREQ input timing.




Figure 21.25 DMAC TEND Output Timing for 2-State Access




Figure 21.26 DMAC TEND Output Timing for 3-State Access





Figure 21.27 DMAC DREQ Input Timing

Rev. 2.00, 09/03, page 688 of 890



RENESAS

**ERs** General source register (address register or 32-bit register) ERn General register (32-bit register) (EAd) Destination operand (EAs) Source operand PC Program counter SP Stack pointer CCR Condition code register Ν N (negative) flag in CCR Ζ Z (zero) flag in CCR V V (overflow) flag in CCR С C (carry) flag in CCR disp Displacement  $\rightarrow$ Transfer from the operand on the left to the operand on the right, or tran the state on the left to the state on the right Addition of the operands on both sides + Subtraction of the operand on the right from the operand on the left Multiplication of the operands on both sides X ÷ Division of the operand on the left by the operand on the right Logical AND of the operands on both sides Λ Logical OR of the operands on both sides V  $\oplus$ Exclusive logical OR of the operands on both sides NOT (logical complement) Contents of operand ( ), < > Note: General registers include 8-bit registers (R0H to R7H and R0L to R7L) and 16-(R0 to R7 and E0 to E7). Rev. 2.00, 09/03, pag RENESAS

General destination register (address register or 32-bit register)

Rs

Rn

**ERd** 

General source register

General register

Rev. 2.00, 09/03, page 692 of 890



MOV.B @(d:24, ERs), Rd	В				8				@(d:24, ERs) → Rd8	_	_	\$	\$	0
MOV.B @ERs+, Rd	В					2			@ERs → Rd8 ERs32+1 → ERs32	_	_	\$	\$	0
MOV.B @aa:8, Rd	В						2		@aa:8 → Rd8	-	_	\$	\$	0
MOV.B @aa:16, Rd	В						4		@aa:16 → Rd8	_	_	<b>\$</b>	<b>\$</b>	0
MOV.B @aa:24, Rd	В						6		@aa:24 → Rd8	_	_	\$	\$	0
MOV.B Rs, @ERd	В			2					Rs8 → @ERd	_	_	<b>\$</b>	\$	0
MOV.B Rs, @(d:16, ERd)	В				4				Rs8 → @(d:16, ERd)	-	_	\$	\$	0
MOV.B Rs, @(d:24, ERd)	В				8				Rs8 → @(d:24, ERd)	_	_	\$	\$	0
MOV.B Rs, @-ERd	В					2			ERd32–1 → ERd32 Rs8 → @ERd	_	_	\$	\$	0
MOV.B Rs, @aa:8	В						2		Rs8 → @aa:8	-	_	\$	\$	0
MOV.B Rs, @aa:16	В						4		Rs8 → @aa:16	_	_	\$	\$	0
MOV.B Rs, @aa:24	В						6		Rs8 → @aa:24	-	_	\$	\$	0
MOV.W #xx:16, Rd	W	4							#xx:16 → Rd16	_	_	\$	\$	0
MOV.W Rs, Rd	w		2						Rs16 → Rd16	_	_	\$	\$	0
MOV.W @ERs, Rd	w			2					@ERs → Rd16	_	_	\$	\$	0
MOV.W @(d:16, ERs), Rd	W				4				@(d:16, ERs) → Rd16	-	_	\$	\$	0
MOV.W @(d:24, ERs), Rd	W				8				@(d:24, ERs) → Rd16	_	_	\$	\$	0
MOV.W @ERs+, Rd	w					2			@ERs → Rd16 ERs32+2 → @ERd32	_	_	\$	\$	0
MOV.W @aa:16, Rd	w						4		@aa:16 → Rd16	_	_	<b>\$</b>	<b>\$</b>	0

 $\#xx:8 \rightarrow Rd8$ 

 $Rs8 \rightarrow Rd8$ 

@ERs  $\rightarrow$  Rd8

 $@(d:16, ERs) \rightarrow Rd8$ 

1 | 11 | N | Z | V | ↑ | ↑ | 0

↑ | ↑ | 0

| ↑ | ↑ | 0

| ↑ | ↑ | 0

Millelliollic

MOV.B #xx:8, Rd

MOV.B @ERs, Rd

MOV.B @(d:16, ERs), B

MOV.B Rs, Rd

B 2

2

2

В



ERd)	**				-				11310 → @(d.10, L11d)			*	*		
MOV.W Rs, @(d:24, ERd)	W				8				Rs16 → @(d:24, ERd)	_	_	\$	\$	0	-
MOV.W Rs, @-ERd	W					2			ERd32-2 $\rightarrow$ ERd32 Rs16 $\rightarrow$ @ERd	_	_	\$	\$	0	-
MOV.W Rs, @aa:16	W						4		Rs16 → @aa:16	_	_	\$	\$	0	-
MOV.W Rs, @aa:24	W						6		Rs16 → @aa:24	_	_	\$	\$	0	-
MOV.L #xx:32, Rd	L	6							#xx:32 → Rd32	_	_	\$	\$	0	-
MOV.L ERs, ERd	L		2						ERs32 → ERd32	_	_	\$	\$	0	-
MOV.L @ERs, ERd	L			4					@ERs → ERd32	_	_	\$	\$	0	-
MOV.L @(d:16, ERs), ERd	L				6				@(d:16, ERs) → ERd32	_	_	\$	\$	0	-
MOV.L @(d:24, ERs), ERd	L				10				@(d:24, ERs) → ERd32	_	_	\$	\$	0	-
MOV.L @ERs+, ERd	L					4			@ERs → ERd32 ERs32+4 → ERs32	_	_	\$	\$	0	-
MOV.L @aa:16, ERd	L						6		@aa:16 → ERd32	_	_	\$	\$	0	-
MOV.L @aa:24, ERd	L						8		@aa:24 → ERd32	_	_	\$	\$	0	-
MOV.L ERs, @ERd	L			4					ERs32 → @ERd	_	_	\$	\$	0	-
MOV.L ERs, @(d:16, ERd)	L				6				ERs32 → @(d:16, ERd)	_	_	\$	\$	0	-
MOV.L ERs, @(d:24, ERd)	L				10				ERs32 → @(d:24, ERd)	_	_	\$	\$	0	-
MOV.L ERs, @-ERd	L					4			ERd32-4 $\rightarrow$ ERd32 ERs32 $\rightarrow$ @ERd	_	_	\$	\$	0	
MOV.L ERs, @aa:16	L						6		ERs32 → @aa:16	_	_	\$	\$	0	-
		T T													

8

 $RS10 \rightarrow @(0.10, ER0)$ 

Rev. 2.00, 09/03, page 694 of 890

MOV.L ERs, @aa:24

W

L

POP.W Rn

POP.L ERn

MOV.W RS, @(0.16, W



ERs32 → @aa:24

\$ **1**  0

2 @SP → Rn16  $SP+2 \rightarrow SP$ 

4 @SP → ERn32

 $SP+4 \rightarrow SP$ 

						$ERn32 \to @SP$			
MOVFPE @aa:16, Rd	В			4		Cannot be used in the H8/3028 Seires	 	 use eires	
MOVTPE Rs, @aa:16	В			4		Cannot be used in the H8/3028 Seires	 	 used	

## 2. Arithmetic instructions

				ddre ruct		-			nd /tes]	)						
Mnemonic	Operand Size	*x#	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	Фаа	@(d, PC)	ФФаа	ı	Occupion					ode
ADD.B #xx:8, Rd	В	<b>#</b>	IE.	•	•	9	9	9	9	'	Operation Rd8+#xx:8 → Rd8	ı	<b>H</b>	N ↑	Z ^	<b>V</b>
,	╀	_	_								, , , , , , , , , , , , , , , , , , , ,	_	Ť	<b>1</b>	<b>\$</b>	- 1
ADD.B Rs, Rd	В		2								Rd8+Rs8 → Rd8	_	<b>\$</b>	\$	\$	\$
ADD.W #xx:16, Rd	W	4									Rd16+#xx:16 → Rd16	_	(1)	\$	\$	\$
ADD.W Rs, Rd	W		2								Rd16+Rs16 → Rd16	-	(1)	\$	\$	<b>\$</b>
ADD.L #xx:32, ERd	L	6									ERd32+#xx:32 → ERd32	-	(2)	\$	\$	\$
ADD.L ERs, ERd	L		2								ERd32+ERs32 → ERd32	-	(2)	\$	\$	\$
ADDX.B #xx:8, Rd	В	2									Rd8+#xx:8 +C → Rd8	_	<b>\$</b>	\$	(3)	\$
ADDX.B Rs, Rd	В		2								Rd8+Rs8 +C → Rd8	_	<b>\$</b>	\$	(3)	\$
ADDS.L #1, ERd	L		2								ERd32+1 → ERd32	_	_	_	_	_
ADDS.L #2, ERd	L		2								ERd32+2 → ERd32	_	_	_	_	-
ADDS.L #4, ERd	L		2								ERd32+4 → ERd32		_	_	_	_
INC.B Rd	В		2								Rd8+1 → Rd8	_		\$	\$	\$
INC.W #1, Rd	W		2								Rd16+1 → Rd16	_	_	\$	\$	\$
INC.W #2, Rd	W		2								Rd16+2 → Rd16	_	_	\$	\$	\$

RENESAS

							→ ERd32
SUB.L ERs, ERd	L		2				ERd32–ERs32 → ERd32
SUBX.B #xx:8, Rd	В	2					Rd8–#xx:8–C $\rightarrow$ Rd8
SUBX.B Rs, Rd	В		2				Rd8–Rs8–C $\rightarrow$ Rd8
SUBS.L#1, ERd	L		2				ERd32−1 → ERd32
SUBS.L #2, ERd	L		2				ERd32–2 $\rightarrow$ ERd32
SUBS.L #4, ERd	L		2				ERd32–4 $\rightarrow$ ERd32
DEC.B Rd	В		2				Rd8–1 → Rd8
DEC.W #1, Rd	W		2				Rd16–1 → Rd16
DEC.W #2, Rd	W		2				Rd16–2 → Rd16
DEC.L #1, ERd	L		2				ERd32–1 $\rightarrow$ ERd32
DEC.L #2, ERd	L		2				ERd32–2 $\rightarrow$ ERd32
DAS.Rd	В		2				Rd8 decimal adjust  → Rd8
MULXU. B Rs, Rd	В		2				$Rd8 \times Rs8 \rightarrow Rd16$ (unsigned multiplication)
MULXU. W Rs, ERd	W		2				$Rd16 \times Rs16 \rightarrow ERd32$ (unsigned multiplication)
MULXS. B Rs, Rd	В		4				Rd8 × Rs8 → Rd16 (signed multiplication)
MULXS. W Rs, ERd	W		4				Rd16 × Rs16 → ERd32 (signed multiplication)
DIVXU. B Rs, Rd	В		2				Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (unsigned division)

DAA Ru

SUB.B Rs, Rd

SUB.W Rs, Rd

SUB.W #xx:16, Rd

SUB.L #xx:32, ERd

D

В

W

W

L 6 \_

2

2

Ruo decimai adjust

 $Rd8-Rs8 \rightarrow Rd8$ 

ERd32-#xx:32

Rd16– $\#xx:16 \rightarrow Rd16$ 

 $Rd16-Rs16 \rightarrow Rd16$ 

1 1

1 1

(3)

(3) 1

(1) **1** 

(1) \$ \$

(2) \$ \$ 1 1

(2) \$ \$ \$

\$

\$ \$

> \$ \$

\$ \$

\$ \$

\$ \$

\$ \$

\$ \$

(6) (7)


 $\rightarrow$  Rd8

							(unsigned division)					
DIVXS. B Rs, Rd	В		4				Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (signed division)		_	(8)	(7)	_
DIVXS. W Rs, ERd	w		4				ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (signed division)		_	(8)	(7)	_
CMP.B #xx:8, Rd	В	2					Rd8-#xx:8	_	\$	\$	\$	\$
CMP.B Rs, Rd	В		2				Rd8-Rs8	_	\$	\$	\$	\$
CMP.W #xx:16, Rd	W	4					Rd16-#xx:16	_	(1)	\$	\$	\$
CMP.W Rs, Rd	W		2				Rd16-Rs16	_	(1)	\$	\$	\$
CMP.L #xx:32, ERd	L	6					ERd32-#xx:32	_	(2)	\$	\$	\$
CMP.L ERs, ERd	L		2				ERd32-ERs32	_	(2)	\$	\$	\$
NEG.B Rd	В		2				0–Rd8 → Rd8	_	\$	\$	\$	\$
NEG.W Rd	W		2				0–Rd16 → Rd16	_	\$	\$	\$	\$
NEG.L ERd	L		2				0–ERd32 → ERd32	_	<b>\$</b>	\$	\$	\$
EXTU.W Rd	W		2				0 → ( <bits 15="" 8="" to=""> of Rd16)</bits>	_	_	0	\$	0
EXTU.L ERd	L		2				0 → ( <bits 16="" 31="" to=""> of ERd32)</bits>	_	_	0	\$	0
EXTS.W Rd	W		2				( <bit 7=""> of Rd16) → (<bits 15="" 8="" to=""> of Rd16)</bits></bit>		_	\$	\$	0
EXTS.L ERd	L		2				( <bit 15=""> of ERd32) → (<bits 16="" 31="" to=""> of ERd32)</bits></bit>	_	_	\$	\$	0

RENESAS

AND.B Rs, Rd	В		2				Rd8∧Rs8 → Rd8	_	_	\$ \$	0	-
AND.W #xx:16, Rd	W	4					Rd16∧#xx:16 → Rd16	_	_	\$ \$	0	_
AND.W Rs, Rd	W		2				Rd16∧Rs16 → Rd16	_	_	\$ \$	0	-
AND.L #xx:32, ERd	L	6					ERd32∧#xx:32 → ERd32	_	_	\$ \$	0	-
AND.L ERs, ERd	Г		4				$ERd32 {\scriptstyle \wedge} ERs32 \to ERd32$	_	_	\$ \$	0	_
OR.B #xx:8, Rd	В	2					Rd8∨#xx:8 → Rd8	_	_	\$ \$	0	_
OR.B Rs, Rd	В		2				Rd8∨Rs8 → Rd8	_	_	\$ \$	0	-
OR.W #xx:16, Rd	W	4					Rd16√#xx:16 → Rd16	_	_	\$ \$	0	-
OR.W Rs, Rd	W		2				Rd16∨Rs16 → Rd16	_	_	\$ \$	0	-
OR.L #xx:32, ERd	L	6					ERd32√#xx:32 → ERd32	_	_	\$ \$	0	-
OR.L ERs, ERd	L		4				ERd32√ERs32 → ERd32	_	_	\$ \$	0	-
XOR.B #xx:8, Rd	В	2					Rd8⊕#xx:8 → Rd8	_	_	\$ \$	0	-
XOR.B Rs, Rd	В		2				Rd8⊕Rs8 → Rd8	_	_	\$ \$	0	-
XOR.W #xx:16, Rd	W	4					Rd16⊕#xx:16 → Rd16	_	_	\$ \$	0	-
XOR.W Rs, Rd	W		2				Rd16⊕Rs16 → Rd16	_	_	\$ \$	0	_
XOR.L #xx:32, ERd	L	6					ERd32⊕#xx:32 → ERd32	_	_	\$ \$	0	-
XOR.L ERs, ERd	L		4				ERd32⊕ERs32 → ERd32	_	_	\$ \$	0	-
NOT.B Rd	В		2				¬Rd8 → Rd8	_	_	\$ \$	0	-
NOT.W Rd	W		2				¬Rd16 → Rd16	_	_	\$ \$	0	_
NOT.L ERd	L		2				¬Rd32 → Rd32	_	_	\$ \$	0	-





BSET #xx:3, @ERd	В		4				(#xx:3 of @ERd) ← 1	_	_	_	_	_	-
BSET #xx:3, @aa:8	В				4		(#xx:3 of @aa:8) ← 1	_	_	_	_	_	-
BSET Rn, Rd	В	2					(Rn8 of Rd8) ← 1	_	_	_	_	_	_
BSET Rn, @ERd	В		4				(Rn8 of @ERd) ← 1	_	_	_	_	_	_
BSET Rn, @aa:8	В				4		(Rn8 of @aa:8) ← 1	_	_	_	_	_	_
BCLR #xx:3, Rd	В	2					(#xx:3 of Rd8) ← 0	_	_	_	_	_	_
BCLR #xx:3, @ERd	В		4				(#xx:3 of @ERd) ← 0	_	_	_	_	_	_
BCLR #xx:3, @aa:8	В				4		(#xx:3 of @aa:8) ← 0	_	_	_	_	_	_
BCLR Rn, Rd	В	2					(Rn8 of Rd8) ← 0	_	_	_	_	_	_
BCLR Rn, @ERd	В		4				(Rn8 of @ERd) ← 0	_	_	_	_	_	_
BCLR Rn, @aa:8	В				4		(Rn8 of @aa:8) ← 0	_	_	_	_	_	_
BNOT #xx:3, Rd	В	2					(#xx:3 of Rd8) ← ¬ (#xx:3 of Rd8)	_	_		_	_	-
BNOT #xx:3, @ERd	В		4				(#xx:3 of @ERd) ← ¬ (#xx:3 of @ERd)	-	_	_	_	_	_
BNOT #xx:3, @aa:8	В				4		(#xx:3 of @aa:8) ← ¬ (#xx:3 of @aa:8)	-	_	_	_	_	_
BNOT Rn, Rd	В	2					(Rn8 of Rd8) ← ¬ (Rn8 of Rd8)	-	_	_	_	_	-
BNOT Rn, @ERd	В		4				(Rn8 of @ERd) ← ¬ (Rn8 of @ERd)	-	_	_	_	_	-
BNOT Rn, @aa:8	В				4		(Rn8 of @aa:8) ← ¬ (Rn8 of @aa:8)	-	_	_	_	_	-
BTST #xx:3, Rd	В	2					¬ (#xx:3 of Rd8) → Z	_	_	_	\$	_	_
BTST #xx:3, @ERd	В		4				¬ (#xx:3 of @ERd) $\rightarrow$ Z	_	_	_	\$	_	-
BTST #xx:3, @aa:8	В				4		¬ (#xx:3 of @aa:8) → Z	_	_	_	\$	_	-
BTST Rn, Rd	В	2					¬ (Rn8 of @Rd8) → Z	_	_	_	\$	_	-

Rev. 2.00, 09/03, page 700 of 890

В

В

В

4

2

4

BTST Rn, @ERd

BTST Rn, @aa:8

BLD #xx:3, Rd



¬ (Rn8 of @ERd)  $\rightarrow$  Z

¬ (Rn8 of @aa:8)  $\rightarrow$  Z

 $(\#xx:3 \text{ of Rd8}) \rightarrow C$ 

\$

\$

BILD #XX:3, Rd	В	2					¬ (#xx:3 or Ra8) → C			_	_	
BILD #xx:3, @ERd	В		4				¬ (#xx:3 of @ERd) → C	_	_	_	_	_
BILD #xx:3, @aa:8	В				4		¬ (#xx:3 of @aa:8) → C	_	_	_	_	_
BST #xx:3, Rd	В	2					C → (#xx:3 of Rd8)	_	_	_	_	_
BST #xx:3, @ERd	В		4				C → (#xx:3 of @ERd24)	_	_	_	_	_
BST #xx:3, @aa:8	В				4		C → (#xx:3 of @aa:8)	_	_	_	_	_
BIST #xx:3, Rd	В	2					$\neg C \rightarrow (\#xx:3 \text{ of Rd8})$	_	_	_	_	_
BIST #xx:3, @ERd	В		4				¬ C → (#xx:3 of @ERd24)	_	_	_	_	_
BIST #xx:3, @aa:8	В				4		¬ C → (#xx:3 of @aa:8)	_	_	_	_	_
BAND #xx:3, Rd	В	2					$C \land (\#xx:3 \text{ of Rd8}) \rightarrow C$	_	_	_	_	_
BAND #xx:3, @ERd	В		4				$C \land (\#xx:3 \text{ of } @ERd24) \rightarrow C$	_	_	_	_	_
BAND #xx:3, @aa:8	В				4		C∧(#xx:3 of @aa:8) → C	_	_	_	_	_
BIAND #xx:3, Rd	В	2					$C \land \neg (\#xx:3 \text{ of Rd8}) \rightarrow C$	_	_	_	_	_
BIAND #xx:3, @ERd	В		4				$C \land \neg \text{ (#xx:3 of @ERd24)} \rightarrow C$	_	_	_	_	_
BIAND #xx:3, @aa:8	В				4		C∧¬ (#xx:3 of @aa:8) → C	_	_	_	_	_
BOR #xx:3, Rd	В	2					$C\lor(\#xx:3 \text{ of Rd8}) \to C$	_	_	_	_	_
BOR #xx:3, @ERd	В		4				$C\lor$ (#xx:3 of @ERd24) $\to$ C	_	_	_	_	_
BOR #xx:3, @aa:8	В				4		C√(#xx:3 of @aa:8) → C	_	_	_	_	_
BIOR #xx:3, Rd	В	2					$C \lor \neg (\#xx:3 \text{ of Rd8}) \to C$	_	_	_	_	_
BIOR #xx:3, @ERd	В		4				C∨¬ (#xx:3 of @ERd24) → C	_	_	_	_	_
BIOR #xx:3, @aa:8	В				4		C∨¬ (#xx:3 of @aa:8) → C	_	_	_	_	_
BXOR #xx:3, Rd	В	2					C⊕(#xx:3 of Rd8) → C	_	_	_	_	_
BXOR #xx:3, @ERd	В		4				C⊕(#xx:3  of  @ERd24) → C	_	_	_	_	_
BXOR #xx:3, @aa:8	В				4		C⊕(#xx:3 of @aa:8) → C	_	_	_	_	_
BIXOR #xx:3, Rd	В	2					C⊕ ¬ (#xx:3 of Rd8) → $C$	_	_	_	_	_
BIXOR #xx:3, @ERd	В		4				C⊕¬ (#xx:3 of @ERd24) → C	_	_	_	_	_

RENESAS

BIXOR #xx:3, @aa:8 B

C⊕¬ (#xx:3 of @aa:8) → C

BRA d:16 (BT d:16)	_				4		is true then PC ←		_	_	_	_	_	_
BRN d:8 (BF d:8)	_				2		PC ← PC+d else	Never	_	_	_	_	_	-
BRN d:16 (BF d:16)	_				4		next;		_	_	_	_	_	-
BHI d:8	_				2			C ∨ Z = 0	_	_	_	_	_	-
BHI d:16	_				4				_	_	_	_	_	-
BLS d:8	_				2			C ∨ Z = 1	_	_	_	_	_	-
BLS d:16	_				4				_	_	_	_	_	-
BCC d:8 (BHS d:8)	_				2			C = 0	_	_	_	_	_	-
BCC d:16 (BHS d:16)	_				4				_	_	_	_	_	-
BCS d:8 (BLO d:8)	_				2			C = 1	_	_	_	_	_	-
BCS d:16 (BLO d:16)	_				4				_	_	_	_	_	_
BNE d:8	_				2			Z = 0	_	_	_	_	_	-
BNE d:16	_				4				_	_	_	_	_	-
BEQ d:8	_				2			Z = 1	_	_	_	_	_	-
BEQ d:16	_				4				_	_	_	_	_	-
BVC d:8	_				2			V = 0	_	_	_	_	_	-
BVC d:16	_				4				_	_	_	_	_	-
BVS d:8	_				2			V = 1	_	_	_	_	_	-
BVS d:16	_				4				_	_	_	_	_	-
BPL d:8	_				2			N = 0	_	_	_	_	_	_
BPL d:16	_				4				_	_	_	_	_	-
BMI d:8	_				2			N = 1	_	_	_	_	_	-
BMI d:16	_				4				_	_	_	_	_	-
BGE d:8	_				2			N⊕V = 0	_	_	_	_	_	-
BGE d:16	_				4				_	_	_	_	_	_
BLT d:8	_				2			N⊕V = 1	_	_	_	_	_	_
BLT d:16	_				4				_	_	_	_	_	-
BGT d:8	_				2			Z ∨ (N⊕V)		_	_	_	_	Ŀ
BGT d:16	_				4			= 0	_	_	_	<u> </u>	_	-

Rev. 2.00, 09/03, page 702 of 890



									else next;					
JMP @ERn	_		2						PC ← ERn	-	_	_	-	_
JMP @aa:24	_				4				PC ← aa:24	-	_	_	-	_
JMP @@aa:8	_						2		PC ← @aa:8	-	_	_	_	-
BSR d:8	_					2			PC → @-SP PC ← PC+d:8		_	_	_	_
BSR d:16	_					4			PC → @-SP PC ← PC+d:16		_	_	_	_
JSR @ERn	_		2						PC → @-SP PC ← @ERn	-	_	_	_	_
JSR @aa:24	_				4				PC → @-SP PC ← @aa:24	_	_	_	_	_
JSR @@aa:8	_						2		PC → @-SP PC ← @aa:8		_	_	-	_
RTS	_							2	PC ← @SP+	-	_	_	_	-

									CCR → @–SP <vector> → PC</vector>						
RTE	-								CCR ← @SP+ PC ← @SP+	\$	\$	\$	\$	\$	
SLEEP	-								Transition to powerdown state	-	_	_	_	-	-
LDC #xx:8, CCR	В	2							#xx:8 → CCR	\$	\$	\$	\$	<b>\$</b>	
LDC Rs, CCR	В		2						Rs8 → CCR	\$	\$	\$	\$	\$	(
LDC @ERs, CCR	W			4					@ERs → CCR	\$	\$	\$	\$	\$	(
LDC @(d:16, ERs), CCR	W				6				@(d:16, ERs) → CCR	\$	\$	\$	\$	\$	(
LDC @(d:24, ERs), CCR	W				10				@(d:24, ERs) → CCR	\$	\$	\$	\$	\$	;
LDC @ERs+, CCR	W					4			@ERs → CCR ERs32+2 → ERs32	\$	\$	\$	\$	\$	;
LDC @aa:16, CCR	W						6		@aa:16 → CCR	1	\$	\$	\$	\$	(
LDC @aa:24, CCR	W						8		@aa:24 → CCR	\$	\$	\$	\$	\$	(
STC CCR, Rd	В		2						CCR → Rd8	_	_	_	_	_	-
STC CCR, @ERd	W			4					CCR → @ERd	<u> </u>	_	_	_	_	-
STC CCR, @(d:16, ERd)	W				6				CCR → @(d:16, ERd)	-	_	_	_	_	-
STC CCR, @(d:24, ERd)	W				10				CCR → @(d:24, ERd)	-	_	_	_	-	-
STC CCR, @-ERd	W					4			ERd32-2 $\rightarrow$ ERd32 CCR $\rightarrow$ @ERd	-	_	_	_	_	-
STC CCR, @aa:16	W						6		CCR → @aa:16	-	_	_	_	_	-
STC CCR, @aa:24	W						8		CCR → @aa:24	_	_	_	_	_	-
ANDC #xx:8, CCR	В	2							CCR∧#xx:8 → CCR	\$	\$	\$	\$	\$	(
ORC #xx:8, CCR	В	2							CCR√#xx:8 → CCR	1	<b>\$</b>	<b>\$</b>	1	1	(

XORC #xx:8, CCR

NOP

В 2



 $\mathsf{CCR} \# \mathsf{xx} : 8 \to \mathsf{CCR}$ 

2 PC ← PC+2

								repeat until	@R5 @R6 R5+1 $\rightarrow$ R5 R6+1 $\rightarrow$ R6 R4L-1 $\rightarrow$ R4L R4L=0						
								else next							
ŀ									,						
	EEPMOV. W	-					4	if R4 ≠ 0		_	_	-	_	_	-
								repeat	$@R5 \rightarrow @R6$						
									$R5+1 \rightarrow R5$						
									$R6+1 \rightarrow R6$						
									$R4-1 \rightarrow R4$						
								until	R4=0						
								else next	;						

instruction and its operands are located in on-chip memory. For other case A.3.

Notes: 1. The number of states is the number of states required for execution when t

- 2. n is the value set in register R4L or R4.
- (1) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
- (2) Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.
- (3) Retains its previous value when the result is zero; otherwise cleared to 0.(4) Set to 1 when the adjustment produces a carry; otherwise retains its previous previous contents.
- (5) The number of states required for execution of an instruction that transfers synchronization with the E clock is variable.
- (6) Set to 1 when the divisor is negative; otherwise cleared to 0.
- (7) Set to 1 when the divisor is zero; otherwise cleared to 0.
- (8) Set to 1 when the quotient is negative; otherwise cleared to 0.

Instruc	Instruction code:		1st byte AH AL	2nd byte BH BL	yte BL		— Inst ]← Inst	truction	<ul> <li>Instruction when most significant bit of BH is 0.</li> <li>Instruction when most significant bit of BH is 1.</li> </ul>	nost sig nost sig	gnifican gnifican	t bit of [	BH is C BH is 1	<u>.</u> .
A A	0	-	2	ю	4	22	9	7	80	6	∢	В	O	Q
0	NOP	Table A.2 (2)	STC	LDC	ORC	XORC	ANDC	TDC	ADD		Table A.2 (2)	Table A.2 (2)		MOV
~	Table A.2 (2)	Table A.2 Table A.2 Table A.2 Table A.2 (2) (2) (2)	Table A.2 (2)	Table A.2 (2)	OR.B	XOR.B	AND.B	Table A.2 (2)	SUB	<u> </u>	Table A.2 (2)	Table A.2 Table A.2 (2)		CMP
2														
ო								MOV.B						
4	BRA	BRN	BHI	BLS	всс	BCS	BNE	BNQ	BVC	BVS	BPL	BMI	BGE	BLT
rc.	MULXU	DIVXU	MULXU	DIVXU	RTS	BSR	RTE	TRAPA	Table A.2 (2)		JMP		BSR	
9					OR	XOR	AND	BST				W	MOV	
7	BSET	BNOT	BCLR	BIST	BOR	BXOR	BAND	BLD	MOV	Table A.2 (2)	Table A.2 Table A.2 EEPMOV (2)	EEPMOV		Tab (
80								ADD						
6								ADDX						
∢								CMP						
В								SUBX						
O								OR						
۵								XOR						

Rev. 2.00, 09/03, page 706 of 890



	⋖											
	6			ADDS		SHAL	SHAR	ROTL	ROTR	NEG		SUBS
	80	SLEEP		AD		돐	SH	RC	RO	Z		ns
	7			INC						EXTU		DEC
	9											
	2			NC NC						EXTU		DEC
byte BL	4	LDC/STC										
2nd by BH	8					SHLL	SHLR	ROTXL	ROTXR	NOT		
t byte	2											
le: 1st b	-						LR	ZK	XR	70		
ion cod	0	MOV	INC	ADDS	DAA	SHLL	SHLR	ROTXL	ROTXR	NOT	DEC	SUBS
Instruction code: 1st byte 2nd byte AH AL BH BL	AH AL	10	0A	08	0F	10	11	12	13	17	1A	18
						_					Rev	2.0

Table A.2 (3) O

ADD

MOV

SHAL SHAR ROTL ROTR NEG



BMI

BPL

BVS

BVC

BCC

BRN

BRA DAS

28 #

Instruction code:	ion cod		1st byte   2nd byte	2nd by		3rd byte	4th byte	te		- Instru	ction w	<ul> <li>Instruction when most signi</li> </ul>	st signi
		1	AH AL BH BL	BH	3L CF	H CL	CH CL DH DL	Σ	<b>-</b>	-		-	
						-		]		<ul> <li>Instruction when most signi</li> </ul>	iction v	vnen mc	ost signi
AH ALBH BLCH	0	-	2	3	4	5	9	7	80	თ	∢	В	O
01406										LDC		LDC	
01C05	MULXS		MULXS										
01D05		DIVIXS		DIVXS									
01F06					OR	XOR	AND						
7Cr06 *1				BTST									
7Cr07 *1				ВТЅТ	BOR	BXOR	BAND	I \					
7Dr06 *1	BSET	BNOT	BCLR					BST BIST					
7Dr07 *1	BSET	BNOT	BCLR										
7Eaa6 *2				BTST									
7Eaa7 *2				ВТЅТ	BOR BIOR	BXOR	BAND	BLD					
7Faa6 *2	BSET	BNOT	BCLR					BST BIST					
7Faa7 *2	BSET	BNOT	BCLR										

Rev. 2.00, 09/03, page 708 of 890



Notes: 1. r is the register designation field.

## **Examples of Calculation of Number of States Required for Execution**

**Examples:** Advanced mode, stack located in external address space, on-chip supporti accessed with 8-bit bus width, external devices accessed in three states with one wait 16-bit bus width.

BSET #0, @FFFFC7:8

From table A.4, 
$$I = L = 2$$
 and  $J = K = M = N = 0$   
From table A.3,  $S_I = 4$  and  $S_L = 3$   
Number of states =  $2 \times 4 + 2 \times 3 = 14$ 

JSR @@30

From table A.4, 
$$I = J = K = 2$$
 and  $L = M = N = 0$   
From table A.3,  $S_I = S_J = S_K = 4$   
Number of states =  $2 \times 4 + 2 \times 4 + 2 \times 4 = 24$ 

	• 0			
ack operation	S <sub>K</sub>			
Byte data access	S <sub>L</sub>	3	2	3 + m
Word data access	S <sub>M</sub>	6	4	6 + 2m
Internal operation	S <sub>N</sub> 1			

Legend

m: Number of wait states inserted into external device access

Rev. 2.00, 09/03, page 710 of 890

RENESAS

AND	AND.B #xx:8, Rd	1	
	AND.B Rs, Rd	1	
	AND.W #xx:16, Rd	2	
	AND.W Rs, Rd	1	
	AND.L #xx:32, ERd	3	
	AND.L ERs, ERd	2	
ANDC	ANDC #xx:8, CCR	1	
BAND	BAND #xx:3, Rd	1	
	BAND #xx:3, @ERd	2	1
	BAND #xx:3, @aa:8	2	1
Всс	BRA d:8 (BT d:8)	2	
	BRN d:8 (BF d:8)	2	
	BHI d:8	2	
	BLS d:8	2	
	BCC d:8 (BHS d:8)	2	
	BCS d:8 (BLO d:8)	2	
	BNE d:8	2	
	BEQ d:8	2	
	BVC d:8	2	
	BVS d:8	2	
	BPL d:8	2	
	BMI d:8	2	
	BGE d:8	2	
	BLT d:8	2	
	BGT d:8	2	
	BLE d:8	2	

ADD.L ERS, ERd

ADDX #xx:8, Rd

ADDX Rs, Rd

ADDS #1/2/4, ERd

1

1 1

ADDS

ADDX

	BGE d:16	2	
	BLT d:16	2	
	BGT d:16	2	
	BLE d:16	2	
BCLR	BCLR #xx:3, Rd	1	
	BCLR #xx:3, @ERd	2	2
	BCLR #xx:3, @aa:8	2	2
	BCLR Rn, Rd	1	
	BCLR Rn, @ERd	2	2
	BCLR Rn, @aa:8	2	2
BIAND	BIAND #xx:3, Rd	1	
	BIAND #xx:3, @ERd	2	1
	BIAND #xx:3, @aa:8	2	1
BILD	BILD #xx:3, Rd	1	
	BILD #xx:3, @ERd	2	1
	BILD #xx:3, @aa:8	2	1
BIOR	BIOR #xx:8, Rd	1	
	BIOR #xx:8, @ERd	2	1
	BIOR #xx:8, @aa:8	2	1
BIST	BIST #xx:3, Rd	1	
	BIST #xx:3, @ERd	2	2
	BIST #xx:3, @aa:8	2	2
BIXOR	BIXOR #xx:3, Rd	1	
	BIXOR #xx:3, @ERd	2	1
	BIXOR #xx:3, @aa:8	2	1
BLD	BLD #xx:3, Rd	1	
	BLD #xx:3, @ERd	2	1
	BLD #xx:3, @aa:8	2	1

2 2 2

2

BEQ d:16

BVC d:16 BVS d:16 BPL d:16

BMI d:16

	BSET #xx:	.3, @ERd	2	2
	BSET #xx:	_	2	2
	BSET Rn,	. •	1	
	BSET Rn,		2	2
	BSET Rn,	_	2	2
BSR	BSR d:8	Normal	2	1
		Advanced	2	2
	BSR d:16	Normal	2	1
		Advanced	2	2
BST	BST #xx:3,	, Rd	1	
	BST #xx:3,	, @ERd	2	2
	BST #xx:3,	, @aa:8	2	2
BTST	BTST #xx:	.3, Rd	1	
	BTST #xx:	-	2	1
	BTST #xx:	_	2	1
	BTST Rn,	_	1	
	BTST Rn,		2	1
	BTST Rn,	•	2	1
BXOR	BXOR #xx	-	1	
	BXOR #xx		2	1
	BXOR #xx:	.:3, @aa:8	2	1
CMP	CMP.B #xx	x:8, Rd	1	
	CMP.B Rs	, Rd	1	
	CMP.W #x	x:16, Rd	2	
	CMP.W Rs	•	1	
	CMP.L #xx	x:32, ERd	3	
	CMP.L ER	s, ERd	1	
DAA	DAA Rd		1	
DAS	DAS Rd		1	
				Rev. 2.00, 09/03, page 1

2

1

BOR #xx:3, @ERd BOR #xx:3, @aa:8

BSET #xx:3, Rd

BSET

1 1

_,	_, o		•			
	EXTU.L ERd		1			
INC	INC.B Rd		1			
	INC.W #1/2, F	₹d	1			
	INC.L #1/2, E	Rd	1			
JMP	JMP @ERn		2			
	JMP @aa:24		2			
	JMP @@aa:8	Normal	2	1		
		Advanced	2	2		
JSR	JSR @ERn	Normal	2		1	
		Advanced	2		2	
	JSR @aa:24	Normal	2		1	
		Advanced	2		2	
	JSR @@aa:8	Normal	2	1	1	
		Advanced	2	2	2	
LDC	LDC #xx:8, C	CR	1			
	LDC Rs, CCR	2	1			
	LDC @ERs, 0	CCR	2			
	LDC @(d:16,	ERs), CCR	3			
	LDC @(d:24,	ERs), CCR	5			

2

3

4

2

2

1

1

1

2n + 2\*1

2n + 2\*1

1 1 1

1

1

1

DIVAU.W RS, ERU

EEPMOV.B

EEPMOV.W

EXTS.W Rd EXTS.L ERd

EXTU.W Rd

**EEPMOV** 

**EXTS** 

**EXTU** 

LDC @ERs+, CCR

LDC @aa:16, CCR

LDC @aa:24, CCR

, 0			
MOV.B Rs, @aa:16	2	1	
MOV.B Rs, @aa:24	3	1	
MOV.W #xx:16, Rd	2		
MOV.W Rs, Rd	1		
MOV.W @ERs, Rd	1		1
MOV.W @(d:16, ERs), Rd	2		1
MOV.W @(d:24, ERs), Rd	4		1
MOV.W @ERs+, Rd	1		1
MOV.W @aa:16, Rd	2		1
MOV.W @aa:24, Rd	3		1
MOV.W Rs, @ERd	1		1
MOV.W Rs, @(d:16, ERd)	2		1
MOV.W Rs, @(d:24, ERd)	4		1
MOV.W Rs, @-ERd	1		1
MOV.W Rs, @aa:16	2		1
MOV.W Rs, @aa:24	3		1
MOV.L #xx:32, ERd	3		
MOV.L ERs, ERd	1		
MOV.L @ERs, ERd	2		2
MOV.L @(d:16, ERs), ERd	3		2
MOV.L @(d:24, ERs), ERd	5		2
MOV.L @ERs+, ERd	2		2
MOV.L @aa:16, ERd	3		2
MOV.L @aa:24, ERd	4		2
MOV.L ERs, @ERd	2		2
MOV.L ERs, @(d:16, ERd)	3		2
MOV.L ERs, @(d:24, ERd)	5		2
MOV.L ERs, @-ERd	2		2
MOV.L ERs, @aa:16	3		2 2
MOV.L ERs, @aa:24			

MOV.B @aa:16, Rd

MOV.B @aa:24, Rd

MOV.B Rs, @(d:16, ERd) 2 MOV.B Rs, @(d:24, ERd) 4

MOV.B Rs, @ERd

MOV.B Rs, @-ERd

MOV.B Rs, @aa:8

2

3

1

1

1

1

1

1

1

1

Rev. 2.00, 09/03, pag

RENESAS

	OR.B Rs, Rd	1	
	OR.W #xx:16, Rd	2	
	OR.W Rs, Rd	1	
	OR.L #xx:32, ERd	3	
	OR.L ERs, ERd	2	
ORC	ORC #xx:8, CCR	1	
POP	POP.W Rn	1	
	POP.L ERn	2	
PUSH	PUSH.W Rn	1	
	PUSH.L ERn	2	
ROTL	ROTL.B Rd	1	
	ROTL.W Rd	1	
	ROTL.L ERd	1	
ROTR	ROTR.B Rd	1	
	ROTR.W Rd	1	
	ROTR.L ERd	1	
ROTXL	ROTXL.B Rd	1	
	ROTXL.W Rd	1	
	ROTXL.L ERd	1	
ROTXR	ROTXR.B Rd	1	
	ROTXR.W Rd	1	
	ROTXR.L ERd	1	
RTE	RTE	2	2

Rev. 2.00, 09/03, page 716 of 890

MULXU

NEG

NOP

NOT

OR

MULXU.B Rs, Rd

NEG.B Rd NEG.W Rd

NEG.L ERd

NOT.B Rd NOT.W Rd

NOT.L ERd

OR.B #xx:8, Rd

NOP

MULXU.W Rs, ERd

1

1

1

1

1

1

1

1

1

1

SLEEP	SLEEP	1				
STC	STC CCR, Rd	1				
	STC CCR, @ERd	2			1	
	STC CCR, @(d:16, EF	Rd)3			1	
	STC CCR, @(d:24, EF	Rd) 5			1	
	STC CCR, @-ERd	2			1	
	STC CCR, @aa:16	3			1	
	STC CCR, @aa:24	4			1	
SUB	SUB.B Rs, Rd	1				
	SUB.W #xx:16, Rd	2				
	SUB.W Rs, Rd	1				
	SUB.L #xx:32, ERd	3				
	SUB.L ERs, ERd	1				
SUBS	SUBS #1/2/4, ERd	1				
SUBX	SUBX #xx:8, Rd	1				
	SUBX Rs, Rd	1				
TRAPA	TRAPA #x:2 Normal	2	1	2		
	Advance	ed 2	2	2		
XOR	XOR.B #xx:8, Rd	1				
	XOR.B Rs, Rd	1				
	XOR.W #xx:16, Rd	2				
	XOR.W Rs, Rd	1				
	XOR.L #xx:32, ERd	3				
	XOR.L ERs, ERd	2				
XORC	XORC #xx:8, CCR	1				
Notes: 1	. n is the value set in	registe	er R4L or R4.	The source ar	nd destination a	re acc
	times each.					
2	. Not available in the	H8/30	28 Group.			
_						

SHAR.L ERd

SHLL.B Rd

SHLL.W Rd

SHLL.L ERd

SHLR.B Rd

SHLR.W Rd SHLR.L ERd

SHLL

SHLR

1

1

1

1

1

1

1

H'EE00D	_		_	_	_	_	_	_
H'EE00E	_		_	_	_	_	_	_
H'EE00F	_		_	_	_	_	_	_
H'EE010	_		_	_	_	_	_	_
H'EE011	MDCR	8	_	_	_	_	_	MDS2
H'EE012	SYSCR	8	SSBY	STS2	STS1	STS0	UE	NMIEG
H'EE013	BRCR	8	A23E	A22E	A21E	A20E	_	_
H'EE014	ISCR	8	_	_	IRQ5SC	IRQ4SC	IRQ3SC	IRQ2SC
H'EE015	IER	8	_	_	IRQ5E	IRQ4E	IRQ3E	IRQ2E
H'EE016	ISR	8	_	_	IRQ5F	IRQ4F	IRQ3F	IRQ2F
H'EE017	_		_	_	_	_	_	_
H'EE018	IPRA	8	IPRA7	IPRA6	IPRA5	IPRA4	IPRA3	IPRA2
H'EE019	IPRB	8	IPRB7	IPRB6	IPRB5	_	IPRB3	IPRB2
H'EE01A	DASTCR	8	_	_	_	_	_	_
H'EE01B	DIVCR	8	_	_	_	_	_	_
H'EE01C	MSTCRH	8	PSTOP	_	_	_	_	MSTPH2
H'EE01D	MSTCRL	8	MSTPL7	_	MSTPL5	MSTPL4	MSTPL3	MSTPL2
H'EE01E	ADRCR	8	_	_	_	_	_	_
H'EE01F	CSCR	8	CS7E	CS6E	CS5E	CS4E	_	_

Rev. 2.00, 09/03, page 718 of 890

H'EE002

H'EE003

H'EE004

H'EE005

H'EE006 H'EE007

H'EE008

H'EE009

H'EE00A

H'EE00B H'EE00C FZDDN

P3DDR

P4DDR

P5DDR

P6DDR

P8DDR

P9DDR

**PADDR** 

**PBDDR** 

8

F2700K F2600K F2500K F2400K F2300K F2200K F2100K

P6<sub>6</sub>DDR P6<sub>5</sub>DDR P6<sub>4</sub>DDR P6<sub>3</sub>DDR P6<sub>2</sub>DDR

P95DDR P94DDR P93DDR P92DDR

P3<sub>7</sub>DDR P3<sub>6</sub>DDR P3<sub>5</sub>DDR P3<sub>4</sub>DDR P3<sub>3</sub>DDR P3<sub>2</sub>DDR

P4<sub>7</sub>DDR P4<sub>6</sub>DDR P4<sub>5</sub>DDR P4<sub>4</sub>DDR P4<sub>3</sub>DDR P4<sub>2</sub>DDR

PA<sub>7</sub>DDR PA<sub>6</sub>DDR PA<sub>5</sub>DDR PA<sub>4</sub>DDR PA<sub>3</sub>DDR PA<sub>2</sub>DDR

PB<sub>7</sub>DDR PB<sub>6</sub>DDR PB<sub>5</sub>DDR PB<sub>4</sub>DDR PB<sub>3</sub>DDR PB<sub>2</sub>DDR

MDS1 SSOE

IRQ1SC

IRQ1E

IRQ1F

DIV1

MSTPH1

r Z<sub>0</sub>DDN

P3<sub>0</sub>DDR

P4<sub>0</sub>DDR

P5<sub>0</sub>DDR

P6<sub>0</sub>DDR

P8<sub>0</sub>DDR

P9<sub>0</sub>DDR

PA<sub>0</sub>DDR

PB<sub>0</sub>DDR

P3<sub>1</sub>DDR

P4₁DDR

P5<sub>1</sub>DDR

P6<sub>1</sub>DDR

P9<sub>1</sub>DDR

PA<sub>1</sub>DDR

PB<sub>1</sub>DDR

P5<sub>3</sub>DDR P5<sub>2</sub>DDR

P84DDR P83DDR P82DDR P81DDR

RENESAS

IPRA1 IPRB1

MDS0 RAME **BRLE** IRQ0SC IRQ0E

IRQ0F

IPRA0

DASTE

MSTPH0 MSTPL0

**ADRCTL** 

DIV0

H'EE02B	Reserved	area (ad	ccess proh	nibited)						
H'EE02C	=									
H'EE02D	=									
H'EE02E	=									
H'EE02F	=									
H'EE030	FLMCR1	8	FWE	SWE	ESU	PSU	EV	PV	E	Р
H'EE031	FLMCR2	8	FLER	_	_	_	_	_	_	_
H'EE032	EBR1	8	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
H'EE033	EBR2	8	_	_	EB13	EB12	EB11	EB10	EB9	EB8
H'EE034	Reserved	area (ad	ccess proh	nibited)						
H'EE035	_									
H'EE036	=									
H'EE037	_									
H'EE038	_									
H'EE039	_									
H'EE03A	_									
H'EE03B										
H'EE03C	P2PCR	8	P2 <sub>7</sub> PCR	P2 <sub>6</sub> PCR	P2 <sub>5</sub> PCR	P2 <sub>4</sub> PCR	P2₃PCR	P2 <sub>2</sub> PCR	P2 <sub>7</sub> PCR	P2 <sub>0</sub> PCF
H'EE03D	_		_	_	_	_	_	_	_	_
H'EE03E	P4PCR	8	P4 <sub>7</sub> PCR	P4 <sub>6</sub> PCR	P4 <sub>5</sub> PCR	P4 <sub>4</sub> PCR	P4 <sub>3</sub> PCR	P4 <sub>2</sub> PCR	P4 <sub>1</sub> PCR	P4 <sub>0</sub> PCF
H'EE03F	P5PCR	8	_	_	_	_	P5₃PCR	P5 <sub>2</sub> PCR	P5₁PCR	P5 <sub>0</sub> PCF

H'EE026

H'EE027

H'EE028

H'EE029 H'EE02A DRCRA 8

DRCRB 8

RTMCSR 8

RTCOR 8

RTCNT

DRAS2 DRAS1

MXC0

CMIE

MXC1

CMF

DRAS0

CSEL

CKS2

ВE

CKS0

RCYCE —

CKS1

RDM

TPC

SRFMD

RCW

RESHE

RLW

H'EE046 —	_	_	_	_	_	_	_	_
H'EE047 —	_	_	_	_	_	_	_	_
H'EE048 —	_	_	_	_	_	_	_	_
H'EE049 —	_	_	_	_	_	_	_	_
H'EE04A —	_	_	_	_	_	_	_	_
H'EE04B —	_	_	_	_	_	_		_
H'EE04C —	_	_	_	_	_	_		_
H'EE04D —	_	_	_	_	_	_		_
H'EE04E —	_	_	_	_	_	_	_	_
H'EE04F —	_	_	_	_	_	_	_	_
H'EE050 —	_	_	_	_	_	_	_	_
H'EE051 —	_	_	_	_	_	_	_	_
H'EE052 —	_	_	_	_	_	_	_	_
H'EE053 —	_	_	_	_	_	_	_	_
H'EE054 —	_	_	_	_	_	_	_	_
H'EE055 —	_	_	_	_	_	_	_	_
H'EE056 —	_	_	_	_	_	_	_	_
H'EE057 —	_	_	_	_	_	_		_
H'EE058 —	_	_	_	_	_	_		_
H'EE059 —	_	_	_	_	_	_		_
H'EE05A —	_	_	_	_	_	_		_
H'EE05B —	_	_	_	_	_	_		_
H'EE05C —	_	_	_	_	_	_	_	_
H'EE05D —	_							
H'EE05E —	_	_	_	_	_	_	_	_

H'EE05F

H'EE069	_		_	_	_	_	_	_	_	_
H'EE06A	_		_	_	_	_	_	_	_	_
H'EE06B	_		_	_	_	_	_	_	_	_
H'EE06C	_		_	_	_	_	_	_	_	_
H'EE06D	_		_	_	_	_	_	_	_	_
H'EE06E	_		_	_	_	_	_	_	_	_
H'EE06F	_		_	_	_	_	_	_	_	_
H'EE070	_		_	_	_	_	_	_	_	_
H'EE071	_		_	_	_	_	_	_	_	_
H'EE072	_		_	_	_	_	_	_	_	_
H'EE073	_		_	_	_	_	_	_	_	_
H'EE074	Reserved	area (ad	ccess prof	nibited)						
H'EE075	_									
H'EE076	=									
H'EE077	RAMCR	8	_	_	_	_	RAMS	RAM2	RAM1	RAM0
H'EE078	Reserved	area (ad	ccess prof	nibited)						
H'EE079	=									
H'EE07A	_									
H'EE07B	_									
H'EE07C	_									
H'EE07D										
H'EE07E	_									
H'EE07F	_									
					RE	NES/	<b>1</b> 5	Rev. :	2.00, 09/	03, paç

\_

H'EE066 — H'EE067 — H'EE068 —

_									•	LICKOAL	1111123
<u> </u>									8	IOAR0A	H'FFF26
Short a	DTS0	DTS1	DTS2	DTIE	RPE	DTID	DTSZ	DTE	8	DTCR0A	H'FFF27
Full ad	DTS0A	DTS1A	DTS2A	DTIE	SAIDE	SAID	DTSZ	DTE			
DMAC									8	MAR0BR	H'FFF28
-	-	-	-						8	MAR0BE	H'FFF29
-									8	MAR0BH	H'FFF2A
-									8	MAR0BL	H'FFF2B
-									8	ETCR0BH	H'FFF2C
="									8	ETCR0BL	H'FFF2D
									8	IOAR0B	H'FFF2E
Short a	DTS0	DTS1	DTS2	DTIE	RPE	DTID	DTSZ	DTE	8	DTCR0B	H'FFF2F
Full ad	DTS0B	DTS1B	DTS2B	TMS	DAIDE	DAID		DTME			
DMAC									8	MAR1AR	H'FFF30
="									8	MAR1AE	H'FFF31
="									8	MAR1AH	H'FFF32
="									8	MAR1AL	H'FFF33
=									8	ETCR1AH	H'FFF34
=									8	ETCR1AL	H'FFF35
									8	IOAR1A	H'FFF36
Short a	DTS0	DTS1	DTS2	DTIE	RPE	DTID	DTSZ	DTE	8	DTCR1A	H'FFF37
Full ad	DTS0A	DTS1A	DTS2A	DTIE	SAIDE	SAID	DTSZ	DTE			
DMAC									8	MAR1BR	H'FFF38
									8	MAR1BE	H'FFF39
									8	MAR1BH	H'FFF3A
									8	MAR1BL	H'FFF3B
=" =:									8	ETCR1BH	H'FFF3C
									8	ETCR1BL	H'FFF3D
									8	IOAR1B	H'FFF3E
Short a	DTS0	DTS1	DTS2	DTIE	RPE	DTID	DTSZ	DTE	8	DTCR1B	H'FFF3F
Full ad	DTS0B	DTS1B	DTS2B	TMS	DAIDE	DAID	_	DTME			

H'FFF25 ETCR0AL 8

H'FFF46	_	_	_	_	_	_	_	_	_
H'FFF47	_	_	_	_	_	_	_	_	_
H'FFF48	_	_	_	_	_	_	_	_	_
H'FFF49	_	_	_	_	_	_	_	_	_
H'FFF4A	_	_	_	_	_	_	_	_	
H'FFF4B	_	_	_	_	_	_	_	_	
H'FFF4C	_	_	_	_	_	_	_	_	_
H'FFF4D	_	_	_	_	_	_	_	_	_
H'FFF4E	_	_	_	_	_	_	_	_	
H'FFF4F	_	_	_	_	_	_	_	_	_
H'FFF50	_	_	_	_	_	_	_	_	_
H'FFF51	_	_	_	_	_	_	_	_	_
H'FFF52	_	_	_	_	_	_	_	_	_
H'FFF53	_	_	_	_	_	_	_	_	_
H'FFF54	_	_	_	_	_	_	_	_	_
H'FFF55	_	_	_	_	_	_	_	_	
H'FFF56	_	_	_	_	_	_	_	_	_
H'FFF57	_	_	_	_	_	_	_	_	_
H'FFF58	_	_	_	_	_	_	_	_	_
H'FFF59	_	_	_	_	_	_	_	_	_
H'FFF5A	_	_	_	_	_	_	_	_	_
H'FFF5B	_	_	_	_	_	_	_	_	_
H'FFF5C	_	_	_	_	_	_	_	_	_
H'FFF5D	_	_	_	_	_	_	_	_	_

H'FFF5E H'FFF5F

H'FFF71	TIOR1	8	_	IOB2	IOB1	IOB0	_	IOA2
H'FFF72	16TCNT1H	16						
H'FFF73	16TCNT1L							
H'FFF74	GRA1H	16						
H'FFF75	GRA1L							
H'FFF76	GRB1H	16						
H'FFF77	GRB1L							
H'FFF78	16TCR2	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2
H'FFF79	TIOR2	8	_	IOB2	IOB1	IOB0	_	IOA2
H'FFF7A	16TCNT2H	16						
H'FFF7B	16TCNT2L							
H'FFF7C	GRA2H	16						
H'FFF7D	GRA2L							
H'FFF7E	GRB2H	16						
H'FFF7F	GRB2L							

OVIE2

CCLR1

CCLR1

IOB2

OVIE1

CCLR0

IOB1

OVIE0

CKEG1

IOB0

CCLR0 CKEG1

OVF2

IOA2

CKEG0 TPSC2

CKEG0 TPSC2

OVF1

TPSC1

TPSC1

IOA1

TPSC1

IOA1

IOA1

OVF0

TPSC0

TPSC0

TPSC0

IOA0

IOA0

IOA0

H'FFF66

H'FFF67 H'FFF68

H'FFF69

H'FFF6A

H'FFF6B

H'FFF6C

H'FFF6D

H'FFF6E

H'FFF6F

H'FFF70

TISRC

TCR0

TIOR0

TCNT0L

**GRA0H** 

GRA0L

GRB0H

GRB0L

16TCR1

TCNT0H 16

8

16

16

8

H'FFF87	TCORB1	8								
H'FFF88	8TCNT0	8								
H'FFF89	8TCNT1	8								
H'FFF8A	_		_	_	_	_	_	_	_	_
H'FFF8B	_		_	_	_	_	_	_	_	_
H'FFF8C	TCSR*2	8	OVF	WT/IT	TME	_	_	CKS2	CKS1	CKS0
H'FFF8D	TCNT*2	8								
H'FFF8E	_		_	_	_	_	_	_	_	_
H'FFF8F	RSTCSR *2	8	WRST	RSTOE	_	_	_	_	_	_
H'FFF90	8TCR2	8	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
H'FFF91	8TCR3	8	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
H'FFF92	8TCSR2	8	CMFB	CMFA	OVF	_	OIS3	OIS2	OS1	OS0
H'FFF93	8TCSR3	8	CMFB	CMFA	OVF	ICE	OIS3	OIS2	OS1	OS0
H'FFF94	TCORA2	8								
H'FFF95	TCORA3	8								
H'FFF96	TCORB2	8								
H'FFF97	TCORB3	8								
H'FFF98	8TCNT2	8								
H'FFF99	8TCNT3	8								
H'FFF9A	_		_	_	_	_	_	_	_	_
H'FFF9B	_		_	_	_	_	_	_	_	_

H'FFF9C DADR0

DADR1

DACR

H'FFF9D

H'FFF9E

H'FFF9F

8

8

8

DAOE1 DAOE0 DAE

H'FFFA6	NDRB*3	8								
							NDER11	NDER10	NDER9	NDE
H'FFFA7	NDRA*3	8								
							NDER3	NDER2	NDER1	NDE
H'FFFA8										
H'FFFA9										
H'FFFAA										
H'FFFAB										
H'FFFAC										
H'FFFAD										
H'FFFAE										
H'FFFAF										
H'FFFB0	SMR	8	C/A	CHR	PE	O/Ē	STOP	MP	CKS1	CKS
H'FFFB1	BRR	8								
H'FFFB2	SCR	8	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE
H'FFFB3	TDR	8								
H'FFFB4	SSR	8	TDRE	RDRF	ORER	FER/ERS	PER	TEND	MPB	MPB
H'FFFB5	RDR	8								
H'FFFB6	SCMR	8	_	_	_	_	SDIR	SINV	_	SMIF
H'FFFB7	Reserved	area (ar	ccess prohi	ibited)						

Rev. 2.00, 09/03, page 726 of 890

 $C/\overline{A}$ 

TIE

**TDRE** 

Reserved area (access prohibited)

CHR

RIE

**RDRF** 

PΕ

TE

**ORER** 

O/E

RE

STOP

MPIE

SDIR

FER/ERS PER

MP

TEIE

**TEND** 

SINV

CKS1

CKE1

MPB

CKS

CKE

MPB

SMIF

H'FFFB8

H'FFFB9

H'FFFBA

H'FFFBB

H'FFFBC

H'FFFBD

H'FFFBE

**H'FFFBF** 

SMR

BRR

SCR

TDR

SSR

RDR

SCMR

8

8

8

8

8

8



H'FFFCC										_
H'FFFCD	_		_	_	_	_	_	_	_	_
H'FFFCE	_		_	_	_	_	_	_	_	_
H'FFFCF	_		_	_	_	_	_	_	_	_
H'FFFD0	P1DR	8	P1 <sub>7</sub>	P1 <sub>6</sub>	P1 <sub>5</sub>	P1 <sub>4</sub>	P1 <sub>3</sub>	P1 <sub>2</sub>	P1 <sub>1</sub>	P1 <sub>0</sub>
H'FFFD1	P2DR	8	P2 <sub>7</sub>	P2 <sub>6</sub>	P2 <sub>5</sub>	P2 <sub>4</sub>	P2 <sub>3</sub>	P2 <sub>2</sub>	P2 <sub>1</sub>	P2 <sub>0</sub>
H'FFFD2	P3DR	8	P3 <sub>7</sub>	P3 <sub>6</sub>	P3 <sub>5</sub>	P3 <sub>4</sub>	P3 <sub>3</sub>	P3 <sub>2</sub>	P3 <sub>1</sub>	P3 <sub>0</sub>
H'FFFD3	P4DR	8	P4 <sub>7</sub>	P4 <sub>6</sub>	P4 <sub>5</sub>	P4 <sub>4</sub>	P4 <sub>3</sub>	P4 <sub>2</sub>	P4 <sub>1</sub>	P4 <sub>0</sub>
H'FFFD4	P5DR	8	_	_	_	_	P5 <sub>3</sub>	P5 <sub>2</sub>	P5 <sub>1</sub>	P5 <sub>0</sub>
H'FFFD5	P6DR	8	P6 <sub>7</sub>	P6 <sub>6</sub>	P6 <sub>5</sub>	P6 <sub>4</sub>	P6 <sub>3</sub>	P6 <sub>2</sub>	P6 <sub>1</sub>	P6 <sub>0</sub>
H'FFFD6	P7DR	8	P7 <sub>7</sub>	P7 <sub>6</sub>	P7 <sub>5</sub>	P7 <sub>4</sub>	P7 <sub>3</sub>	P7 <sub>2</sub>	P7 <sub>1</sub>	P7 <sub>0</sub>
H'FFFD7	P8DR	8	_	_	_	P8 <sub>4</sub>	P8 <sub>3</sub>	P8 <sub>2</sub>	P8 <sub>1</sub>	P8 <sub>0</sub>
H'FFFD8	P9DR	8	_	_	P9 <sub>5</sub>	P9 <sub>4</sub>	P9 <sub>3</sub>	P9 <sub>2</sub>	P9 <sub>1</sub>	P9 <sub>0</sub>
H'FFFD9	PADR	8	PA <sub>7</sub>	PA <sub>6</sub>	PA <sub>5</sub>	$PA_4$	$PA_3$	$PA_2$	PA <sub>1</sub>	$PA_0$
H'FFFDA	PBDR	8	PB <sub>7</sub>	PB <sub>6</sub>	PB <sub>5</sub>	PB <sub>4</sub>	PB <sub>3</sub>	PB <sub>2</sub>	PB <sub>1</sub>	PB <sub>0</sub>
H'FFFDB	_		_	_	_	_	_	_	_	_
H'FFFDC	_		_	_	_	_	_	_	_	_
H'FFFDD					_			_		
H'FFFDE	_		_	_	_	_	_	_	_	_
H'FFFDF	_		_	_	_	_	_	_	_	_
_	_							_	_	

SDIR

SINV

SMIF

H'FFFC6 SCMR

H'FFFC8 — H'FFFC9 — H'FFFCA — H'FFFCB —

H'FFFC7 Reserved area (access prohibited)

RENESAS

Rev. 2.00, 09/03, pag

H'FFFE7	ADDRDL	8	AD1	AD0	_	_	_	_	_	_			
H'FFFE8	ADCSR	8	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1	CH0			
H'FFFE9	ADCR	8	TRGE	_	_	_	_	_	_	_			
Notes:	Notes: 1. These registers are only used by the flash memory version, and are not promask ROM versions.												

ot prov 2. For write access to TCSR, TCNT, and RSTCSR, see section 12.2.4, Notes of

AD6

AD2

AD8

3. The address depends on the output trigger setting.

### Legend

WDT: Watchdog timer

H'FFFE6 ADDRDH 8

TPC: Programmable timing pattern controller

AD9

SCI: Serial communication interface

H'EE008 H'EE009 H'EE00A	P8DDR P9DDR PADDR	8	_	_	_	P8₄DDR	D8-DDB	D0 DDD		
H'EE009 H'EE00A		8				1 04001	1 03001	P8 <sub>2</sub> DDR	P8 <sub>1</sub> DDR	P8 <sub>0</sub> DD
H'EE00A	PADDR	•	_	_	P9₅DDR	P9₄DDR	P9₃DDR	P9₂DDR	P9₁DDR	P9₀DD
		8	PA <sub>7</sub> DDR	PA <sub>6</sub> DDR	PA <sub>5</sub> DDR	PA <sub>4</sub> DDR	PA <sub>3</sub> DDR	PA <sub>2</sub> DDR	PA₁DDR	PA <sub>0</sub> DD
H'EE00B	PBDDR	8	PB <sub>7</sub> DDR	PB <sub>6</sub> DDR	PB₅DDR	PB <sub>4</sub> DDR	PB <sub>3</sub> DDR	PB₂DDR	PB₁DDR	PB <sub>0</sub> DD
	_		_	_	_	_	_	_	_	_
H'EE00C	_		_	_	_	_	_	_	_	_
H'EE00D	_		_	_	_	_	_	_	_	_
H'EE00E	_		_	_	_	_	_	_	_	_
H'EE00F	_		_	_	_	_	_	_	_	_
H'EE010	_		_	_	_	_	_	_	_	_
H'EE011	MDCR	8	_	_	_	_	_	MDS2	MDS1	MDS0
H'EE012	SYSCR	8	SSBY	STS2	STS1	STS0	UE	NMIEG	SSOE	RAME
H'EE013	BRCR	8	A23E	A22E	A21E	A20E	_	_	_	BRLE
H'EE014	ISCR	8	_	_	IRQ5SC	IRQ4SC	IRQ3SC	IRQ2SC	IRQ1SC	IRQ0S
H'EE015	IER	8	_	_	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E
H'EE016	ISR	8	_	_	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F
H'EE017	_	8	_	_	_	_	_	_	_	_
H'EE018	IPRA	8	IPRA7	IPRA6	IPRA5	IPRA4	IPRA3	IPRA2	IPRA1	IPRA0
H'EE019	IPRB	8	IPRB7	IPRB6	IPRB5	_	IPRB3	IPRB2	IPRB1	_
H'EE01A	DASTCR	8	_	_	_	_	_	_	_	DASTE
H'EE01B	DIVCR	8	_	_	_	_	_	_	DIV1	DIV0
H'EE01C	MSTCRH	8	PSTOP	_	_	_	_	MSTPH2	MSTPH1	MSTPI
H'EE01D	MSTCRL	8	MSTPL7	_	MSTPL5	MSTPL4	MSTPL3	MSTPL2	_	MSTPI
H'EE01E	ADRCR	8	_	_	_	_	_	_	_	ADRC
H'EE01F	CSCR	8	CS7E	CS6E	CS5E	CS4E	_	_	_	_

H'EE004 P5DDR

H'EE006 —

H'EE005 P6DDR 8

RENESAS

Rev. 2.00, 09/03, pag

- - P5<sub>3</sub>DDR P5<sub>2</sub>DDR P5<sub>1</sub>DDR P5<sub>0</sub>DD

P66DDR P65DDR P64DDR P63DDR P62DDR P61DDR P60DD

H'EE027	DRCRB	8	MXC1	MXC0	CSEL	RCYCE	_	TPC	RCW	RLW
H'EE028	RTMCSR	8	CMF	CMIE	CKS2	CKS1	CKS0	_	_	_
H'EE029	RTCNT	8								
H'EE02A	RTCOR	8								
H'EE02B	_	8								
H'EE02C	DCR0	8								
H'EE02D	DCR1	8								
H'EE02E	DCR2	8								
H'EE02F	DCR3	8								
H'EE030	FLMCR1	8	FWE	SWE	ESU	PSU	EV	PV	E	Р
H'EE031	FLMCR2	8	FLER							
H'EE032	EBR1	8	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
H'EE033	EBR2	8	_	_	EB13	EB12	EB11	EB10	EB9	EB8
H'EE034	Reserved a	area (aco	cess prohib	oited)						
H'EE035										
H'EE036										
H'EE037										
H'EE03C	P2PCR	8	P2 <sub>7</sub> PCR	P2 <sub>6</sub> PCR	P2₅PCR	P2 <sub>4</sub> PCR	P2 <sub>3</sub> PCR	P2 <sub>2</sub> PCR	P2 <sub>7</sub> PCR	P2 <sub>0</sub> PCF
H'EE03D	_	8	_	_	_	_	_	_	_	_

P4<sub>7</sub>PCR P4<sub>6</sub>PCR P4<sub>5</sub>PCR P4<sub>4</sub>PCR P4<sub>3</sub>PCR P4<sub>2</sub>PCR

P4₁PCR

P5<sub>3</sub>PCR P5<sub>2</sub>PCR P5<sub>1</sub>PCR

P4<sub>0</sub>PCR

P5<sub>0</sub>PCR

H'EE03E P4PCR

H'EE03F P5PCR

Rev. 2.00, 09/03, page 730 of 890



H'EE047		_	_	_	_	_		_	_
H'EE048	_	_	_	_	_	_	_	_	_
H'EE049	_	_	_	_	_	_	_	_	_
H'EE04A	_	_	_	_	_	_	_	_	_
H'EE04B	_	_	_	_	_	_	_	_	_
H'EE04C	_	_	_	_	_	_	_	_	_
H'EE04D	_	_	_	_	_	_	_	_	_
H'EE04E	_	_	_	_	_	_	_	_	_
H'EE04F	_	_	_	_	_	_	_	_	_
H'EE050	_	_	_	_	_	_	_	_	_
H'EE051	_	_	_	_	_	_	_	_	_
H'EE052	_	_	_	_	_	_	_	_	
H'EE053	_	_	_	_	_	_	_	_	_
H'EE054	_	_	_	_	_	_	_	_	_
H'EE055	_	_	_	_	_	_	_	_	_
H'EE056	_	_	_	_	_	_	_	_	_
H'EE057	_	_	_	_	_	_	_	_	_
H'EE058	_	_	_	_	_	_	_	_	_
H'EE059	_	_	_	_	_	_	_	_	_
H'EE05A	_	_	_	_	_	_	_	_	_
H'EE05B	_	_	_	_	_	_	_	_	_
H'EE05C	_	 _	_	_		_	_	_	_
H'EE05D	_	_	_	_	_	_	_	_	_
H'EE05E	_	 		_					
H'EE05F	_	 _	_	_	_	_	_	_	_

H'EE067	_		_	_	_	_	_	_	_	_
H'EE068	_		_	_	_	_	_	_		_
H'EE069	_		_	_	_	_	_	_	_	_
H'EE06A	_		_	_	_	_	_	_	_	_
H'EE06B	_		_	_	_	_	_	_	_	_
H'EE06C	_		_	_	_	_	_	_	_	_
H'EE06D	_		_	_	_	_	_	_	_	_
H'EE06E	_		_	_	_	_	_	_	_	_
H'EE06F	_		_	_	_	_	_	_	_	_
H'EE070	Reserved	area (a	ccess pro	hibited)						
H'EE071	_									
H'EE072	_									
H'EE073	_									
H'EE074	_									
H'EE075	_									
H'EE076	_									
H'EE077	RAMCR	8	_	_	_	_	RAMS	RAM2	RAM1	RAM0
H'EE078	Reserved	area (a	ccess pro	ohibited)						
H'EE079	_									
H'EE07A	_									
H'EE07B	_									
H'EE07C	_									
H'EE07D	=									
H'EE07E	=									
H'EE07F	=									

H'EE097
H'EE098
H'EE099
H'EE09A
H'EE09B
H'EE09C
H'EE09D
H'EE09E
H'EE09F
H'EE0A0
H'EE0A1
H'EE0A2
H'EE0A3
H'EE0A4
H'EE0A5
H'EE0A6
H'EE0A7
H'EE0A8
H'EE0A9
H'EE0AA
H'EE0AB
H'EE0AC
H'EE0AD
H'EE0AE
H'EE0AF

H'EE0B7 H'EE0B8 H'EE0B9 H'EE0BA H'EE0BB H'EE0BC H'EE0BD H'EE0BE H'EE0BF H'EE0C0 H'EE0C1 H'EE0C2 H'EE0C3 H'EE0C4 H'EE0C5 H'EE0C6 H'EE0C7 H'EE0C8 H'EE0C9 H'EE0CA H'EE0CB H'EE0CC H'EE0CD H'EE0CE H'EE0CF

H'EE0D7
H'EE0D8
H'EE0D9
H'EE0DA
H'EE0DB
H'EE0DC
H'EE0DD
H'EE0DE
H'EE0DF
H'EE0E0
H'EE0E1
H'EE0E2
-
H'EE0E3
H'EE0E4
H'EE0E5
H'EE0E6
H'EE0E7
H'EE0E8
H'EE0E9
H'EE0EA
H'EE0EB
H'EE0EC
-
H'EE0ED
H'EE0EE

H'EE0EF

LUCEOUZ	_								
H'EE0F7	=								
H'EE0F8	_								
H'EE0F9	_								
H'EE0FA	_								
H'EE0FB									
H'EE0FC									
H'EE0FD	_								
H'EE0FE	_								
H'EE0FF	_								
H'FFE00	_	_	_	_	_	_	_	_	_
H'FFE01	_	_	_	_	_	_	_	_	_
H'FFE02	_	_	_	_	_	_	_	_	_
H'FFE03	_	_	_	_	_	_	_	_	_
H'FFE04	_	_	_	_	_	_	_	_	_
H'FFE05	_	_	_	_	_	_	_	_	_
H'FFE06	_	_	_	_	_	_	_	_	_
H'FFE07	_	_	_	_	_	_	_	_	_
H'FFE08	_	_	_	_	_	_	_	_	_
H'FFE09	_	_	_	_	_	_	_	_	_
H'FFE0A	_	_	_	_	_	_	_	_	_
H'FFE0B	_	_	_	_	_	_	_	_	_
H'FFE0C	_	_	_	_	_	_	_	_	_
H'FFE0D	_	_	_	_	_	_	_	_	_
H'FFE0E	_	_	_	_	_	_	_	_	_
H'FFE0F	_	_	_	_	_	_	_	_	_

H'FFE17	_	_	_	_	_	_	_	_	_
H'FFE18	_	_	_	_	_	_	_	_	_
H'FFE19	_	_	_	_	_	_	_	_	_
H'FFE1A	_	_	_	_	_	_	_	_	_
H'FFE1B	_	_	_	_	_	_	_	_	_
H'FFE1C	_	_	_	_	_	_	_	_	_
H'FFE1D	_	_	_	_	_	_	_	_	_
H'FFE1E	_	_	_	_	_	_	_		_
H'FFE1F	_	_	_	_	_	_	_	_	_
H'FFE20	_	_	_	_	_	_	_	_	_
H'FFE21	_	_	_	_	_	_	_	_	_
H'FFE22	_	_	_	_	_	_	_		_
H'FFE23	_	_	_	_	_	_	_		_
H'FFE24	_	_	_	_	_	_	_	_	_
H'FFE25	_	_	_	_	_	_	_	_	_
H'FFE26	_	_	_	_	_	_	_		_
H'FFE27	_	_	_	_	_	_	_		_
H'FFE28	_	_	_	_	_	_	_	_	_
H'FFE29	_	_	_	_	_	_	_	_	_
H'FFE2A	_		_	_	_	_	_		_
H'FFE2B	_	_	_	_	_	_	_	_	_
H'FFE2C	_	_	_	_	_	_	_	_	_
H'FFE2D	_					_			_
H'FFE2E	_	_	_		_	_	_	_	_
H'FFE2F	_	_	_	_	_	_	_		_

H'FFE37 —	_	_	_	_	_	_	_	_
H'FFE38 —	_							
H'FFE39 —	_	_	_	_	_	_	_	_
H'FFE3A —	_	_	_	_	_	_	_	_
H'FFE3B —	_	_	_	_	_	_	_	_
H'FFE3C —	_	_	_	_	_	_	_	_
H'FFE3D —	_	_	_	_	_	_	_	_
H'FFE3E —	_	_	_	_	_	_	_	_
H'FFE3F —	_	_	_	_	_	_	_	_
H'FFE40 —	_	_	_	_	_	_	_	_
H'FFE41 —	_	_	_	_	_	_	_	_
H'FFE42 —	_	_	_	_	_	_	_	_
H'FFE43 —	_	_	_	_	_	_	_	_
H'FFE44 —	_	_	_	_	_	_	_	_
H'FFE45 —	_	_	_	_	_	_	_	_
H'FFE46 —	_	_	_	_	_	_	_	_
H'FFE47 —	_	_	_	_	_	_	_	_
H'FFE48 —	_	_	_	_	_	_	_	_
H'FFE49 —	_	_	_	_	_	_	_	_
H'FFE4A —	_	_	_	_	_	_	_	_
H'FFE4B —	_	_	_	_	_	_	_	_
H'FFE4C —	_	_	_	_	_	_	_	_
H'FFE4D —	_	_	_	_	_	_	_	_
H'FFE4E —	_	_	_	_	_	_	_	_
H'FFE4F —	_	_	_	_	_	_	_	_

H'FFE57	_	_	_	_	_	_	_	_	_
H'FFE58	_	_	_	_	_	_	_	_	_
H'FFE59	_	_	_	_	_	_	_	_	_
H'FFE5A	_	_	_	_	_	_	_	_	
H'FFE5B	_	_	_	_	_	_	_	_	
H'FFE5C	_	_	_	_	_	_	_	_	
H'FFE5D	_	_	_	_	_	_	_	_	
H'FFE5E	_	_	_	_	_	_	_	_	
H'FFE5F	_	_	_	_	_	_	_	_	_
H'FFE60	_	_	_	_	_	_	_	_	_
H'FFE61	_	_	_	_	_	_	_	_	
H'FFE62	_	_	_	_	_	_	_	_	
H'FFE63	_	_	_	_	_	_	_	_	
H'FFE64	_	_	_	_	_	_	_	_	_
H'FFE65	_	_	_	_	_	_	_	_	_
H'FFE66	_	_	_	_	_	_	_	_	_
H'FFE67	_	_	_	_	_	_	_	_	_
H'FFE68	_	_	_	_	_	_	_	_	_
H'FFE69	_	_	_	_	_	_	_	_	_
H'FFE6A	_	_	_	_	_	_	_	_	_
H'FFE6B	_	_	_	_	_	_	_	_	_
H'FFE6C	_	_	_	_	_	_	_	_	_
H'FFE6D	_		_						
H'FFE6E	_		_						
H'FFE6F	_	_	_	_	_	_	_	_	_

										=
H'FFE77	_									_
H'FFE78							_			_
H'FFE79	_							_		_
H'FFE7A	_		_	_			_		_	_
H'FFE7B	_									_
H'FFE7C	_									
H'FFE7D	_									_
H'FFE7E	_			_			_			
H'FFE7F	_		_	_	_	_	_		_	_
H'FFE80	MAR0AR	8								
H'FFE81	MAR0AE	8								
H'FFE82	MAR0AH	8								
H'FFE83	MAR0AL	8								
H'FFE84	ETCR0AH	8								
H'FFE85	ETCR0AL	8								
H'FFE86	IOAR0A	8								
H'FFE87	DTCR0A	8	DTE	DTSZ	DTID	RPE	DTIE	DTS2	DTS1	DTS0
			DTE	DTSZ	SAID	SAIDE	DTIE	DTS2A	DTS1A	DTS0A
H'FFE88	MAR0BR	8								
H'FFE89	MAR0BE	8				-	-			
H'FFE8A	MAR0BH	8								
H'FFE8B	MAR0BL	8								
H'FFE8C	ETCR0BH	8								
H'FFE8D	ETCR0BL	8								
H'FFE8E	IOAR0B	8								
H'FFE8F	DTCR0B	8	DTE	DTSZ	DTID	RPE	DTIE	DTS2	DTS1	DTS0

DAID

DTME

RENESAS

DAIDE

TMS

DTS2B

DTS1B

DTS0B

Rev. 2.00, 09/03, page 740 of 890

H'FFE9B	MAR1BL	8								
H'FFE9C	ETCR1BH	8								
H'FFE9D	ETCR1BL	8								
H'FFE9E	IOAR1B	8								
H'FFE9F	DTCR1B	8	DTE	DTSZ	DTID	RPE	DTIE	DTS2	DTS1	DTS0
			DTME	_	DAID	DAIDE	TMS	DTS2B	DTS1B	DTS0I
H'FFEA0	TSTR	8	_	_	_	_	_	STR2	STR1	STR0
H'FFEA1	TSNC	8	_	_	_	_	_	SYNC2	SYNC1	SYNC
H'FFEA2	TMDR	8	_	MDF	FDIR		_	PWM2	PWM1	PWMC
H'FFEA3	TOLR	8	_	_	TOB2	TOA2	TOB1	TOA1	TOB0	TOA0
H'FFEA4	TISRA	8	_	IMIEA2	IMIEA1	IMIEA0	_	IMFA2	IMFA1	IMFAC
H'FFEA5	TISRB	8	_	IMIEB2	IMIEB1	IMIEB0	_	IMFB2	IMFB1	IMFBC
H'FFEA6	TISRC	8	_	OVIE2	OVIE1	OVIE0	_	OVF2	OVF1	OVF0
H'FFEA7	_									
H'FFEA8	16TCR0	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC
H'FFEA9	TIOR0	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0
H'FFEAA	16TCNT0H	16								
H'FFEAB	16TCNT0L	=								
H'FFEAC	GRA0H	16								
H'FFEAD	GRA0L									
H'FFEAE	GRB0H	16								
H'FFEAF	GRB0L									

DTE DTSZ DTID

DTSZ

SAID

DTE

RPE

SAIDE DTIE

DTIE DTS2

DTS2A

DTS1

DTS1A

DTS0

DTS0A

H'FFE97 DTCR1A 8

 H'FFE98
 MAR1BR
 8

 H'FFE99
 MAR1BE
 8

 H'FFE9A
 MAR1BH
 8

Rev. 2.00, 09/03, pag

H'FFEB7	GRB1L	-					-			-
H'FFEB8	16TCR2	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
H'FFEB9	TIOR2	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0
H'FFEBA	16TCNT2H	16								
H'FFEBB	16TCNT2L									
H'FFEBC	GRA2H	16								
H'FFEBD	GRA2L									
H'FFEBE	GRB2H	16								
H'FFEBF	GRB2L									
H'FFEC0	8TCR0	8	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
H'FFEC1	8TCR1	8	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
H'FFEC2	8TCSR0	8	CMFB	CMFA	OVF	ADTE	OIS3	OIS2	OS1	OS0
H'FFEC3	8TCSR1	8	CMFB	CMFA	OVF	ICE	OIS3	OIS2	OS1	OS0
H'FFEC4	TCORA0	8								
H'FFEC5	TCORA1	8								
H'FFEC6	TCORB0	8								
H'FFEC7	TCORB1	8								
H'FFEC8	8TCNT0	8								
H'FFEC9	8TCNT1	8								
H'FFECA	Reserved a	rea (acc	ess prohit	oited)						
H'FFECB	=									
H'FFECC	_									
H'FFECD	_									
H'FFECE	_									

Rev. 2.00, 09/03, page 742 of 890

H'FFECF

H'FFEDD H'FFEDE H'FFEDF H'FFEE0 S	SMP									
H'FFEDF H'FFEE0 S	SMD									
H'FFEE0 S	SMP									
	SMP									
H'FFEE1 E	OWIIX	8	C/A	CHR	PE	O/E	STOP	MP	CKS1	CKS0
	BRR	8								
H'FFEE2	SCR	8	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
H'FFEE3	TDR	8								
H'FFEE4 S	SSR	8	TDRE	RDRF	ORER	FER/ ERS	PER	TEND	MPB	MPBT
H'FFEE5 F	RDR	8								
H'FFEE6	SCMR	8		_	_	_	SDIR	SINV	_	SMIF
H'FFEE7 -	_				_	_	_	_	_	_
H'FFEE8	SMR	8	C/A	CHR	PE	O/E	STOP	MP	CKS1	CKS0
H'FFEE9 E	BRR	8								
H'FFEEA S	SCR	8	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
H'FFEEB 7	TDR	8								
H'FFEEC S	SSR	8	TDRE	RDRF	ORER	FER/ ERS	PER	TEND	MPB	MPBT
H'FFEED F	RDR	8								
H'FFEEE S	SCMR	8	_	_	_	_	SDIR	SINV	_	SMIF
H'FFEEF -	_		_	_	_	_	_	_	_	_

H'FFED7 TCORB3 8 H'FFED8 8TCNT2

H'FFED9 8TCNT3

H'FFEDB H'FFEDC 8

8 H'FFEDA Reserved area (access prohibited)

H'FFEF6	SCMR	8	_	_	_	_	SDIR	SINV	_	SMIF
H'FFEF7	_		_	_	_	_	_	_	_	_
H'FFEF8	TPMR	8	_	_	_	_	G3NOV	G2NOV	G1NOV	G0NOV
H'FFEF9	TPCR	8	G3CMS1	G3CMS0	G2CMS1	G2CMS0	G1CMS1	G1CMS0	G0CMS1	G0CMS
H'FFEFA	NDERB	8	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	NDER8
H'FFEFB	NDERA	8	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0
H'FFEFC	NDRB*3	8	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	NDR8
			NDR15	NDR14	NDR13	NDR12	_	_	_	_
H'FFEFD	NDRA*3	8	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0
			NDR7	NDR6	NDR5	NDR4	_	_	_	_
H'FFEFE	NDRB*3	8		_	_	_	_	_	_	_
			_	_	_	_	NDR11	NDR10	NDR9	NDR8
H'FFEFF	NDRA*3	8	_	_	_	_	_	_	_	_
			_	_	_	_	NDR3	NDR2	NDR1	NDR0
H'FFF10	_		_	_	_	_	_	_	_	_
H'FFF11	_		_	_	_	_	_	_	_	_
H'FFF12	_		_	_	_	_	_	_	_	_
H'FFF13	_		_	_	_	_	_	_	_	_
H'FFF14	_		_	_	_	_	_	_	_	_
H'FFF15	_		_	_	_	_	_	_	_	_
H'FFF16	_		_	_	_	_	_	_	_	_
H'FFF17	_		_	_	_	_	_	_	_	_
H'FFF18	_		_	_	_	_	_	_	_	_
H'FFF19	_		_	_	_	_	_	_	_	_
H'FFF1A	_		_	_	_	_	_	_	_	_
H'FFF1B	_		_	_	_	_	_	_	_	_
H'FFF1C	_		_	_	_	_	_	_	_	_

H'FFF1D — H'FFF1E — H'FFF1F —

H'FFF27	_	_	_	_		_	_		_
H'FFF28	_	_	_	_	_	_	_	_	_
H'FFF29	_	_							_
H'FFF2A									
H'FFF2B		<del></del> _							
H'FFF2C						_			
	_					_			
H'FFF2D	_	_	_	_	_	_	_	_	_
H'FFF2E	_		_	_	_	_	_	_	_
H'FFF2F	_	_	_	_	_	_	_	_	_
H'FFF30	_	_	_	_	_	_	_	_	_
H'FFF31	_	_	_	_	_	_	_	_	_
H'FFF32	_	_	_	_	_	_	_	_	_
H'FFF33	_	_	_	_	_	_	_	_	_
H'FFF34	_	_	_	_	_	_	_	_	_
H'FFF35	_	_	_	_	_	_	_	_	_
H'FFF36	_	_	_	_	_	_	_	_	_
H'FFF37	_	_	_	_	_	_	_	_	_
H'FFF38	_	_	_	_	_	_	_	_	_
H'FFF39	_	_	_	_	_	_	_	_	_
H'FFF3A	_	_	_	_	_	_	_	_	_
H'FFF3B	_	_	_	_	_	_	_	_	_
H'FFF3C	_	_	_		_	_	_	_	_
H'FFF3D		_	_		_		_	_	_
H'FFF3E	_	_	_	_	_	_	_	_	_
H'FFF3F	_	_	_	_	_	_	_	_	_

H'FFF47									
-	_	_	_	_	_	_	_	_	
H'FFF48	_	_	_	_	_	_	_	_	_
H'FFF49	_	_	_	_	_	_	_	_	_
H'FFF4A	_	_	_	_	_	_	_	_	_
H'FFF4B	_	_	_	_	_	_	_	_	_
H'FFF4C	_	_	_	_	_	_	_	_	_
H'FFF4D	_	_	_	_	_	_	_		_
H'FFF4E	_	_	_	_	_	_	_	_	_
H'FFF4F	_	_	_	_	_	_	_	_	_
H'FFF50	_	_	_	_	_	_	_	_	_
H'FFF51	_	_	_	_	_	_	_	_	_
H'FFF52	_	_	_	_	_	_	_		_
H'FFF53	_	_	_	_	_	_	_	_	_
H'FFF54	_	_	_	_	_	_	_	_	_
H'FFF55	_	_	_	_	_	_	_	_	_
H'FFF56	_	_	_	_	_	_	_	_	_
H'FFF57	_	_	_	_	_	_	_	_	_
H'FFF58	_	_	_	_	_	_	_	_	_
H'FFF59	_	_	_	_	_	_	_	_	_
H'FFF5A	_	_	_	_	_	_	_	_	_
H'FFF5B	_	_	_	_	_	_	_	_	_
H'FFF5C	_	_	_	_	_	_	_	_	_
H'FFF5D	_	_	_	_	_	_	_	_	_
H'FFF5E	_	_	_	_	_	_	_	_	_
H'FFF5F	_	_	_	_	_	_	_	_	_

H'FFF67		_	_	_	_	_	_	_	_
H'FFF68	_	_	_	_	_		_	_	_
H'FFF69		_		_	_	_	_	_	_
H'FFF6A	_	_	_	_	_	_	_	_	_
H'FFF6B		_		_	_	_	_	_	_
H'FFF6C	_	_		_		_	_	_	_
H'FFF6D	_	_	_	_	_	_	_	_	_
H'FFF6E	_	_	_	_	_	_	_	_	_
H'FFF6F	_	_	_	_	_	_	_	_	_
H'FFF70		_		_	_	_	_	_	_
H'FFF71	_	_		_	_	_	_	_	_
H'FFF72	_	_	_	_	_	_	_	_	_
H'FFF73	_	_	_	_	_	_	_	_	_
H'FFF74	_	_	_	_	_	_	_	_	_
H'FFF75	_	_	_	_	_	_	_	_	_
H'FFF76	_	_	_	_	_	_	_	_	_
H'FFF77	_	_	_	_	_	_	_	_	_
H'FFF78	_	_		_	_	_	_	_	_
H'FFF79	_	_		_	_	_	_	_	_
H'FFF7A	_	_		_	_	_	_	_	_
H'FFF7B	_	_	_	_	_	_	_	_	_
H'FFF7C	_	_	_	_	_	_	_	_	_
H'FFF7D	_	_	_	_	_	_	_	_	_
H'FFF7E	_	_	_	_	_	_	_	_	_
H'FFF7F	_	_	_	_	_	_	_	_	_

H'FFF87 —		_	_	_	_	_	_	_
H'FFF88 —	_							
H'FFF89 —	_	_	_	_	_	_	_	_
H'FFF8A —	_	_	_	_	_	_	_	_
H'FFF8B —	_	_	_	_	_	_	_	_
H'FFF8C —	_	_	_	_	_	_	_	_
H'FFF8D —	_	_	_	_	_	_	_	_
H'FFF8E —	_	_	_	_	_	_	_	_
H'FFF8F —	_	_	_	_	_	_	_	_
H'FFF90 —	_	_	_	_	_	_	_	_
H'FFF91 —	_	_	_	_	_	_	_	_
H'FFF92 —	_	_	_	_	_	_	_	_
H'FFF93 —	_	_	_	_	_	_	_	_
H'FFF94 —	_	_	_	_	_	_	_	_
H'FFF95 —	_	_	_	_	_	_	_	_
H'FFF96 —	_	_	_	_	_	_	_	_
H'FFF97 —	_	_	_	_	_	_	_	_
H'FFF98 —	_	_	_	_	_	_	_	_
H'FFF99 —	_	_	_	_	_	_	_	_
H'FFF9A —	_	_	_	_	_	_	_	_
H'FFF9B —	_	_	_	_	_	_	_	_
H'FFF9C —	_	_	_	_	_	_	_	_
H'FFF9D —	_	_	_	_	_	_	_	_
H'FFF9E —	_	_	_	_	_	_	_	_
H'FFF9F —	_	_	_	_	_	_	_	_

H'FFFA7	_	_	_	_	_	_	_	_	_
H'FFFA8	_	_	_	_	_	_	_	_	_
H'FFFA9	_	_	_	_	_	_	_	_	_
H'FFFAA	_	_	_	_	_	_	_	_	_
H'FFFAB	_	_	_	_	_	_	_	_	_
H'FFFAC	_	_	_	_	_	_	_	_	_
H'FFFAD	_	_	_	_	_	_	_	_	_
H'FFFAE	_	_	_	_	_	_	_	_	_
H'FFFAF	_	_	_	_	_	_	_	_	_
H'FFFB0	_	_	_	_	_	_	_	_	_
H'FFFB1	_	_	_	_	_	_	_	_	_
H'FFFB2	_	_	_	_	_	_	_	_	_
H'FFFB3	_	_	_	_	_	_	_	_	_
H'FFFB4	_	_	_	_	_	_	_	_	_
H'FFFB5	_	_	_	_	_	_	_	_	_
H'FFFB6	_	_	_	_	_	_	_	_	_
H'FFFB7	_	_	_	_	_	_	_	_	_
H'FFFB8	_	_	_	_	_	_	_	_	_
H'FFFB9	_	_	_	_	_	_	_	_	_
H'FFFBA	_	_	_	_	_	_	_	_	_
H'FFFBB	_	_	_	_	_	_	_	_	_
H'FFFBC	_	_	_	_	_	_	_	_	_
H'FFFBD	_	_	_	_	_	_	_	_	_
H'FFFBE			_						
H'FFFBF	_	_	_	_	_	_	_	_	_

1,155503								
H'FFFC7 —	_	_			_	_	_	_
H'FFFC8 —		_	_	_	_	_	_	_
H'FFFC9 —	_	_	_	_	_	_	_	_
H'FFFCA —	_	_	_	_	_	_	_	_
H'FFFCB —	_	_	_	_	_	_	_	_
H'FFFCC —	_	_	_	_	_	_	_	_
H'FFFCD —	_		_	_	_	_		_
H'FFFCE —	_	_	_	_	_	_		_
H'FFFCF —	_	_	_	_	_	_	_	_
H'FFFD0 —	_	_	_	_	_	_	_	_
H'FFFD1 —	_	_	_	_	_	_		_
H'FFFD2 —	_		_	_	_	_		_
H'FFFD3 —	_	_	_	_	_	_		_
H'FFFD4 —	_	_	_	_	_	_	_	_
H'FFFD5 —	_	_	_	_	_	_	_	_
H'FFFD6 —	_	_	_	_	_	_	_	_
H'FFFD7 —	_	_	_	_	_	_	_	_
H'FFFD8 —	_	_	_	_	_	_	_	_
H'FFFD9 —	_	_	_	_	_	_	_	_
H'FFFDA —	_	_	_	_	_	_	_	_
H'FFFDB —	_	_	_	_	_	_	_	_
H'FFFDC —	_	_	_	_	_	_	_	_
H'FFFDD —		_	_	_	_	_	_	
H'FFFDE —	_	_	_	_	_	_	_	_
H'FFFDF —	_	_	_	_	_	_	_	_

H'FFFED	DADR1	8						<u> </u>		
H'FFFEE	DACR	8	_	_	_	_	_	_	_	_
H'FFFEF		8				_	_			_
H'FFFF0	P1DR	8	P1 <sub>7</sub>	P1 <sub>6</sub>	P1 <sub>5</sub>	P1 <sub>4</sub>	P1 <sub>3</sub>	P1 <sub>2</sub>	P1 <sub>1</sub>	P1
H'FFFF1	P2DR	8	P2 <sub>7</sub>	P2 <sub>6</sub>	P2 <sub>5</sub>	P2 <sub>4</sub>	P2 <sub>3</sub>	P2 <sub>2</sub>	P2 <sub>1</sub>	P2
H'FFFF2	P3DR	8	P3 <sub>7</sub>	P3 <sub>6</sub>	P3 <sub>5</sub>	P3 <sub>4</sub>	P3 <sub>3</sub>	P3 <sub>2</sub>	P3 <sub>1</sub>	P3
H'FFFF3	P4DR	8	P4 <sub>7</sub>	P4 <sub>6</sub>	P4 <sub>5</sub>	P4 <sub>4</sub>	P4 <sub>3</sub>	P4 <sub>2</sub>	P4 <sub>1</sub>	P4
H'FFFF4	P5DR	8					P5 <sub>3</sub>	P5 <sub>2</sub>	P5 <sub>1</sub>	P5
H'FFFF5	P6DR	8	P6 <sub>7</sub>	P6 <sub>6</sub>	P6 <sub>5</sub>	P6 <sub>4</sub>	P6 <sub>3</sub>	P6 <sub>2</sub>	P6 <sub>1</sub>	P
H'FFFF6	P7DR	8	P7 <sub>7</sub>	P7 <sub>6</sub>	P7 <sub>5</sub>	P7 <sub>4</sub>	P7 <sub>3</sub>	P7 <sub>2</sub>	P7 <sub>1</sub>	P7
H'FFFF7	P8DR	8	_	_	_	P8 <sub>4</sub>	P8 <sub>3</sub>	P8 <sub>2</sub>	P8 <sub>1</sub>	P8
H'FFFF8	P9DR	8	_	_	P9 <sub>5</sub>	P9 <sub>4</sub>	P9 <sub>3</sub>	P9 <sub>2</sub>	P9 <sub>1</sub>	PS
H'FFFF9	PADR	8	$PA_7$	$PA_6$	PA <sub>5</sub>	$PA_4$	$PA_3$	$PA_2$	PA <sub>1</sub>	PA
H'FFFFA	PBDR	8	PB <sub>7</sub>	PB <sub>6</sub>	PB <sub>5</sub>	PB <sub>4</sub>	PB <sub>3</sub>	$PB_2$	PB <sub>1</sub>	PE
H'FFFFB	_		_	_	_	_	_	_	_	_
H'FFFFC			_	_	_	_	_	_	_	_
H'FFFFD			_	_	_	_	_	_	_	_
H'FFFFE	_		_	_	_	_	_	_	_	
H'FFFFF	_		_	_	_	_	_	_	_	_

2. For write access to TCSR, TCNT, and RSTCSR, see section 12.2.4, Notes Access. 3. The address depends on the output trigger setting.

#### Legend

SCI:

H'FFFE7 ADDRDL

H'FFFE8 ADCSR

H'FFFE9 ADCR

**H'FFFEB** H'FFFEC DADR0 AD1

ADF

**TRGE** 

8

8

8

8

H'FFFEA Reserved area (access prohibited)

AD0

ADIE

ADST

SCAN

CKS

CH2

CH1

CH0


WDT: Watchdog timer

TPC: Programmable timing pattern controller

Serial communication interface

Rev. 2.00, 09/03, pag

RENESAS



Note: \* When the EMC bit in BCR is cleared to 0, addresses of some registers are changed.

Port 1 input/output select

O Generic input

Generic output

P2DDR—Port 2 I	Data Dire	ection R	egister	H'EE001				
	Bit	7	6	5	4	3	2	1
	Р	27DDR F	26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21D
Modes 1 to 4 $\begin{cases} Initial \\ Read \end{cases}$	value I/Write	<u>1</u>	1_	1	1	1	1	1
Modes 5 to 7 { Initial value Read/Write		0 W	0 W	0 W	0 W	0 W	0 W	
					Port 2 inpu	ut/output s	elect	
						eric input		
						eric outpu	+	
					i Oeii	eric outpu		
P3DDR—Port 3 I	Oata Dire	ection R	egister		Н	'EE002		
Bit	7	6	5	4	3	2	1	
	P37DDR	P36DDR	P35DD	R P34DE	P33DD	R P32DE	P31DD	R P3
Initial value Read/Write	0 W	0 W	0 W	0 W	0 W	0 W	0 W	
				Port 3 i	⊓ nput/outpu	t select		
				0 0	eneric inp	ut		
					Seneric out			

RENESAS

Rev. 2.00, 09/03, pag

0	Generic input	
1	Generic output	

P5DDR—Port 5	egister		H'H	EE004		_		
	Bit	7	6	5	4	3	2	1
		_	_	_	_ F	P53DDR	P52DDR	P51DE
Modes 1 to 4 { Initia	al value ad/Write	1 1	1_	1_	<u>1</u>	1_	1_	1
Modes 5 to 7 { Initial Real	al value ad/Write	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	0 W	0 W	0 W
								ut/outpu eric inpu eric out
P6DDR—Port 6	Data Di	irection Re	egister		H'H	EE005		
Bit	. 7	6	5	4	3	2	1	
		P66DDR	P65DDR	P64DDR	P63DDF	P62DE	DR P61DI	OR P60
Initial value Read/Write		0 W	0 W	0 W	0 W	0 W	0 W	\


Rev. 2.00, 09/03, page 754 of 890



1

Port 6 input/output select Generic input

Generic output



0	Generic input
1	Generic output

## P9DDR—Port 9 Data Direction Register

Bit	7	6	5	4	3	2	1	
	-		P95DDR	P94DDR	P93DDR	P92DDR	P91DDR	P9
Initial value Read/Write	1_	1_	0 W	0 W	0 W	0 W	0 W	

# PADDR—Port A Data Direction Register

## H'EE009

Port 9 input/output select

O Generic input

Generic output

1

H'EE008

	Bit	7	6	5	4	3	2	1
		PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA <sub>1</sub> D[
	Initial value	1	0	0	0	0	0	0
Modes 3, 4	Read/Write	_	W	W	W	W	W	W

Read/Write W W W W W Modes Initial value 0 0 1, 2, 5, 6, 7 Read/Write W W W W W W

Port A input/output select

O Generic input

Generic output

RENESAS

Rev. 2.00, 09/03, pag

W

0	Generic input	
1	Generic output	

MDCR—Mod	le Contr	ol Regis		H'EE01	1	Sys		
Bit	7	6	5	4	3	2	1	0
	_	_	_	_	_	MDS2	MDS1	MDS0
Initial value Read/Write	1 _	1 _	0	0	0	* R	_* R	_* R
					Mode sel	ect 2 to 0		

	Mode selec	t 2 to 0				
	Bit 2	Bit 1	Bit 0	Operat		
	MD2	MD1	MD <sub>0</sub>	Operai		
	0	0	0			
			1	Mo Mo		
		1	0	Мо		
		'	1	Мс		
		0	1 0			
	1		1	Mc Mc Mc		
	'	1	0	Мс		

Note: \* Determined by the state of the mode pins (MD $_2$  to MD $_0$ ).

Rev. 2.00, 09/03, page 756 of 890



	Soft	ware standby output port
	0	In software standby mo all address bus and bus control signals are high- impedance
	1	In software standby mo address bus retains out state and bus control signals are fixed high

#### NMI edge select

0	An interrupt is requested at the falli
1	An interrupt is requested at the risir

On-chip RAM is

#### User bit enable

0	CCR bit 6 (UI) is used as an interrupt mask bit
1	CCR bit 6 (UI) is used as a user bit

#### Standby timer select 2 to 0

Standby timer select 2 to 0									
Bit 5	Bit 4	Standby Timer							
STS1	STS0	Starioby Fillier							
0	0	Waiting Time = 8,192 states							
0	1	Waiting Time = 16,384 states							
1	0	Waiting Time = 32,768 states							
	1	Waiting Time = 65,536 states							
0	0	Waiting Time = 131,072 states							
	1	Waiting Time = 26,2144 states							
	0	Waiting Time = 1,024 states							
	Bit 5 STS1 0	Bit 5 Bit 4 STS1 STS0 0 1 1 0 1 0 0 0							

Illegal setting

#### Software standby

0	SLEEP instruction causes transition to sleep mode
1	SLEEP instruction causes transition to software standby mode

Rev. 2.00, 09/03, pag

R/W

R/W

R/W

R/W

Read/Write

The bus release externa

The bus

Bus release e

1	externa

# ISCR—IRQ Sense Control Register H'EE014 Interrupt C

Bit	7	6	5	4	3	2	1	0	
	_	_	IRQ5SC	IRQ4SC	IRQ3SC	IRQ2SC	IRQ1SC	IRQ0SC	
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	
IRQ5 to IRQ0 sense control									
			0 Interru	ıpts are re	quested w	hen ĪRQ₅ t	o <del>IRQ</del> ₀ are	low	
		1 Interrupts are requested by falling-edge input at IRQ₅ to							

0	IRQ₅ to IRQ₀ interrupts are disabled
1	IRQ₅ to IRQ₀ interrupts are enabled

Interrupt

H'EE016

Bit	7	6	5	4	3	2	1	0
	_	1	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0
Initial value Read/Write	0	0	0 R/(W)*	0 R/(W)*	0 R/(W)*	0 R/(W)*	0 R/(W)*	0 R/(W)
	IPO5 to I	RQ0 flags						
	II (Q3 t0 I	TQU liags						
	Bits 5 to 0							
	IRQ5F to	F to IRQ0F					lions	
	C	)	<ul><li>Read If</li><li>IRQnS0 handlin</li></ul>	C = 0, IRQ g is being C = 1 and	n IRQnF = n input is l carried ou	high, and i t.	rite 0 in IR nterrupt ex	ception

[Setting conditions]

• IRQnSC = 0 and  $\overline{IRQn}$  input is low.

• IRQnSC = 1 and  $\overline{IRQn}$  input changes from high to low.

Note: \* Only 0 can be written, to clear the flag.

1

ISR—IRQ Status Register

Rev. 2.00, 09/03, pag

(r




0	Priority level 0 (low priority)	
1	Priority level 1 (high priority)	

#### · Interrupt sources controlled by each bit

	Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1
		IPRA7	IPRA6	IPRA5	IPRA4	IPRA3	IPRA2	IPRA1
IPRA	Interrupt source	IRQ0	IRQ1	IRQ2, IRQ3	IRQ4, IRQ5	WDT, DRAM interface, A/D converter	16-bit timer channel 0	16-bit timer channel 1

## IPRB—Interrupt Priority Register B H'EE019 Interrupt C



#### · Interrupt sources controlled by each bit

	Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1
		IPRB7	IPRB6	IPRB5	_	IPRB3	IPRB2	IPRB1
IPRB	Interrupt source		8-bit timer channels 2 and 3	DMAC	_	SCI channel 0	SCI channel 1	SCI channel 2

Rev. 2.00, 09/03, page 760 of 890



	0	D/A output is disabled in software standby mode
	1	D/A output is enabled in software standby mode
•		

DIVCR—Division Control Register H'EE01B						В	Sys	
Bit	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	DIV1	DIV0
Initial value Read/Write	1	1_	1	1	1	1	0 R/W	0 R/W

	Divide 1 ar	nd 0	ı		
	Bit 1	Bit 0	Fraguana, Di		
	DIV1	DIV0	Frequency Div		
	0	0	1/1 (Ir		
		1	1/2		
	1	0	1/4		
		1	1/8		

Reserved bits  $\phi$  clock stop Enables or disables  $\phi$  clock output.

MSTCRL—Module Standby Control Register L H'EE01D Syst 3 2 7 5 4 1 Bit 6 MSTPL3 MSTPL2 MSTPL7 MSTPL5 MSTPL4 MS 0 0 0 0 0 Initial value 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W Module standby L7, L5 to L2, L0 Selection bits for placing modules in standby state. Reserved bits

Selection bits for pla in standby state.

Rev. 2.00, 09/03, page 762 of 890



Address control			
Selects address	update mode	1 or address	update mo

ADRCTL	Description	
0	Address update mode 2 is selected	
1	Address update mode 1 is selected	(In

Note: \* Can be read or written to, but must not be cleared to 0.

CSCR—Chip Sele	ter		H'E	E01F		Bus		
Bit	7	6	5	4	3	2	1	
	CS7E	CS6E	CS5E	CS4E	_	_	_	
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	<u>1</u>	<u>1</u>	<u>1</u>	
		Chip selec	t 7 to 4 en	able				
		Bit n			Descripti	on		
		CSnE			Description	OH		
		0	Output o	f chip sele	ct signal C	Sn is disa	bled (Initi	al val
		1	Output o	f chip sele	ct signal C	Sn is ena	bled	

(n = 7 to 4)

Bits 7 to 0	
ABW7 to ABW0	Bus Width of Access Area
0	Areas 7 to 0 are 16-bit access areas
1	Areas 7 to 0 are 8-bit access areas

H'EE021

Bus

Bit	7	6	5	4	3	2	1	C
	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AS
Initial value Read/Write	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/
		Area 7 to 0	access st	tate contro	l			
		Bits 7 to 0	)					
	•	AST7 to AST0		Numb	er of State	es in Acces	ss Area	
		0	Area	as 7 to 0 a	re two-stat	e access a	areas	
	Ī	1	Area	as 7 to 0 a	re three-st	ate access	areas	

**ASTCR—Access State Control Register** 

	0	1	1 program wait state is
	_	0	2 program wait states
	1	1 1	3 program wait states

# Area 5 wait control 1 and 0

0	0	No program wait is inserted
U	1	1 program wait state is inserted
	0	2 program wait states are inserted
1	1	3 program wait states are inserted

## Area 6 wait control 1 and 0

7.104 0 11411 00111101 1 4114 0					
0	0	No program wait is inserted			
U	1	1 program wait state is inserted			
1	0	2 program wait states are inserted			
	1	3 program wait states are inserted			

## Area 7 wait control 1 and 0

	, and a strain contract that contract						
0	0	No program wait is inserted					
	U	1	1 program wait state is inserted				
	1	0	2 program wait states are inserted				
		1	3 program wait states are inserted				

0	0
0	1
	0
1	1

No program wait is in: 1 program wait state i 2 program wait states

3 program wait states

Area 1 wait control 1 and 0

	0	No program wait is inserted	
	0	1	1 program wait state is inserted
	1	0	2 program wait states are inserted
		1	3 program wait states are inserted

Area 2 wait control 1 and 0

Area 2 wait control i and o							
0	0	No program wait is inserted					
	1	1 program wait state is inserted					
1	0	2 program wait states are inserted					
	1	3 program wait states are inserted					

Area 3 wait control 1 and 0

0	0	No program wait is inserted
	1	1 program wait state is inserted
1	0	2 program wait states are inserted
	1	3 program wait states are inserted

											Area	0: 2 MB	Area 4: 1.9
											Area	1: 2 MB	Area 5: 4 k
											Area	2: 8 MB	Area 6: 23.
											Area	3: 2 MB	Area 7: 22
										1	Areas	0 to 7 are	the same size
											(2 MB	)	
								Burs	t cycle sel	lect 0			
								0	Max. 4 w	vords	in burs	t access	
								1	Max. 8 w	vords	in burs	t access	
									•			<u>,</u>	
						Burs	t cycl	e sele	ect 1				
						0	Burs	st acc	ess cycle	comp	rises 2	states	
						1	Burs	st acc	ess cycle	comp	rises 3	states	
				Burst	RO	M ena	able						
				0	Are	a 0 is	a ba	sic bu	us interfac	e area	а		
				1	Are	Area 0 is a burst ROM interface area							
	Idle c	ycle	e inse	ertion	0								
ſ	0	No	idle	cvcle	is in	serte	d in c	ase o	f consecu	tive e	xternal	read and v	write cycles
	. ~ .		· iaic	idle cycle is inserted in case of consecutive external read and write cycles									

ес	। ycle inser	tion 1				

Idle cycle is inserted in case of consecutive external read and write cycles

Idle

0

No idle cycle is inserted in case of consecutive external read cycles for different areas Idle cycle is inserted in case of consecutive external read cycles for different areas

RENESAS

Rev. 2.00, 09/03, pag

WAIT pin wait ir

Area divisions are as follows

Area division unit select

Refresh pin enable						
0	RFSH pin refresh signal output is					
1	RFSH pin refresh signal output is					

0	RF
1	RF

Self-refresh mode

DRAM self-refreshing is disabled in software star DRAM self-refreshing is enabled in software star

# RAS down mode

1

0	DRAM interface: RAS up mode selected
1	DRAM interface: RAS down mode selected

# Burst access enable

0	Burst disabled (always full access)							
1	DRAM space access performed in fast page mode							

## DRAM area select

DIVAMA	DIVANI alea select									
DRAS2	DRAS1	DRAS0	Area 5	Area 4	Area 3	Area 2				
0	0	0	Normal	Normal	Normal	Normal				
		1	Normal	Normal	Normal	DRAM space				
						$(\overline{CS}_2)$				
	1	0	Normal	Normal	DRAM space	DRAM space				
					$(\overline{\text{CS}}_3)$	$(\overline{CS}_2)$				
		1	Normal	Normal	DRAM space( $\overline{CS}_2$ )*					
1	0	0	Normal	DRAM space	DRAM space	DRAM space				
				$(\overline{CS}_4)$	$(\overline{CS}_{3)}$	$(\overline{CS}_2)$				
		1	DRAM space	DRAM space	DRAM space	DRAM space				
			$(\overline{\text{CS}}_5)$	$(\overline{CS}_4)$	$(\overline{CS}_3)$	$(\overline{CS}_2)$				
	1	0	DRAM sp	ace( <del>CS</del> <sub>4</sub> )*	DRAM sp	RAM space( $\overline{\text{CS}}_2$ )*				
		1	DRAM space( $\overline{\text{CS}}_2$ )*							

Note: \* A single  $\overline{\text{CSn}}$  pin serves as a common  $\overline{\text{RAS}}$  output pin for a number of areas. Unused  $\overline{CSn}$  pins can be used as input/output ports.

Rev. 2.00, 09/03, page 768 of 890



					1		
					RAS-	-CAS wait	
					0	Wait state (T <sub>rw</sub> ) insertion is disabled	
					1	1 wait state (T <sub>rw</sub> ) is inserted	
			TI	P c	ycle co	ntrol	
			(	0	1-state	e precharge cycle is inserted	
				1	2-state	e precharge cycle is inserted	
	R	efre	sh c	ycl	e enab	le	
0 Refresh cycles are disabled				s are disabled			
		1	DRA	AΜ	refresh	n cycles are enabled	
CAS	outpu	ıt pir	n sel	ect			
0	PB4	PB4 and PB5 selected as UCAS and LCAS output pins					
	_	CAS outpu	0 1 CAS output pir	Refresh o  0 Refresh 1 DR/  CAS output pin sel	Refresh cycl  0 Refresl  1 DRAM  CAS output pin select	TP cycle co  0 1-stat 1 2-stat Refresh cycle enab 0 Refresh cycle 1 DRAM refresh CAS output pin select	

HWR and LWR selected as UCAS and LCAS output pins

Multiplex control 1 and 0										
	MXC1	MXC0	Description							
	0	0	Column address: 8 Compared addres	Column address: 8 bits						
			Modes 1, 2	Modes 1, 2 8-bit access space 16-bit access space						
			Modes 3, 4, 5	Modes 3, 4, 5 8-bit access space 16-bit access space						
		1	Column address:	Column address: 9 bits						
			Modes 1, 2		$A_{19}$ to $A_{9}$ $A_{19}$ to $A_{10}$					
			Modes 3, 4, 5	8-bit access space 16-bit access space	$A_{23}^{10}$ to $A_{9}^{10}$ $A_{23}^{10}$ to $A_{10}^{10}$					
	1	0	Column address: Compared addres							
			Modes 1, 2	8-bit access space	A <sub>19</sub> to A <sub>10</sub>					
			Modes 3, 4, 5	16-bit access space 8-bit access space 16-bit access space	$A_{19}$ to $A_{11}$ $A_{23}$ to $A_{10}$ $A_{23}$ to $A_{11}$					
		1	Illegal setting							

1 wait state (T<sub>RW</sub>) is inserted

CKS2	CKS1	CKS0
0	0	0
		1
	1	0
		1
1	0	0
		1
	1	0

0	
1	
0	
	Г

φ/128 used as counter clock
φ/512 used as counter clock
φ/2048 used as counter clock
φ/4096 used as counter clock

Count operation halted

Description

Compare match interrupt enable

0	The CMI interrupt requested by the CMF flag is disabled
1	The CMI interrupt requested by the CMF flag is enabled

0 1

## Compare match flag

Comp	ompare materinag							
0	<ul><li>[Clearing conditions]</li><li>Cleared by a reset and in standby mode</li><li>Cleared by reading CMF when CMF = 1, then writing 0 in CMF</li></ul>							
1	[Setting condition] When RTCNT = RTCOR							

Note: \* Only 0 can be written to clear the flag.



RTCOR—Refresh Time Constant R  Bit 7 6  Initial value 1 1  Read/Write R/W R/W			gister		H']		DRA	
Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

RTCNT compare match period

Note: Only byte access can be used on this register.

Rev. 2.00, 09/03, pag

DRA

RENESAS

1						1					"	J og.	u	, 0.00.00 (.
											1	[Setti	ng condit	rogram mo ion] 1, SWE = 1
									Eı	l rase	mode			
										0	Erase	mode o	cleared (	Initial value
										1	[Setting	g cond		de = 1, and E
							Pr	 oara	m-ve	rifv r	node			
										_		node cl	leared (Ir	nitial value)
									[Setti	ng c	n to progondition	n]	rerify mod	le
					Era	 ase-\	erify r	node						
										le cl	eared	(Initial	value)	
						[	Setting	g cor	ndition	ո]	erify mo			
				Progr	ram set		VIICII	***		ariu v	OVVE			J
				0			etup c	leare	ed (Ir	nitial	value)		1	
				1	Progr	am s							-	
							E = 1		SWE	= 1				
		Erase	e setu	p bit										
		0	Eras	se set	up clea	ared	(Initial	valu	ie)					
		1	[Set		up onditio /E = 1 a		SWF =	: 1						
 Softw	ore	writa												
0	oftware write enable bit  Write/erase disabled (Initial value)													
1	Wi [Se	ite/er	ase e	nable	,		<u> </u>							

Flash write enable bit

0	When a low level is input to the FWE pin (hardware protection state) When a high level is input to the FWE pin
1	When a high level is input to the FWE pin

Notes: 1. This register is used only in the flash memory.

Reading the corresponding address in a mask ROM version will always return 1s, and writes to this address are disabled 2. Fix the FWE pin low in mode 6.

riasii illellioly elloi

Notes: 1. Writes to FLMCR2 are prohibited.

EBR (EBR1)—Erase Block Register

2. This register is used only by the flash memory version and do not exist in the ROM version. In the mask ROM version reading these addresses always retu value of 1, and it is not possible to write to them.

Bit	7	6	5	4	3	2	1				
	EB7	EB6	EB5	EB4	EB3	EB2	EB <sup>2</sup>				
Modes 1 to ∫ Initial value 4, and 6 Read/Write	0 R	0 R	0 R	0 R	0 R	0 R	0 R				
Modes 5   Initial value and 7   Read/Write	0 R	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W				
Block 7 to 0											
	0		EB7 to EB0	) is not sel	ected (In	itial value)					

Notes: 1. When not erasing, clear EBR to H'00.

Writes are invalid.

A value of 1 cannot be set in this register in mode 6.

2. This register is used only by the flash memory version and do not exist in the ROM version. In the mask ROM version reading these addresses always retu value of 1, and it is not possible to write to them.

Block EB7 to EB0 is selected

H'EE032

Fla

Block 13 to 8							
0	Block EB13 to EB8 is not selected	(In					
1	Block EB13 to EB8 is selected						
	•						

Notes: 1. When not erasing, clear EBR to H'00.

A value of 1 cannot be set in this register in mode 6.

This register is used only by the flash memory version and do not exist in the mask RO version. In the mask ROM version reading these addresses always returns a value of and it is not possible to write to them.

P2PCR—Port 2 I	nput Pul	l-Up Con	itrol Reg	ister	Н	I'EE03C		Port	
Bit	7	6	5	4	3	2	1	(	
	P27PCR	P26PCR	P25PCR	P24PCR	P23PCR	P22PCR	P21PCR	P20F	
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	R/	
		P	ort 2 input	pull-up cor	ntrol 7 to 0				
0 Input pull-up transistor is off									

Note: Valid when the corresponding P2DDR bit is cleared to (designating generic input).

Input pull-up transistor is on

Rev. 2.00, 09/03, page 774 of 890



0	Input pull-up transistor is off
1	Input pull-up transistor is on

Note: Valid when the corresponding P4DDR bit is cleared (designating generic input).

P5PCR—Port 5 Input Pull-Up Control Register						H'EE03	F	
Bit	7	6	5	4	3	2	1	
	_	_	_	_	P53PCR	P52PCR	P51PCR	Р
Initial value Read/Write	1	1	1 _	1 _	0 R/W	0 R/W	0 R/W	
				Port 5	input pull-ı	up control	3 to 0	

0 Input pull-up transistor is off
1 Input pull-up transistor is on

Note: Valid when the corresponding P5DD cleared to 0 (designating generic inp

Reserved bits

RAM	select.	RAM2	to	RAM0

Bit 3	Bit 2	Bit 1	Bit 0	RAM Area	RAM Emulation		
RAMS	RAM2	RAM1	RAM0	KAWI Alea	RAINI EIIIUIAI		
0	0/1	0/1	0/1	H'FFE000 to H'FFEFFF	Emulation		
1	0	0	0	H'000000 to H'000FFF	Mapping RAM		
			1	H'001000 to H'001FFF			
		1	0	H'002000 to H'002FFF			
			1	H'003000 to H'003FFF			
	1	0	0	H'004000 to H'004FFF			
			1	H'005000 to H'005FFF			
		1	0	H'006000 to H'006FFF			
			1	H'007000 to H'007FFF			

Notes: This register is used only in the flash memory and flash memory R versions.

Reading the corresponding address in a mask ROM version will always return 1s, and writes address are disabled.


\* In mode 6 (single-chip normal mode), flash memory emulation by RAM is not supported; to can be modified, but must not be set to 1.

Rev. 2.00, 09/03, page 776 of 890

RENESAS

MAR0AR MAR0AE Bit 15 14 13 12 11 10 9 8 7 5 3 2 6 Initial value Undetermined Undetermined MAR0AH MAR0AL

Source or destination address




Rev. 2.00, 09/03, page 778 of 890



uli address mode . not t

RENESAS



Repeat enable RPE DTIE

1

Incremented:

0

1 0

1

Data transfer size Byte-size transfer

Word-size transfer

## Data transfer enable

0	Data transfer is disabled
1	Data transfer is enabled

Rev. 2.00, 09/03, page 780 of 890



Data transfe 0 Norm

Block

Data transfer select 2A an Set both bits to 1

Data transfer interrupt enable

Interrupt requested by DTE bit is dis

Decremented: If DTSZ = 0, MARA is decremented by 1 after

If DTSZ = 1, MARA is decremented by 2 after

1	Interrupt requested by DTE bit is er
J	Interrupt requested by DTE bit is di

Source address increment/decrement (bit 5)

Source address increment/decrement enable (bit 4)						
Bit 5	Bit 4	Increment/Decrement Enable				
SAID	SAIDE	morement/Decrement Enable				
	0	MARA is held fixed				
0	1	Incremented: If DTSZ = 0, MARA is incremented by 1 after				
		If DTSZ = 1, MARA is incremented by 2 after				

MARA is held fixed

1

1

Data transfer size

0	Byte-size transfer
1	Word-size transfer

## Data transfer enable


0	Data transfer is disabled
1	Data transfer is enabled

		MAR0BR								MAI	R0BE			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value				Undet	ermine	ed						Undet	ermine	ed .
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MAR0BH				MAR0BL										

Source or destination address

Rev. 2.00, 09/03, page 782 of 890

RENESAS



ruii address mode : not used

Rev. 2.00, 09/03, page 784 of 890



Bit 2	Bit 1	Bit 0
DTS2	DTS1	DTS0
	0	0
0	0	1
	1	0
		1
	0	0
4		1

Data transfer interrupt enable Interrupt requested by DTE bit is disabled Interrupt requested by DTE bit is enabled

If DTSZ = 0, MAR is incremented by 1 after each transf If DTSZ = 1, MAR is incremented by 2 after each transf

If DTSZ = 1, MAR is decremented by 2 after each trans

Decremented: If DTSZ = 0, MAR is decremented by 1 after each trans

0

Data Transfer Activation

Compare match/input ca

from 16-bit timer channe Compare match/input ca

from 16-bit timer channe Compare match/input ca

from 16-bit timer channe

A/D converter conversion SCI0 transmit-data-empt

SCI0 receive-data-full in

Falling edge of DREQ in Low level of DREQ input

## Repeat enable

Tepeat enable								
RPE	DTIE	Description						
0	0	I/O mode						
U	1	I/O mode						
1	0	Repeat mode						
'	1	Idla mada						

			1	"O mode					
		1	0	Repeat mode					
		<u>'</u>	1	Idle mode					
Data transfer increment/decrement									

transf	er size	

### Data

0	Byte-size transfer
1	Word-size transfer

Data transfer enable								
0	Data transfer is disabled							
1	Data transfer is enabled							

RENESAS

Data transfer is enabled	U	Data transfer is disabled
	1	Data transfer is enabled

Bit 2
TS2
0
1

Bit 1

DTS1B

0

1

1

Bit 0

DTS0B

1

0

1

0

1

0

1

Data Transfer Activation S

Block T

Compare

capture A

Compare

capture A

Compare

capture A

16-bit tim

end inter

Not availa

Not availa

Falling ed

Not availa

DREQ

Normal Mode

Auto-request

(burst mode)

Not available

Auto-request

Not available

Not available

Not available

DREQ

Falling edge input of

Low level input at DREQ

(cycle-steal mode)


Transfer mode select


| O | Destination is the block area in block transfer mode |
| 1 | Source is the block area in block transfer mode |

Destination address increment/decrement (bit 5)
Destination address increment/decrement enable (bit 4)

			` ,
	Bit 5	Bit 4	Increment/Decrement Enable
	DAID	DAIDE	indenien/Dedement Enable
		0	MARB is held fixed
0	0	1	Incremented: If DTSZ = 0, MARB is incremented by 1 after ea If DTSZ = 1, MARB is incremented by 2 after ea
		0	MARB is held fixed
	1	1	Decremented: If DTSZ = 0, MARB is decremented by 1 after ea If DTSZ = 1, MARB is decremented by 2 after e







Undetermined

ETCR1AH

Read/Write R/W R/W R/W R/W R/W R/W R/W

Note: Bit functions are the same as for DMAC0.

Initial value

RENESAS

Rev. 2.00, 09/03, pag

Undetermined

ETCR1AL

R/W R/W R/W R/W R/

2

•	Short address mode										
	Bit	7	6	5	4	3	2	1			
		DTE	DTSZ	DTID	RPE	DTIE	DTS2	DTS1			
	Initial value Read/Write	0 R/W									
		_									


H'FFF37


# • Full address mode

Bit	/	ь	5	4	3	2	1	
	DTE	DTSZ	SAID	SAIDE	DTIE	DTS2A	DTS1A	[
Initial value Read/Write	0 R/W							

Note: Bit functions are the same as for DMAC0.

DTCR1A—Data Transfer Control Register 1A





Dit	,	U	9	-	J	_		U	,	U	J	-	J	-
														<u> </u>
Initial value		Undetermined									ι	Jndete	rmine	d
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
	FTCR1RH											FTCE		

Note: Bit functions are the same as for DMAC0.

RENESAS

# DTCR1B—Data Transfer Control Register 1B

H'FFF3F


• Short address mode

Bit	7	6	5	4	3	2	1	
	DTE	DTSZ	DTID	RPE	DTIE	DTS2	DTS1	
Initial value Read/Write	0 R/W							

• Full address mode

Bit	7	6	5	4	3	2	1	
	DTME	_	DAID	DAIDE	TMS	DTS2B	DTS1B	С
Initial value Read/Write	0 R/W							

Note: Bit functions are the same as for DMAC0.



Counter start 2			
0	TCNT2 is halted	(Initial value)	
1	TCNT2 is counting		

0	Channel 0 timer counter (TCNT0) opera independently (TCNT0 presetting/cleari unrelated to other channels) (Ini
1	Channel 0 operates synchronously TCNT0 synchronous presetting/synchroclearing is possible

# Timer synchronization 1 Channel 1 timer counter (TCNT1) operates

unic	pendently (TCNT1 presetti elated to other channels)	(Initial va
Cha 1 TCN clea	nnel 1 operates synchrono IT1 synchronous presetting ring is possible	usly //synchronous

# Timer synchronization 2

I reserved pils

0	Channel 2 timer counter (TCNT2) operates independently (TCNT2 presetting/clearing is unrelated to other channels) (Initial value)
1	Channel 2 operates synchronously TCNT2 synchronous presetting/synchronous clearing is possible

		PWM	PWM mode 0	
		0	Channel 0 operates normally	
		1	Channel 0 operates in PWM m	
PW	' √M mo	ode 1		

0	Channel 1 operates normally (Initial value
1	Channel 1 operates in PWM mode

# PWM mode 2


0	Channel 2 operates normally	(Initial value)
1	Channel 2 operates in PWM r	node

# Flag direction

0	OVF is set to 1 in TISRC when TCNT2
	overflows or underflows (Initial value)
4	OVF is set to 1 in TISRC when TCNT2
'	overflows

# Phase counting mode flag

	3 3	
0	Channel 2 operates normally	(Initial value)
1	Channel 2 operates in phase of	counting mode



# Output level setting A2

0	TIOCA <sub>2</sub> is 0	(Initial value)
1	TIOCA <sub>2</sub> is 1	

# Output level setting B2

0	TIOCB <sub>2</sub> is 0	(Initial value)
1	TIOCB <sub>2</sub> is 1	

							Ü	DMAC activated by IMIA1 interrupt.
							1	[Setting conditions]   TCNT1=GRA1 when GRA1 functions as an output compare register.   TCNT1 value is transferred to GRA1 by an input capture signal when GRA1 functions as an input capture register.
						Inpu	ıt cap	pture/compare match flag A2
						0	• F	learing conditions] (Initial value) Read IMFA2 when IMFA2=1, then write 0 in IMFA2 DMAC activated by IMIA2 interrupt.
						1	• 1	etting conditions] TCNT2=GRA2 when GRA2 functions as an output compare register. TCNT2 value is transferred to GRA2 by an input capture signal when GRA2 functions as an input capture register.
				Inp	ut c	apture	e/cor	mpare match interrupt enable A0
					0   1	IMIAC	) inte	errupt requested by IMFA0 flag is disabled (Initial valu
					1	IMIAC	) inte	errupt requested by IMFA0 is enabled
		Inp	ut o	captu	re/co	mpar	e ma	atch interrupt enable A1
			_					uested by IMFA1 flag is disabled (Initial value)
			1	IMIA	1 inte	errup	req	uested by IMFA1 is enabled
Inp	ut ca	pture	e/cc	mpar	e ma	atch ir	nterr	upt enable A2
(	)	IMIA2 interrupt requested by IMFA2 flag is disabled (Initial value)						
1	1	IMIA2 interrupt requested by IMFA2 is enabled						
∗ On	ılv Ω α	ean h	e w	/ritten	to	dear t	he fl	lan

[Clearing conditions]

[Setting conditions]

compare register.

Input capture/compare match flag A1 [Clearing conditions]

1

• Read IMFA0 when IMFA0=1, then write 0 in IMF.

• TCNT0=GRA0 when GRA0 functions as an outp

• TCNT0 value is transferred to GRA0 by an input signal when GRA0 functions as an input capture

• Read IMFA1 when IMFA1=1, then write 0 in IMFA1

· DMAC activated by IMIA0 interrupt.

U	INITAZ IIILETTUPL TEQUESIEU DY IIVII AZ IIAG IS GISADIEU	(IIIIIIai v
1	IMIA2 interrupt requested by IMFA2 is enabled	
	·	

U	IMIA2 interrupt requested by IMFA2 flag is disabled	(Initial v
1	IMIA2 interrupt requested by IMFA2 is enabled	

Note: \* Only 0 can be written, to clear the flag.

(Initial

(Initial valu

signal when GRB1 functions as an input capture regis
Input capture/compare match flag B2
[Clearing condition] (Initial value) Read IMFB2 when IMFB2=1, then write 0 in IMFB2.
[Setting conditions]
Input capture/compare match interrupt enable B0
0 IMIB0 interrupt requested by IMFB0 flag is disabled (Initial value
1 IMIB0 interrupt requested by IMFB0 is enabled
Input capture/compare match interrupt enable B1
0 IMIB1 interrupt requested by IMFB1 flag is disabled (Initial value)
1 IMIB1 interrupt requested by IMFB1 is enabled
Input capture/compare match interrupt enable B2
0 IMIB2 interrupt requested by IMFB2 flag is disabled (Initial value)
IMIB2 interrupt requested by IMFB2 is enabled
Note: * Only 0 can be written, to clear the flag.

Rev. 2.00, 09/03, page 796 of 890

Input capture/compare match flag B0

Read IMFB0 when IMFB0=1, then write 0 in IMF

• TCNT0=GRB0 when GRB0 functions as an ou

· TCNT0 value is transferred to GRB0 by an inp signal when GRB0 functions as an input captu

Read IMFB1 when IMFB1=1, then write 0 in IMFB1.

• TCNT1=GRB1 when GRB1 functions as an output

• TCNT1 value is transferred to GRB1 by an input capt

[Clearing condition]

[Setting conditions]

compare register.

Input capture/compare match flag B1 [Clearing condition]

[Setting conditions]

compare register.

RENESAS

1

(Init

(Initial valu

Overflow flag 0 [Clearing condition] Read OVF0 when OVF0 = 1, then write 0 in 1 [Setting condition] TCNT0 overflowed from H'FFFF to H'0000. Overflow flag 1 [Clearing condition] Read OVF1 when OVF1 = 1, then write 0 in OVF [Setting condition] TCNT1 overflowed from H'FFFF to H'0000. Overflow flag 2 [Clearing condition] (Initial value) Read OVF2 when OVF2 = 1, then write 0 in OVF2. 1 [Setting condition] TCNT2 overflowed from H'FFFF to H'0000, or underflowe from H'0000 to H'FFFF. Overflow interrupt enable 0 OVI0 interrupt requested by OVF0 flag is disabled 1 OVI0 interrupt requested by OVF0 flag is enabled Overflow interrupt enable 1 OVI1 interrupt requested by OVF1 flag is disabled (Initial value)

1 Overflow interrupt enable 2

0	OVI2 interrupt requested by OVF2 flag is disabled	(Initial value)
1	OVI2 interrupt requested by OVF2 flag is enabled	

OVI1 interrupt requested by OVF1 flag is enabled

Note: \* Only 0 can be written, to clear the flag.

RENESAS

Rev. 2.00, 09/03, pag

(Initia

(Initial val

Timer prescaler 2 to 0

THITION PIC	boodioi E to	, -		
Bit 2	Bit 1	Bit 0	TCNT Clock Source	
TPSC2	TPSC1	TPSC0	TCNT Clock Source	
	0	0	Internal clock : φ	(Ir
0	U	1	Internal clock : φ/2	
U	4	0	Internal clock : φ/4	
	'	1	Internal clock : φ/8	
	0	0	External clock A : TCLKA input	
1	U	1	External clock B : TCLKB input	
'	4	0	External clock C : TCLKC input	
	' '	1	External clock D : TCLKD input	

Clock edge 1 and 0

CIOCK EU	ge i and o		
Bit 4	Bit 3	Countral Educa	of External Clask
CKEG1	CKEG0	Counted Edges	oi External Clock
0	0	Rising edges counted	(Initial value)
0	1	Falling edges counted	
1	_	Both edges counted	

Counter clear 1 and 0

Counter	cicai i and	0	
Bit 6	Bit 5	TCNT clear Sou	uraaa
CCLR1	CCLR0	TONT clear 500	irces
0	0	TCNT is not cleared	(Initial value)
0	1	TCNT is cleared by GRA compare match of	or input capture
1	0	TCNT is cleared by GRB compare match of	or input capture
'		Synchronous clear : TCNT is cleared in syl	nchronization with other
	1	synchronized timers	

Rev. 2.00, 09/03, page 798 of 890



# I/O control A2 to A0

Bit 2	Bit 1	Bit 0		GRA Functions
IOA2	IOA1	IOA0		GRA FUIICIIOTIS
	0	0	GRA is an output	No output at compare match (
		1	compare register	0 output at GRA compare match
0		0		1 output at GRA compare match
	1	1		Output toggles at GRA compare n (channel 2 only: 1 output)
		0	GRA is an input	GRA captures rising edges of inpu
, 1	0	1	capture register	GRA captures falling edges of inp
' [		0		GRA captures both edges of input
	1 '	1		

### I/O control B2 to B0

1/0 001111	JI DZ 10 D0			
Bit 6	Bit 5	Bit 4		GRB Functions
IOB2	IOB1	IOB0		GRB Fullctions
	0	0	GRB is an output	No output at compare match (Initial
	U	1	compare register	0 output at GRB compare match
0		0		1 output at GRB compare match
	1	1		Output toggles at GRB compare match (channel 2 only: 1 output)
		0	GRB is an input	GRB captures rising edges of input
1	0	1	capture register	GRB captures falling edges of input
'		0		GRB captures both edges of input
	1	1		

Rev. 2.00, 09/03, pag

RENESAS

OΡ	ooui

GRA0 H/L	—Ge	neral	Regi	ster 1	<b>A0</b> H	/L			FF6C FF6D			16-	bit tiı	ner (
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
								e or ii			3-			
GRB0 H/L	—Ge	neral	Regi	ster I		-		H'F	FF6E FF6F	4,			bit tii	mer (
	— <b>Ge</b> :	neral	Regi	ster I		-	9	H'F	FF6E	4,	5		bit tii	mer (
GRB0 H/L					B0 H/	/L		H'F H'F	FF6E FF6F	· ·		16-		
					B0 H/	/L		H'F H'F	FF6E FF6F	· ·		16-		
Bit	15	14	13	12	11 1	/L 10	9	H'F H'F 8	FF6E FF6F 7	6	5	4	3	2

TCR1 Timer Con	trol Regi	ster 1		H'F	-	16-bit timer		
Bit	7	6	5	4	3	2	1	
	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TP
Initial value	1	0	0	0	0	0	0	
Read/Write	_	R/W	R/W	R/W	R/W	R/W	R/W	F

Note: Bit functions are the same as for 16-bit timer channel 0.

Rev. 2.00, 09/03, page 800 of 890

RENESAS

TCNT1 H	CNT1 H/L—Timer Counter 1 H/L								H'FFF72, H'FFF73					ner
Bi	t 15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value	• 0	0	0	0	0	0	0	0	0	0	0	0	0	0
D = = = 1/1/1-14.			- DAA	D/\/	D/\/	D/\/	D/M	R/W	R/W	R/W	D/M	R/W	R/W	R/\
Read/Write	e R/\	V R/W	R/VV	R/W	K/VV	K/VV	R/W	IT/VV	FC/ VV	IT/VV	FC/ VV	IX/VV	IX/VV	17
Note: Bit	functio	ons ar	e the	same	e as fo	or 16-l		ner cha		0.	FC/VV		bit tir	
Note: Bit	functio	ons ar	e the	same	e as fo	or 16-l		ner cha	annel	0.				
Note: Bit	function	ons ar	e the	same	e as fo	or 16-l		ner cha	annel	0.	5			

Initial value

Initial value

Note: Bit functions are the same as for 16-bit timer channel 0.

GRB1 H/L	—Ge	neral	Regi	ster l	B1 H/	L			FF76 FF77	,		16-	bit ti	mei
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2

Note: Bit functions are the same as for 16-bit timer channel 0.

Note. Dit functions are the same as for 10-bit timer channe

RENESAS

2. When phase counting mode is selected in charmer 2, the settings of b CKEG1 and CKEG0 and TPSC2 to TPSC0 in TCR2 are ignored. TIOR2—Timer I/O Control Register 2 H'FFF79 16-bit timer Bit 7 6 5 4 2 1 IOB2 IOB1 IOB0 IOA2 IOA1 IC 1 0 0 0 1 0 0 Initial value Read/Write R/W R/W R/W R/W R/W R

Note:	Bit fi	unctic	ns ar	e tne	sam	e as t	or 16	-bit tir	ner cr	nanne	10.				
TCNT2 H/	L—T	imer	Cour	iter 2	H/L		H'FFF7A, H'FFF7B						16-bit timer		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Phase counting mode : up/down counter
Other mode : up-counter

GRA2 H/L—General Register A2 H/L H'FFF7C, H'FFF7D

Bit 13 9 3 15 14 12 11 10 8 2 1 1 1 1 1 1 1 1 Initial value 1 1 1 1

Note: Bit functions are the same as for 16-bit timer channel 0.

Rev. 2.00, 09/03, page 802 of 890

Read/Write

RENESAS

RENESAS

		0	Clock input is disabled						
	0	1	Internal clock, counted on ris edge of φ/8						
0	1	0	Internal clock, counted on ris edge of \$\phi/64\$						
		1	Internal clock, counted on ris edge of φ/8192						
1	0	0	Channel 0: Count on TCNT1 overflow s Channel 1: Count on TCNT0 compare A*						
'		1	External clock, counted on fallin						
		0	External clock, counted on rising						
	1	1	External clock, counted on be rising and falling edges						
Notes: * If the clock input of channel 0 is the 1 overflow signal and that of channel 1 TCNT0 compare match signal, no incrementing clock is generated. Do this setting.									

Clearing is disabled

OVI interrupt requested by OVF is disabled

OVI interrupt requested by OVF is enabled

Cleared by compare match A

Cleared by input capture B

Cleared by compare match B/input capture B

Compare match interrupt enable A ed ed

Counter clear 1 and 0

1

0

Timer overflow interrupt enable

1 1

0	CMIA interrupt requested by CMFA is disable
1	CMIA interrupt requested by CMFA is enable

Compare match interrupt enable B

	•
0	CMIB interrupt requested by CMFB is disabled
1	CMIB interrupt requested by CMFB is enabled

1



		1		0 1 output at compare match A							
				1	Output toggles at compare match						
Output	input c	aptur	е	edg	e select B3 and B2						
ICE in	Bit 3	Bit 2	2		Description						
TCSR1	OIS3	OIS2	2		Description						
	0	0	0 No change at compare match B								
	U	1		0 output at compare match B							
0		0	T	1 output at compare match B							
	1	1		Output toggles at compare match B							
	0	0		TCORB input capture on rising edg							
		1		TCORB input capture on falling edge							
1	4	0	- 1	TCORB input capture on both rising							
	1	1		and falling edges							

A/D trigger enable (TCSR0 only

A/D trigger enable (TCSR0 only)									
	TRGE*	Bit 4	Description						
"	IKGE	ADTE	Description						
	0	0	A/D converter start requests by compare match A or an external trigger are disabled						
	U	1	A/D converter start requests by compare match A or an external trigger are enabled						
	_	0	A/D converter start requests by an external trigger are enal						
	1	1	A/D converter start requests by compare match A are enab						

Note: \* TRGE is bit 7 of the A/D control register (ADCR).

Timer overflow flag

0	[Clearing condition] Read OVF when OVF = 1, then write 0 in OVF.
1	[Setting condition] TCNT overflows from H'FF to H'00

Compare match flag A

Compare materinag A							
0	[Clearing condition] Read CMFA when CMFA = 1, then write 0 in CMFA.						
1	[Setting condition] TCNT = TCORA						

Compare match/input capture flag B

0	[Clearing condition] Read CMFB when CMFB = 1, then write 0 in CMFB.
1	[Setting conditions]  • TCNT = TCORB  • The TCNT value is transferred to TCORB by an input capture signal when TCORB functions as an input capture register.

Note: \* Only 0 can be written to bits 7 to 5, to clear these flags.



							0		U	140 change at compare match
									1	0 output at compare match A
							1		0	1 output at compare match A
							-		1	Output toggles at compare m
					Outp	out/in	put c	ap	oture	edge select B3 and B2
					ICE TCSI	~. <del>  -</del>	Bit 3	-	Bit 2	Description
							1153	-		N 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
							0		0	No change at compare match
						L			1	0 output at compare match B
					0				0	1 output at compare match B
							1		1	Output toggles at compare ma
							^		0	TCORB input capture on rising
							0		1	TCORB input capture on falling
					1				0	TCORB input capture on both
							1		1	and falling edges
			ا anl	ut car	ture	enab	le			
			0	Тс	ORB	is a	com	na	re m	atch register
			1	_				_		ure register
_									Опри	a.o.ogioto.
_	ıme	Т		ow fla						
	0			ing co			= 1	, th	nen v	vrite 0 in OVF.
	1	[Setting condition] TCNT overflows from H'FF to H'00.								00.
_ ~	otob	linni	ıt o	anture	floa	^				
				apture	ııag	^				
		con			FA =	1. th	en w	rite	e () in	n CMFA.
•	٠.٧١				• • •	.,	**		- 0 11	

[Setting condition] TCNT = TCORA

Com	re match/input capture flag A
0	Clearing condition]

# Compare match/input capture flag B

0	[Clearing condition] Read CMFB when CMFB = 1, then write 0 in CMFB.	
1	[Setting conditions] TCNT = TCORB The TCNT value is transferred to TCORB by an input capture signal when TCORB functions as an input capture register.	

Note: \* Only 0 can be written to bits 7 to 5, to clear these flags.

Rev. 2.00, 09/03, page 806 of 890



TCORB1—	H'FFF87				8	8-bit 1	tim								
	TCORB0											TCORB1			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
l															
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/\	
TCNT0—Timer Counter 0 H'FFF88 8-bit tt TCNT1—Timer Counter 1 H'FFF89 8-bit tt												-			

TCORB0—Time Constant Register B0

	TCNT0								TCNT1					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/\

H'FFF86

8-bit tim

				CKSZ	CKST	CKSU
					_	0
				0	0	1
				U	4	0
					1	1
						0
				4	U	1
				'	4	0
					'	1
	1	imer	enable			
		0	Timer disabled TCNT is initialized to H	'00 and	d halte	d
		1	Timer enabled TCNT is counting			
। Timer	mode s	selec	t			
0						
1		_				
	0	Timer mode s  O Interval reques  1 Watch	Timer mode select  O Interval time requests in Watchdog to the control of the con	Timer mode select  Interval timer: requests interval timer interrupts  Wetchdog times:	Timer enable  O Timer disabled O Timer disabled O TONT is initialized to H'00 and Tour enabled O TONT is counting  Timer mode select  O Interval timer: requests interval timer interrupts  1 Watchdog timer:	Timer enable    O   1   1

φ/2φ/32φ/64φ/12φ/256φ/512φ/204φ/409

### Overflow flag

• • • • • • • • • • • • • • • • • • • •	- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1								
0	[Clearing condition] Read OVF when OVF = 1, then write 0 in OVF								
1	[Setting condition] TCNT changes from H'FF to H'00								

Note: \* Only 0 can be written, to clear the flag.

Count value

RSTCSR—	-Reset Co	ntrol/Statu	s Register		H'FFF8F (1 H'FFF8E (1		
Bit	7	6	5	4	3	2	1
	WRST	RSTOE	_	_	_	_	_
Initial value Read/Write	0 R/(W)*		1 — itput enable ternal output	1 — t of reset sig	1 — gnal is disable	1 —	1_
	0 Re Re	og timer reset learing condi	tions] RES pin hen WRST = on]	- 1, then wri	nal is enable te 0 in WRST		

Note: \* Only 0 can be written in bit 7, to clear the flag.

		CSK2	CSK1	CSK0
				0
			0	1
		0	1	0
				1
			0	0
		1		1
				0
			1	1
		Note:	signa matcl	clock i I and tl h signa ot use t
Coun	ter o	clear 1	and 0	
	_	Cla	orina io	dicabl

1	0
	1
Note:	* If the signa matc Do no

Cleared by compare match A

Cleared by compare match B/input capture B

of  $\phi/8$ 

of 6/64

of  $\phi/8192$ Channel 2:

Channel 3:

clock input of channel 2 is the TCNT al and that of channel 3 is the TCNT2 h signal, no incrementing clock is ger ot use this setting.

Description Clock input is disabled

Internal clock, counted on ris

Internal clock, counted on ris

Internal clock, counted on ris

Count on TCNT3 overflow

Count on TCNT2 compare

External clock, counted on fa

External clock, counted on ris External clock, counted on be

rising and falling edges

Clearing is disabled 0

- 1		1 1		·			
		'	1	Cleared by input capture B			
Timer overflow interrupt enable							
0	(	OVI interrupt requested by OVF is disabled					

OVI interrupt requested by OVF is enabled

,	•
Com	pare match interrupt enable A
	ONIA intermediate of the ONEA in direction

	•
0	CMIA interrupt requested by CMFA is disabled
1	CMIA interrupt requested by CMEA is enabled

## Compare match interrupt enable B

	•
0	CMIB interrupt requested by CMFB is disabled
1	CMIR interrupt requested by CMER is enabled

Rev. 2.00, 09/03, page 810 of 890



								-	<u> </u>	lect A1	and a	A0
								-	1 Bit	_		Description
								OS	_	_	ohono	e at compare mate
								C	0	-		
												at compare match A
								1		_		at compare match A
									1	Out	put to	ggles at compare n
						Output	/inp	out c	apture	edge	select	B3 and B2
						ICE in		t 3	Bit 2			Description
						TCSR3	OI	S3	OIS2			
							(	)	0	-		at compare match
						0			1	0 outp	out at	compare match B
						U		1	0	1 outp	out at	compare match B
									1	Outpu	ıt togg	gles at compare ma
								)	0	TCOF	RB inp	out capture on rising
									1	TCOF	RB inp	ut capture on fallin
						1		1	0			out capture on both edges
				Input	 cantu	re enab	lo (	TO	D3 on	h/)		
				0		RB is a				-	otor	1
				1				•				_
				_ '	1001	RB is ar	1 1111	put	capture	e regis	ter	J
		Timer	ove	rflow fla	g							
		0		earing co			1, 1	then	write	0 in O\	/F.	
		1		tting cor			FF	to H	'00.			
Carr		mate!	/imm··	tt:	a fla	^						1
Com	_	match, earing		t captur	e nag	А					l	
0				hen CN	1FA_=	1, then	wr	ite C	in CN	IFA.		
1		etting c										

Com	pare match/input capture flag B
0	[Clearing condition] Read CMFB when CMFB = 1, then write 0 in CMFB.
	[Setting conditions]

Note: \* Only 0 can be written to bits 7 to 5, to clear these flags.

TCORB functions as an input capture register.

RENESAS

• The TCNT value is transferred to TCORB by an input capture signal when

Rev. 2.00, 09/03, pag

TCORB3—Time Constant Register B3							]	H'FF	F97		8-1	bit tir	mer	
				тсо	RB2							тсо	RB3	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
TCNT2—Timer Counter 2 H'FFF98 8-bit timer							I							
TCNT2—T	imer	Cou	nter 2	?				]	H'FF	F98		8-1	bit tir	ner
TCNT2—T	_								H'FF! H'FF!				bit tir bit tir	-
	_				√T2								bit tir	-
	_			3	NT2 11	10	9				5	8-1	bit tir	-
TCNT3—T	Timer	Cour	nter 3	TCN		10	9	]	H'FF	F99	5	8-1 TCN	bit tir	mer

H'FFF96

8-bit timer

Rev. 2.00, 09/03, page 812 of 890

TCORB2—Time Constant Register B2

RENESAS

DADR1—D	)/A Data F	Register 1		D/A			
Bit	7	6	5	4	3	2	1
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
				D/A conve	ersion data		

Bit 7	Bit 6	Bit 5	Dagamintia
DAOE1	DAOE0	DAE	Description
0	0	_	D/A conversion in channels 0 ar
0	1	0	D/A conversion in channel 0
	•	0	D/A conversion in channel 1
0	1	1	D/A conversion in channels 0 ar
1	0	0	D/A conversion in channel 0
'	U	U	D/A conversion in channel 1
1	0	1	D/A conversion in channels 0 ar
1	1	_	D/A conversion in channels 0 ar

D/A output enable 0

0 DAo analog output is disabled Channel-0 D/A conversion and DA			
Channel-0 D/A conversion and DA		0	DA <sub>0</sub> analog output is disabled
analog output are enabled		1	Channel-0 D/A conversion and DAo analog output are enabled

### D/A suitaut anabla

D/A	D/A output enable 1					
0	DA <sub>1</sub> analog output is disabled					
1	Channel-1 D/A conversion and DA					
	analog output are enabled					



						0	16-bit timer channel
						1	Non-overlapping TPC output controlled by compare match selected 16-bit timer channe
			Grou	p 1	non-	overla	ар
			0				output in group 1. Output valumatch A in the selected 16-bit
			1				ping TPC output in group 1, co
Grou	ا p 2	nc	on-ove	erla	p		
0	Normal TPC output in group 2. Output values change compare match A in the selected 16-bit timer channel						
1	Non-overlapping TPC output in group 2, controlled by						

# compare match A and B in the selected 16-bit timer of Group 3 non-overlap

	•
0	Normal TPC output in group 3. Output values change at compare match A in the selected 16-bit timer channel
1	Non-overlapping TPC output in group 3, controlled by compare match A and B in the selected 16-bit timer channel



<u> </u>		
0	1	TPC output group 0 (TP3 to TP0 compare match in 16-bit timer of
1	0	TPC output group 0 (TP3 to TP0
	1	compare match in 16-bit timer of

### Group 1 compare match select 1 and 0

Bit 3	Bit 2	16-Bit Timer Channel Selected as Output Tric
G1CMS1	G1CMS0	10-Bit Timer Charmer Selected as Output The
	0	TPC output group 1 (TP7 to TP4) is triggered compare match in 16-bit timer channel 0
0	1	TPC output group 1 (TP7 to TP4) is triggered compare match in 16-bit timer channel 1
1	0	TPC output group 1 (TP7 to TP4) is triggered
'	1	compare match in 16-bit timer channel 2

### Group 2 compare match select 1 and 0

Bit 5	Bit 4	16-Bit Timer Channel Selected as Output Trigger
G2CMS1	G2CMS0	To-bit Timer Chaimer Selected as Output Trigger
0	0	TPC output group 2 (TP11 to TP8) is triggered by compare match in 16-bit
0	1	TPC output group 2 (TP11 to TP8) is triggered by compare match in 16-bit
1	0	TPC output group 2 (TP11 to TP8) is triggered by compare match in 16-bit
	1	TPC output group 2 (TPT) to TP8) is triggered by compare match in To-bit

### Group 3 compare match select 1 and 0

	Bit 7	Bit 6	46 Bit Times Channel Calested as Outrut Trimes			
	G3CMS1	G3CMS0	16-Bit Timer Channel Selected as Output Trigger			
	0 0	TPC output group 3 (TP15 to TP12) is triggered by compare match in 16-bit timer channe				
		TPC output group 3 (TP15 to TP12) is triggered by compare match in 16-bit timer channe				
	1 0	TPC output group 3 (TP15 to TP12) is triggered by compare match in 16-bit timer char				
	'	1	The output group 3 (This to Thiz) is triggered by compare match in To-bit timer (			

Bits 7 to 0
NDER15 to NDER8
0
1

0	TPC outputs TP15 to TP8 are disabled (NDR15 to NDR8 are not transferred to PB7 to PB0)
1	TPC outputs TP15 to TP8 are enabled (NDR15 to NDR8 are transferred to PB7 to PB0)

Next data enable 15 to 8

Description

NDERA—	Next Data	Enable Re	gister A		H'FFFA3				
Bit	7	6	5	4	3	2	1		
	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER		
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W		
			enable 7 to 0	to 0					
		Bits 7 to	0 0						
		NDER7 to NDE		Description					
	0			TPC outputs TP7 to TP0 are disabled (NDR7 to NDR0 are not transferred to PA7 to PA0					
		-							

1

RENESAS

TPC outputs TP7 to TP0 are enabled

(NDR7 to NDR0 are transferred to PA7 to PA0)

# - Address H'FFFA6

Bit	7	6	5	4	3	2	1	
	_	_	_	_	_	_	_	
Initial value	1	1	1	1	1	1	1	
Read/Write	_		_	_	_	_	_	

- Different triggers for TPC output groups 2 and 3
  - Address H'FFFA4

Bit	7	6	5	4	3	2	1	
	NDR15	NDR14	NDR13	NDR12	_	_	_	
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	1_	1 _	1	

Store the next output data for TPC output group 3

## - Address H'FFFA6

Bit	7	6	5	4	3	2	1	
	_	_	_	_	NDR11	NDR10	NDR9	
Initial value Read/Write	1 _	1 _	1 _	1 _	0 R/W	0 R/W	0 R/W	

Store the next output data for TPC out

Rev. 2.00, 09/03, page 818 of 890

RENESAS

 Address	H'FFF A 7

Bit	7	6	5	4	3	2	1	
	_	_	_	_	_	_	_	
Initial value	1	1	1	1	1	1	1	
Read/Write	_	_	_	_	_	_	_	

• Different triggers for TPC output groups 0 and 1

# — Address H'FFFA5

Bit	7	6	5	4	3	2	1	
	NDR7	NDR6	NDR5	NDR4		_		
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	1 —	1 _	1_	

Store the next output data for TPC output group 1

# — Address H'FFFA7

Bit	7	6	5	4	3	2	1	
	_	_	_	_	NDR3	NDR2	NDR1	
Initial value Read/Write	1_	1_	1	1_	0 R/W	0 R/W	0 R/W	
								Ī

Store the next output data for TPC o

Rev. 2.00, 09/03, pag

RENESAS

								Віт і	BILO	CI
								CKS1	CKS0	0
								0	0	ф
									1	φ/
									0	φ/
								1	1	φ/
						Multi	oroce	ssor mo	ode	
						0	Mu	Itiproces	ssor fur	 ncti
						1		Itiproces		
					Stop	bit leng	th			
					0	One s		oit		
					1	Two s	top b	oits		
			Darit	 / mode					_	
			0	Even	parity					
			1	Odd p	oarity					
	Pari	∣ ty ena	able							
	0	Pa	rity bit is	not ac	dded c	r check	ced	]		
	1	Pa	rity bit is	added	and	checke	d	1		
Char	∣                      acter length	-	-					_		
	1	$\neg$								
0	8-bit data									
1	7-bit data									

Communication mode (for serial communication interface)

Communication mode (for sen								
0	Asynchronous mode							
1	Synchronous mode							

GSM mode (for smart card interface)

	,	
0	TEND flag is set 12.5 etu* after start bit	
1	TEND flag is set 11.0 etu* after start bit	

Note: \* etu (Elementary time unit: the time for transfer of one bit)

Rev. 2.00, 09/03, page 820 of 890



RENESAS

		1	Receiving is enabled					Asynch	nronous mode	Internal clo
							0	Synchr	ronous mode	Internal clo
	ı smit eı ⊤_					0		Asynch	nronous mode	Internal clo
1	_		g is disabled g is enabled				1	Synchr	ronous mode	Internal clo
								Asynch	nronous mode	External clused for cl
							0	Synchr	ronous mode	External clused for se
						1		Asynch	nronous mode	External clused for cl
							1	Synchr	ronous mode	External cl used for se
						Clock	enable	1 and 0	) (for smart ca	rd interface)
						SMR	Bit 1	Bit 0	`	Description
						GM	CKE1	-		
						0	0	0	SCK pin ava	
						-	ļ -	1	SCK pin use	
							0	0	SCK pin outp	
						1		1	SCK pin use	
							1	0	SCK pin outp	
								1	SCK pin use	u for clock c
				Т	ransı	mit-end	interru	pt enabl	le	
					0	Transm	it-end i	nterrupt	requests (TEI	) are disable
					1	Transm	it-end i	nterrupt	requests (TEI	) are enable
				_						

Multiprocessor interrupt enable 0 Multiprocessor interrupts are disabled (normal receive operation

0 Receive-data-full (RXI) and receive-error (ERI) interrupt requests are disabled Receive-data-full (RXI) and receive-error (ERI) interrupt requests are enabled

1 Multiprocessor interrupts are enabled

Transmit interrupt enable

Transmit-data-empty interrupt request (TXI) is disabled Transmit-data-empty interrupt request (TXI) is enabled

Receive interrupt enable

RENESAS

								0	[Clearing conditions] • Read TDRE when TDRE = 1, then write 0 in TDI • The DMAC writes data in TDR.			
								1	[Setting conditions]  Reset or transition to standby mode  TE is cleared to 0 in SCR.  TDRE is 1 when last bit of 1-byte serial characte transmitted.			
								Trans	smit end (for smart card interface)			
								0	[Clearing conditions]  Read TDRE when TDRE = 1, then write 0 in TDI  The DMAC writes data in TDR.			
								1	[Setting conditions]  Reset or transition to standby mode  TE is cleared to 0 in SCR and FER/ERS is cleare  TDRE is 1 and FER/ERS is 0 (normal transmissi (when GM = 0) or 1.0 etu (when GM = 1) after 1- character is transmitted.			
					Parity	error	Note:	* etu (Elementary time unit: the time for transfer of				
					0		g cond	ditions] • Reset or transition to standby mode • Read PER when PER = 1, then write 0 in				
						1	[Setting	condi	tion] Parity error (parity of receive data does not r setting of O/E bit in SMR)			
					Fra	ming erro	r (for ser	ial cor	nmunication interface)			
					0	[Cleari	ng condi	tions]	<ul> <li>Reset or transition to standby mode</li> <li>Read FER when FER = 1, then write 0 in FER.</li> </ul>			
					1	[Setting	[Setting condition] Framing error (stop bit is 0)					
					Erro	or signal s	tatus (fo	s (for smart card interface)				
					0	[Cleari	ng condi	<ul> <li>Reset or transition to standby mode</li> <li>Read ERS when ERS = 1, then write 0 in ERS.</li> </ul>				
					1	[Setting	g condition	on]	A low error signal is received.			
			Over	run ei	rror							
			0	[Cle	aring o	conditions			ansition to standby mode R when ORER = 1, then write 0 in ORER.			
			1	[Set	ting co	ndition]			r (reception of the next serial data ends when RDRF			
		Rece	eive dat	o ron	ietar fı	ıll						
			1	_			set or tra	nsitio	n to standby mode			
		0	[0.00.	9 0	ondicio	• Re	ad RDRF	- whe	n RDRF = 1, then write 0 in RDRF.			
		1	[Setting	ng co	ndition	] Seria	l data is	receiv	red normally and transferred from RSR to RDR.			
Tran	nsmit d	ata re	gister e	mpty								
	[Clea	arina (	conditio	nsl •	Reac	I TDRE w	hen TDR	RE = 1	then write 0 in TDRE.			


1 Multiprocessor bit value in receive data

Transmit end (for serial communication interface)

0	[Clearing conditions]	<ul> <li>Read TDRE when TDRE = 1, then write 0 in TDRE.</li> <li>The DMAC writes data in TDR.</li> </ul>
1		<ul> <li>Reset or transition to standby mode</li> <li>TE is 0 in SCR.</li> <li>Data is transferred from TDR to TSR, enabling new data to be written in TDR</li> </ul>

Note: 1. Only 0 can be written, to clear the flag.





RENESAS

Initial value Read/Write	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	
Note: Bit fur	nctions are th	e same as f	or SCI0.					
SCR—Serial Control Register H'FFFBA								
Bit	7	6	5	4	3	2	1	
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	
Note: Bit fur	nctions are th	ie same as f	or SCI0.					
TDR—Tra	nsmit Data	a Register		]	H'FFFBB			
Bit	7	6	5	4	3	2	1	

R/W

H'FFFB9

3

2

1 R/W

R/W

1 R/W

1

1

R/W

Note: Bit functions are the same as for SCI0.

1

R/W

Initial value

Read/Write

**BRR**—Bit Rate Register

Bit

7

6

5

4

Rev. 2.00, 09/03, page 826 of 890



1

R/W

		<b>g</b>									
Bit	7	6	5	4	3	2	1				
Initial value Read/Write	0 R	0 R	0 R	0 R	0 R	0 R	0 R				
				K	IX	IX.	IX				
Note: Bit functions are the same as for SCI0.											
SCMR—Smart Card Mode Register H'FFFBE											
Bit	7	6	5	4	3	2	1				
	_	_	_	_	SDIR	SINV	_				
Initial value Read/Write	1	1	1	1	0 R/W	0 R/W	1				
Note: Bit fun	Note: Bit functions are the same as for SCI0.										
SMR—Seri	ial Mode R	Register		]	H'FFFC0						
Bit	7	6	5	4	3	2	1				

PΕ

0

R/W

**H'FFFBD** 

Note: Bit functions are the same as for SCI0.

 $C/\overline{A}$ 

0

R/W

CHR

0

R/W

Initial value

Read/Write

**RDR**—Receive Data Register

RENESAS

O/E

0

R/W

STOP

0

R/W

Rev. 2.00, 09/03, pag

MP

0

R/W

CKS1

0

R/W

Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W				
Note: Bit fun	ctions are th	ne same as f	or SCI0.								
TDR—Trai	TDR—Transmit Data Register H'FFFC3										
Bit	7	6	5	4	3	2	1				
Initial value Read/Write	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W				
Note: Bit fun	ctions are th	ne same as f	or SCI0.								

5

ΤE

4

RE

	TDRE	RDRF	ORER	
Initial value	1	0	0	
Read/Write	R/(W)*	R/(W)*	R/(W)*	

6

SSR—Serial Status Register

Bit

7

SCR—Serial Control Register

7

TIE

6

RIE

Bit

5

R/(W)\*

FER/ERS

4

3 PER

H'FFFC4

R/(W)\*

H'FFFC2

3

MPIE

2

TEIE

1

CKE1

2 TEND

Ŕ

1 MPB

0

R

Note: Bit functions are the same as for SCI0. \* Only 0 can be written, to clear the flag.

Rev. 2.00, 09/03, page 828 of 890

RENESAS

7	_				P1DR—Port 1 Data Register H'FFFD0								
	6	5	4	3	2	1							
P17	P16	P15	P14	P13	P12	P1 <sub>1</sub>							
0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W							
			Data for p	oort 1 pins									
Data Re	egister		]	H'FFFD1									
7	6	5	4	3	2	1							
P27	P26	P25	P24	P23	P22	P21							
0 2/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W							
Data for port 2 pins													
	0	0 0 R/W R/W  Data Register 7 6 227 P26 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	O         O							

RENESAS

H'FFFC6

3

SDIR

0 R/W 2

SINV

0

R/W

Rev. 2.00, 09/03, pag

1

1

**SCMR—Smart Card Mode Register** 

6

1

5

1

4

1

7

1

Bit

Initial value Read/Write

Bit	7	6	5	4	3	2	1
	P47	P46	P45	P44	P43	P42	P41
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Data for port 4 pins							
			-	-	-	-	
P5DR—Por	rt 5 Data F	Register		1	H'FFFD4		
P5DR—Por	rt 5 Data F 7	Register 6	5	4	<b>H'FFFD4</b> 3	2	1
		J	5			2 P52	1 P51
		J	5 — 1 —		3	_	

H'FFFD3

P6DR—Por	rt 6 Data I	Register		]			
Bit	7	6	5	4	3	2	1
	P67	P66	P65	P64	P63	P62	P61
Initial value Read/Write	1 R	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W

Rev. 2.00, 09/03, page 830 of 890

P4DR—Port 4 Data Register

RENESAS


Data for port 6 pins

Note: \* Determined by pins P77 to P70.

P8DR—Po	rt 8 Data I	Register		H'FFFD7			
Bit	7	6	5	4	3	2	1
	_	_	_	P84	P83	P82	P81
Initial value Read/Write	1	1	1 _	0 R/W	0 R/W	0 R/W	0 R/W
					Da	ta for port 8	pins
P9DR—Port 9 Data Register H'FFFD8							
Bit	7	6	5	4	3	2	1
	_	_	P95	P94	P93	P92	P91
Initial value Read/Write	<u>1</u>	1_	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
					Data for	port 9 pins	
PADR—Po	ort A Data	Register		]	H'FFFD9		
Bit	7	6	5	4	3	2	1
	PA <sub>7</sub>	PA <sub>6</sub>	PA <sub>5</sub>	PA4	РАз	PA <sub>2</sub>	PA <sub>1</sub>
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W

RENESAS


Data for port A pins



Rev. 2.00, 09/03, page 832 of 890

RENESAS

A/D conversion data
10-bit data giving an A/D conversion result



RENESAS

A/D conversion is started by falling edge of external trigger signal (ADTRG) or 8-bit timer compare match

	CH2	CH1	CH0	Single Mode	Sca
	0	0	0	AN <sub>0</sub>	AN <sub>0</sub>
			1	AN <sub>1</sub>	AN <sub>0</sub> ,
		1	0	AN <sub>2</sub>	AN <sub>0</sub>
			1	ANз	AN <sub>0</sub>
	1	0	0	AN4	AN4
			1	AN <sub>5</sub>	AN4,
		1	0	AN <sub>6</sub>	AN4
			1	AN <sub>7</sub>	AN4
ماد	aalaat				

selected channels ADST is cleared to 0 by softwa

Clock select

Scan mode

1	Glock coloct			
	n	Conversion time =		
	"	134 states (maximur		
	1	Conversion time =		
		70 states (maximum		
1				

when conversion ends

Scan mode

Single mode

## A/D start

A/D conversion is stopped A/D conversion is stopped Single mode: A/D conversion starts; ADST is automatically clea

Scan mode: A/D conversion starts and continues, cycling amo

by a reset, or by a transition to standby mode

## A/D interrupt enable

0	A/D end interrupt request is disabled						
1	A/D end interrupt request is enabled						

## A/D end flag

AD end hag				
0	[Clearing conditions]			
	<ul> <li>Read ADF when ADF = 1, then write 0 in ADF</li> </ul>			
	The DMAC is activated by an ADI interrupt			
1	[Setting conditions]			
	Single mode: A/D conversion ends			
	Scan mode: A/D conversion ends in all selected channels			

Note: \* Only 0 can be written, to clear the flag.

Rev. 2.00, 09/03, page 834 of 890






Figure C.1 Port 1 Block Diagram




Figure C.2 Port 2 Block Diagram

Rev. 2.00, 09/03, page 836 of 890




Figure C.3 Port 3 Block Diagram




Figure C.4 Port 4 Block Diagram

Rev. 2.00, 09/03, page 838 of 890




Figure C.5 Port 5 Block Diagram




Figure C.6 (a) Port 6 Block Diagram (Pin P60)




Figure C.6 (b) Port 6 Block Diagram (Pin P6<sub>1</sub>)




Figure C.6 (c) Port 6 Block Diagram (Pin P62)




Figure C.6 (d) Port 6 Block Diagram (Pin P63)




Figure C.6 (e) Port 6 Block Diagram (Pin P64)

Rev. 2.00, 09/03, page 844 of 890




Figure C.6 (f) Port 6 Block Diagram (Pins P65 and P66)




Figure C.6 (g) Port 6 Block Diagram (Pin P67)




Figure C.7 (a) Port 7 Block Diagram (Pins P7<sub>0</sub> to P7<sub>5</sub>)




Figure C.7 (b) Port 7 Block Diagram (Pins P7<sub>6</sub> and P7<sub>7</sub>)




Figure C.8 (a) Port 8 Block Diagram (Pin  $P8_0$ )




Figure C.8 (b) Port 8 Block Diagram (Pin P8<sub>1</sub>)




Figure C.8 (c) Port 8 Block Diagram (Pin P82)

Rev. 2.00, 09/03, page 850 of 890




Figure C.8 (d) Port 8 Block Diagram (Pin P83)




Figure C.8 (e) Port 8 Block Diagram (Pin P84)




Figure C.9 (a) Port 9 Block Diagram (Pin  $P9_0$ )




Figure C.9 (b) Port 9 Block Diagram (Pin P9<sub>1</sub>)




Figure C.9 (c) Port 9 Block Diagram (Pin P92)




Figure C.9 (d) Port 9 Block Diagram (Pin P93)




Figure C.9 (e) Port 9 Block Diagram (Pin P94)




Figure C.9 (f) Port 9 Block Diagram (Pin P95)




Figure C.10 (a) Port A Block Diagram (Pins PA<sub>0</sub>, PA<sub>1</sub>)




Figure C.10 (b) Port A Block Diagram (Pins PA<sub>2</sub>, PA<sub>3</sub>)




Figure C.10 (c) Port A Block Diagram (Pins PA<sub>4</sub> to PA<sub>7</sub>)




Figure C.11 (a) Port B Block Diagram (Pin PB<sub>0</sub>)




Figure C.11 (b) Port B Block Diagram (Pin PB<sub>1</sub>)





Figure C.11 (c) Port B Block Diagram (Pin PB<sub>2</sub>)

Rev. 2.00, 09/03, page 864 of 890



SSOE: Software standby output port enable

Note: Area 4 DRAM connection enable, RAS<sub>4</sub> output enable, and CS<sub>4</sub> output enable are fixed at in modes 6 and 7.

Figure C.11 (d) Port B Block Diagram (Pin PB<sub>3</sub>)

RENESAS




Figure C.11 (e) Port B Block Diagram (Pin PB<sub>4</sub>)

Rev. 2.00, 09/03, page 866 of 890




Figure C.11 (f) Port B Block Diagram (Pin PB<sub>5</sub>)




Figure C.11 (g) Port B Block Diagram (Pin PB<sub>6</sub>)




Figure C.11 (h) Port B Block Diagram (Pin PB<sub>7</sub>)

				(DDR=1, SSOE=1) Keep	
	6, 7	T	Т	Кеер	_
P2 <sub>7</sub> to P2 <sub>0</sub>	1 to 4	L	T	(SSOE = 0) T (SSOE = 1) Keep	Т
	5	Т	Т	(DDR = 0) Keep (DDR=1,SSOE=0) T (DDR=1,SSOE=1) Keep	Т
	6, 7	Т	Т	Keep	_
P3 <sub>7</sub> to	1 to 5	Т	T	Т	Т
P3 <sub>0</sub>	6, 7	Т	T	Keep	_
P4 <sub>7</sub> to	1, 3, 5	Т	T	Keep	Keep
P4 <sub>0</sub>	2, 4	Т	T	Т	Т
	6, 7	Т	T	Keep	_

(SSOE=0)

(SSOE=1) Keep

(DDR = 0)

(DDR=1, SSOE=0)

Keep

Т

Т

 $A_7$  to  $A_0$ 

(DDR=0)

Input port

(DDR=1) A<sub>7</sub> to A<sub>0</sub>

I/O port

 $A_{15}$  to  $A_8$ 

(DDR=0) Input port (DDR=1) A<sub>15</sub> to A<sub>8</sub>

I/O port

 $D_{15}$  to  $D_8$ 

I/O port

I/O port

D<sub>7</sub> to D<sub>0</sub>

P<sub>17</sub>to

P1<sub>0</sub>

1 to 4 L

Т

5

Т

Т

				(BRLE=1) H	
	6, 7	T	T	Keep	_
P6 <sub>6</sub> to P6 <sub>3</sub>	1 to 5	Н	Т	(SSOE=0) T (SSOE=1) H	Т
	6, 7	T	Т	Keep	_
P6 <sub>7</sub>	1 to 7	Clock output	Т	(PSTOP=0) H (PSTOP=1) Keep	(PSTOP=0) ф (PSTOP=1) Keep
P7 <sub>7</sub> to P7 <sub>0</sub>	1 to 7	Т	Т	Т	Т

(DDR=1, SSOE=1)

Keep

Т

Keep Keep

Keep

Keep

Keep

Keep

Keep

(BRLE=0)

(BRLE=1) Ť

(BRLE=0)

6, 7

6, 7

6, 7

1 to 5 Т

1 to 5 T

1 to 5 T

P6<sub>0</sub>

P6<sub>1</sub>

P6<sub>2</sub>

Т

Т

Т

Т

Т

Т

Т

Т

Т

I/O port

I/O port

I/O port

I/O port

BREQ

I/O port

(BRLE=0) Ì/O port

(BRLE=1) BACK I/O port AS, RD,

HWR, LW

I/O port

(PSTOP= (PSTOP= Input port

Input port

WAIT

			(RFSHE=0) Keep (RFSHE=1, SRFMD=0, SSOE=0) T (RFSHE=1, SRFMD=0, SSOE=1) H (RFSHE=1, SRFMD=1) RFSH	(RFSHE=0) Keep (RFSHE=1) T
6, 7	Т	T	Keep -	_
1 to 5	T	T	is selected*3 (SSOE=0)	when DRAM space is selected*3 T  when DRAM space is selected*4 Keep  otherwise*1 (DDR=0) Keep (DDR=1) T

(DDR=1, SSOE=1)

Keep

P8<sub>1</sub>

6, 7

Т

Т

I/O port

When DI

When Di is selecte is not ou I/O port

Otherwis (DDR=0) Input por (DDR=1) \overline{CS}\_3

I/O port

is selected is output RAS<sub>3</sub>

	6, 7	T	Т	Keep	_	I/O port
P8 <sub>4</sub>	1 to 4	Н	T	(DDR=0) T (DDR=1, SSOE=0) T (DDR=1, SSOE=1) H	(DDR = 0) Keep (DDR = 1) T	(DDR = 0) Input port (DDR = 1) CS <sub>0</sub>
	5	Т	T	(DDR=0) T (DDR=1, SSOE=0) T (DDR=1, SSOE=1) H	(DDR=0) Keep (DDR=1) T	(DDR=0) Input port (DDR=1) CS <sub>0</sub>
	6, 7	T	Т	Keep	_	I/O port
P9 <sub>5</sub> to P9 <sub>0</sub>	1 to 7	T	Т	Keep	Keep	I/O port
PA <sub>3</sub> to PA <sub>0</sub>	1 to 7	T	Т	Keep	Keep	I/O port
PA <sub>6</sub> to PA <sub>4</sub>	1, 2, 6, 7	T	Т	Keep	Keep	I/O port

(DDR=1, SSOE=0) T (DDR=1, SSOE=1)

(DDR=0)

Keep (DDR=1)

Keep

(DDR=0)

(DDR=1, SSOE=0)

(DDR=1, SSOE=1)

I/O port

(DDR=0) Input port (DDR=1)

ĊS₁

Rev. 2.00, 09/03, pag

6, 7

1 to 5 T

P8<sub>3</sub>

Т

Т

Т

5	L	Т	\A/I A COF 0	
	_	1	<ul> <li>When A20E = 0 SSOE = 0 T SSOE = 1 Keep</li> </ul>	<ul> <li>When A20E = 0 T</li> <li>When A20E = 1 Keep</li> </ul>
			<ul><li>When A20E = 1 Keep</li></ul>	
6, 7	Т	Т	Keep	_
1 to 5	T	Т	• CS output*7 (SSOE=0) T (SSOE=1) H	• CS output*7 T • Otherwise*8 Keep
			<ul> <li>Otherwise*8</li> <li>Keep</li> </ul>	
6, 7	Т	Т	Keep	_
1 to 5	Т	Т	<ul> <li>RAS₅ output*9     (SSOE=0)         T           (SSOE=1)             H             • CS output*10             (SSOE=0)             T             (SSOE=1)             H             • Otherwise*11             Keep         </li> </ul>	<ul> <li>RAS<sub>5</sub> output*9 T</li> <li>CS output*10 T</li> <li>Otherwise*11 Keep</li> </ul>
6, 7	Т	Т	Keep	_
	1 to 5  6, 7  1 to 5	1 to 5 T  6, 7 T  1 to 5 T	1 to 5 T T  6, 7 T T  1 to 5 T T	T SSOE = 1 Keep  • When A20E = 1 Keep  1 to 5 T  T  CS output*7 (SSOE=0) T (SSOE=1) H  • Otherwise*8 Keep  6, 7 T  T  RAS <sub>5</sub> output*9 (SSOE=0) T (SSOE=1) H  • CS output*10 (SSOE=0) T (SSOE=1) H  • CS output*10 (SSOE=1) H  • Otherwise*11 Keep

neep

T (SSOE=1)

(SSOE=0)

neep

Т

I/O port

When A2

 When A2 I/O port

I/O port

CS output

CS<sub>7</sub> to C

Otherwis
 I/O port

I/O port

• RAS<sub>5</sub> ou RAS<sub>5</sub>

• CS output CS<sub>5</sub>

Otherwis
 I/O port

I/O port

 $A_{20}$ 

 $A_{20}$ 

 $PA_7$ 

3, 4

				T (SSOE=1) H	<ul> <li>Otherwise*16</li> <li>Keep</li> </ul>	Otherw I/O por
				<ul> <li>Otherwise<sup>*16</sup></li> <li>Keep</li> </ul>		
	6, 7	Т	Т	Keep	_	I/O port
PB <sub>7</sub> to PB <sub>4</sub>	1 to 7	Т	Т	Keep	Keep	I/O port
RESO*	1_	T*1	Т	Т	T*1	Т
Legend H: L: T: Keep: DDR: Notes:	High Low High-Input Data 1. \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	pins ar direction when be cleared When a set to 1 When to 1 When to 1 When to 1	on registe bits DRAS to 0. any of bit he setting	nigh-impedance sta er S2, DRAS1, and DI s DRAS2, DRAS1,	ite; output pins maintain t RAS0 in DRCRA (DRAM or DRAS0 in DRCRA (D RAS1, and DRAS0 in DR	control registe

(SSOE=1)

• Otherwise\*14 Keep

• CAS output\*15

(SSOE=0)

Keep

- 4. When the setting of bits DRAS2, DRAS1, and DRAS0 in DRCRA (DRAM register A) is other than 010, 100, 101, or 000. 5. When bit A23E, A22E, or A21E, respectively, in BRCR (bus release control cleared to 0.

7.

6, 7

1 to 5 T

PB<sub>5</sub> to

 $PB_4$ 

Τ

Т

Т

6. When bit A23E, A22E, or A21E, respectively, in BRCR (bus release control set to 1.

When bit CS7E or CS6E, respectively, in CSCR (chip select control regist

1.

Rev. 2.00, 09/03, pag

I/O port

• CAS o

UCAS.

• CAS output\*15

- 12. When the setting of bits DRAS2, DRAS1, and DRAS0 in DRCRA (DRAM c
  - register A) is 100, 101, or 110. 13. When the setting of bits DRAS2, DRAS1, and DRAS0 in DRCRA (DRAM c
  - register A) is other than 100, 101, or 110, and bit CS4E in CSCR (chip sele register) is set to 1. When the setting of bits DRAS2, DRAS1, and DRAS0 in DRCRA (DRAM c
    - register A) is other than 100, 101, or 110, and bit CS4E in CSCR (chip sele register) is cleared to 0.
    - 15. When any of bits DRAS2, DRAS1, or DRAS0 in DRCRA (DRAM control reg set to 1, and bit CSEL in DRCRB (DRAM control register B) is cleared to 0.
    - 16. When any of bits DRAS2, DRAS1, or DRAS0 in DRCRA (DRAM control reg set to 1, and bit CSEL in DRCRB (DRAM control register B) is set to 1; or, v DRAS2, DRAS1, and DRAS0 are all cleared to 0.




Figure D.1 Reset during Memory Access (Modes 1 and 2)




Figure D.2 Reset during Memory Access (Modes 3 and 4)

**Mode 5:** Figure D.3 is a timing diagram for the case in which  $\overline{RES}$  goes low during an memory access in mode 5. As soon as  $\overline{RES}$  goes low, all ports are initialized to the inputation,  $\overline{RD}$ ,  $\overline{HWR}$ , and  $\overline{LWR}$  go high, and the address bus and  $D_{15}$  to  $D_0$  go to the high-impedation.

Clock pin P6<sub>7</sub>/ $\phi$  goes to the output state at the next rise of  $\phi$  after  $\overline{RES}$  goes low.

Rev. 2.00, 09/03, page 878 of 890

RENESAS




Figure D.3 Reset during Memory Access (Mode 5)

**Modes 6 and 7:** Figure D.4 is a timing diagram for the case in which  $\overline{RES}$  goes low doperation in mode 6 or 7. As soon as  $\overline{RES}$  goes low, all ports are initialized to the input Clock pin P6<sub>7</sub>/ $\phi$  goes to the output state at the next rise of  $\phi$  after  $\overline{RES}$  goes low.





Figure D.4 Reset during Operation (Modes 6 and 7)


RENESAS

Rev. 2.00, 09/03, pag



2. To retain RAM contents with the RAME bit cleared to 0 in SYSCR, RES does not driven low as in (1).

**Timing of Recovery from Hardware Standby Mode:** Drive the  $\overline{\text{RES}}$  signal low appr 100 ns before  $\overline{\text{STBY}}$  goes high.



Rev. 2.00, 09/03, pag

RENESAS




Figure G.1 Package Dimensions (FP-100B)




Figure G.2 Package Dimensions (TFP-100B)

		Wait mode	2 modes
		Wait state number setting	Per area
		Address output method	Choice of address update fixed
4	DRAM interface	Connectable areas	Area 2/3/4/5
		Precharge cycle insertion function	Yes
		Fast page mode	Yes
		Address shift amount	8 bit/9 bit/10 bit
,			

1

2

3

Operating

Interrupt

controller

controller

Bus

mode

Mode 5

Mode 6

sources

interface

Idle cycle

Burst ROM

Internal interrupt

insertion function

16 Mbytes ROM enabled

64 kbytes single-chip mode

expanded mode

36

Yes

Yes

16 Mbytes ROM enabled

64 kbytes single-chip mode

Choice of address update mode (H8/3024 Group)

expanded mode

36 (H8/3067)

27 (H8/3024)

Yes (H8/3067)

No (H8/3024)

Yes

2 modes Per area

Area 2/3/4/5 (H8/3067 only) Yes (H8/3067 only)

Yes (H8/3067 only) 8 bit/9 bit/10 bit (H8/3067 only)

	DMAC activation	3 channels	No
	A/D conversion activation	No	Yes
	Interrupt sources	3 sources × 3	8 sources
TPC	Time base	3 kinds, 16-bit base	timer
WDT	Reset signal external output function	Yes (but not present in the flash memory version)	
SCI	Number of channels	3 channels	
	Smart card interface	Supported on	all channels

External clock

Internal clock

Complementary

PWM function Reset-

synchronous PWM function

Output

6

7

8

initialization function

PWM output

Buffer operation

4 systems

(selectable)

 $\phi$ ,  $\phi/2$ ,  $\phi/4$ ,

φ/8

No

No

No

Yes

3

4 systems

 $\phi/8, \phi/64,$ 

φ/8192

No

No

No

No

4 (2)

(fixed)

4 systems

(selectable)

 $\phi$ ,  $\phi/2$ ,  $\phi/4$ ,

φ/8

No

No

No

Yes

3

No

 $\times 3$ 

base

3 channels

(H8/3067 only)

3 sources

3 kinds, 16-bit timer

Yes (except products with on-chip flash memory)

3 channels (H8/3067)
2 channels (H8/3024)
Supported on all channels

4 systems

 $\phi/8, \, \phi/64,$ 

(fixed)

φ/8192

No

No

No

No

4 (2)

No

Yes

8 sources

Rev. 2.00, 09/03, pag

		AS, RD, HWR, LWR, CS <sub>7</sub> –CS <sub>0</sub> , RFSH in software standby state	impedance selectable	impedance selectable (RFSH: H8/3067 only)	(
		CS <sub>7</sub> –CS₀ in bus- released state	High-impedance	High-impedance	1
11	Flash memory functions	Program/erase voltage	12 V application unnecessary. Single-power-supply programming.	12 V application unnecessary. Single-power-supply programming.	1
		Block divisions	14 blocks	8 blocks	

7	PB₅/TP <sub>13</sub> / <del>LCAS</del> / SCK <sub>2</sub>	PB <sub>5</sub> /TP <sub>13</sub> /LCAS/ SCK <sub>2</sub>	PB <sub>5</sub> /TP <sub>13</sub>	PB <sub>5</sub> /TP <sub>13</sub> /TOCXB <sub>4</sub>	PB <sub>5</sub> /
8	PB <sub>6</sub> /TP <sub>14</sub> /TxD <sub>2</sub>	PB <sub>6</sub> /TP <sub>14</sub> /TxD <sub>2</sub>	PB <sub>6</sub> /TP <sub>14</sub>	$\frac{PB_6/TP_{14/\overline{DREQ_0}}}{CS_7}$	PB <sub>6</sub> /
9	PB <sub>7</sub> /TP <sub>15</sub> /RxD <sub>2</sub>	PB <sub>7</sub> /TP <sub>15</sub> /RxD <sub>2</sub>	PB <sub>7</sub> /TP <sub>15</sub>	PB <sub>7</sub> /TP <sub>15</sub> /\overline{\overline{OREQ}_1}/\overline{ADTRG}	PB <sub>7</sub> /ADT
10	RESO/FWE*	RESO/FWE*	RESO/FWE*	RESO/V <sub>PP</sub> *	RES
11	Vss	Vss	Vss	Vss	Vss
12	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /
13	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /
14	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /
15	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /
16	P9 <sub>4</sub> /SCK <sub>0</sub> /IRQ <sub>4</sub>	P9 <sub>4</sub> /SCK <sub>0</sub> /IRQ <sub>4</sub>	P9 <sub>4</sub> /SCK <sub>0</sub> /IRQ <sub>4</sub>	P9 <sub>4</sub> /SCK <sub>0</sub> /IRQ <sub>4</sub>	P9 <sub>4</sub> /
17	P9 <sub>5</sub> /SCK <sub>1</sub> /IRQ <sub>5</sub>	P9 <sub>5</sub> /SCK <sub>1</sub> /IRQ <sub>5</sub>	P9 <sub>5</sub> /SCK <sub>1</sub> /IRQ <sub>5</sub>	P9₅/SCK₁/ĪRQ₅	P9 <sub>5</sub> /
18	P4 <sub>0</sub> /D <sub>0</sub>	P4 <sub>0</sub> /D <sub>0</sub>	P4 <sub>0</sub> /D <sub>0</sub>	P4 <sub>0</sub> /D <sub>0</sub>	P4 <sub>0</sub> /
19	P4 <sub>1</sub> /D <sub>1</sub>	P4 <sub>1</sub> /D <sub>1</sub>	P4 <sub>1</sub> /D <sub>1</sub>	P4 <sub>1</sub> /D <sub>1</sub>	P4 <sub>1</sub> /
20	P4 <sub>2</sub> /D <sub>2</sub>	P4 <sub>2</sub> /D <sub>2</sub>	P4 <sub>2</sub> /D <sub>2</sub>	P4 <sub>2</sub> /D <sub>2</sub>	P4 <sub>2</sub> /
21	P4 <sub>3</sub> /D <sub>3</sub>	P4 <sub>3</sub> /D <sub>3</sub>	P4 <sub>3</sub> /D <sub>3</sub>	P4 <sub>3</sub> /D <sub>3</sub>	P4 <sub>3</sub> /
22	Vss	Vss	Vss	Vss	Vss

P4<sub>4</sub>/D<sub>4</sub>

P4<sub>5</sub>/D<sub>5</sub>

P4<sub>6</sub>/D<sub>6</sub>

P47/D7

P3<sub>0</sub>/D<sub>8</sub>

P3<sub>1</sub>/D<sub>9</sub>

PB<sub>1</sub>/TP<sub>9</sub>/TMIO<sub>1</sub>/

PB<sub>2</sub>/TP<sub>10</sub>/TMO<sub>2</sub>/

PB<sub>3</sub>/TP<sub>11</sub>/TMIO<sub>3</sub>/

PB<sub>4</sub>/TP<sub>12</sub>/UCAS

DREQ<sub>0</sub>/CS<sub>6</sub>

DREQ<sub>1</sub>/CS<sub>4</sub>

 $\overline{\text{CS}}_5$ 

PB<sub>1</sub>/TP<sub>9</sub>/TMIO<sub>1</sub>/

PB<sub>2</sub>/TP<sub>10</sub>/TMO<sub>2</sub>/

PB<sub>3</sub>/TP<sub>11</sub>/TMIO<sub>3</sub>/

 $\overline{\text{CS}}_6$ 

 $\overline{\text{CS}}_5$ 

CS<sub>4</sub>

PB<sub>4</sub>/TP<sub>12</sub>

PB<sub>1</sub>/1P<sub>9</sub>/

PB<sub>2</sub>/TP<sub>10</sub>/

PB<sub>3</sub>/TP<sub>11</sub>/TIOCB<sub>4</sub>

PB<sub>4</sub>/TP<sub>12</sub>/TOCXA<sub>4</sub>

TIOCB<sub>3</sub>

TIOCA<sub>4</sub>

PB<sub>1</sub>/

TIO

PB<sub>2</sub>/

TIO PB<sub>3</sub>/

PB<sub>4</sub>/

P4<sub>4</sub>/

P4<sub>5</sub>/

P4<sub>6</sub>/

P4<sub>7</sub>/

P3<sub>0</sub>/

P3<sub>1</sub>/

3

4

5

6

23

24 25

26

27

28

P4<sub>4</sub>/D<sub>4</sub>

P4<sub>5</sub>/D<sub>5</sub>

P4<sub>6</sub>/D<sub>6</sub>

P47/D7

P3<sub>0</sub>/D<sub>8</sub>

P3<sub>1</sub>/D<sub>9</sub>

PB<sub>1</sub>/TP<sub>9</sub>/TMIO<sub>1</sub>/

PB<sub>2</sub>/TP<sub>10</sub>/TMO<sub>2</sub>/

PB<sub>3</sub>/TP<sub>11</sub>/TMIO<sub>3</sub>/

PB<sub>4</sub>/TP<sub>12</sub>/UCAS

DREQ<sub>0</sub>/CS<sub>6</sub>

DREQ<sub>1</sub>/CS<sub>4</sub>

 $\overline{\text{CS}}_5$ 

P4<sub>4</sub>/D<sub>4</sub>

P4<sub>5</sub>/D<sub>5</sub>

P4<sub>6</sub>/D<sub>6</sub>

P47/D7

P3<sub>0</sub>/D<sub>8</sub>

P3<sub>1</sub>/D<sub>9</sub>

P4<sub>4</sub>/D<sub>4</sub>

P4<sub>5</sub>/D<sub>5</sub>

P4<sub>6</sub>/D<sub>6</sub>

P4<sub>7</sub>/D<sub>7</sub>

P3<sub>0</sub>/D<sub>8</sub>

P3<sub>1</sub>/D<sub>9</sub>

46	P2 <sub>1</sub> /A <sub>9</sub>	P2 <sub>1</sub> /A <sub>9</sub>
47	P2 <sub>2</sub> /A <sub>10</sub>	P2 <sub>2</sub> /A <sub>10</sub>
48	P2 <sub>3</sub> /A <sub>11</sub>	P2 <sub>3</sub> /A <sub>11</sub>
49	P2 <sub>4</sub> /A <sub>12</sub>	P2 <sub>4</sub> /A <sub>12</sub>
50	P2 <sub>5</sub> /A <sub>13</sub>	P2 <sub>5</sub> /A <sub>13</sub>
51	P2 <sub>6</sub> /A <sub>14</sub>	P2 <sub>6</sub> /A <sub>14</sub>
52	P2 <sub>7</sub> /A <sub>15</sub>	P2 <sub>7</sub> /A <sub>15</sub>
53	P5 <sub>0</sub> /A <sub>16</sub>	P5 <sub>0</sub> /A <sub>16</sub>
54	P5 <sub>1</sub> /A <sub>17</sub>	P5 <sub>1</sub> /A <sub>17</sub>
55	P5 <sub>2</sub> /A <sub>18</sub>	P5 <sub>2</sub> /A <sub>18</sub>
56	P5 <sub>3</sub> /A <sub>19</sub>	P5 <sub>3</sub> /A <sub>19</sub>

Vss

P6<sub>0</sub>/WAIT

P6<sub>1</sub>/BREQ

P6<sub>2</sub>/BACK

P6<sub>7</sub>/φ

**STBY** 

RES

NMI

Vss

Rev. 2.00, 09/03, page 888 of 890

36

37

38

39

40

41

42

43

44

45

57

58

59

60

61

62

63 64

65

 $P1_0/A_0$ 

P1<sub>1</sub>/A<sub>1</sub>

P1<sub>2</sub>/A<sub>2</sub>

P1<sub>3</sub>/A<sub>3</sub>

P1<sub>4</sub>/A<sub>4</sub>

P15/A5

P16/A6

P17/A7

P2<sub>0</sub>/A<sub>8</sub>

Vss

P1<sub>0</sub>/A<sub>0</sub>

P1<sub>1</sub>/A<sub>1</sub>

P1<sub>2</sub>/A<sub>2</sub>

P1<sub>3</sub>/A<sub>3</sub>

P1<sub>4</sub>/A<sub>4</sub>

P15/A5

P1<sub>6</sub>/A<sub>6</sub>

P1<sub>7</sub>/A<sub>7</sub>

P2<sub>0</sub>/A<sub>8</sub>

Vss

Vss

P6<sub>0</sub>/WAIT

P6<sub>1</sub>/BREQ

P6<sub>2</sub>/BACK

P6<sub>7</sub>/φ

**STBY** 

RES

NMI

Vss

P6<sub>2</sub>/BACK P6<sub>7</sub>/φ

RES

NMI

RENESAS

Vss

**STBY** 

P5<sub>2</sub>/A<sub>18</sub> P5<sub>3</sub>/A<sub>19</sub> Vss

P6<sub>0</sub>/WAIT

P6<sub>1</sub>/BREQ

P1<sub>0</sub>/A<sub>0</sub>

P1<sub>1</sub>/A<sub>1</sub>

P1<sub>2</sub>/A<sub>2</sub>

P1<sub>3</sub>/A<sub>3</sub>

P1<sub>4</sub>/A<sub>4</sub>

P15/A5

P1<sub>6</sub>/A<sub>6</sub>

P17/A7

P2<sub>0</sub>/A<sub>8</sub>

P2<sub>1</sub>/A<sub>9</sub>

P2<sub>2</sub>/A<sub>10</sub>

P2<sub>3</sub>/A<sub>11</sub>

P2<sub>7</sub>/A<sub>15</sub>

P5<sub>0</sub>/A<sub>16</sub>

P5<sub>1</sub>/A<sub>17</sub>

Vss

P2<sub>4</sub>/A<sub>12</sub> P2<sub>5</sub>/A<sub>13</sub> P2<sub>6</sub>/A<sub>14</sub>

Vss P2<sub>0</sub>/A<sub>8</sub> P2<sub>1</sub>/A<sub>9</sub> P2<sub>2</sub>/A<sub>10</sub>

P2<sub>4</sub>/A<sub>12</sub>

P2<sub>5</sub>/A<sub>13</sub>

P2<sub>6</sub>/A<sub>14</sub>

P27/A15

P5<sub>0</sub>/A<sub>16</sub>

P5<sub>1</sub>/A<sub>17</sub>

P5<sub>2</sub>/A<sub>18</sub>

P5<sub>3</sub>/A<sub>19</sub>

P6<sub>0</sub>/WAIT

P6<sub>1</sub>/BREQ

P6<sub>2</sub>/BACK

Vss

φ

**STBY** 

RES

NMI

Vss

 $P1_0/A_0$ 

P1<sub>1</sub>/A<sub>1</sub>

P1<sub>2</sub>/A<sub>2</sub>

P1<sub>3</sub>/A<sub>3</sub>

P1<sub>4</sub>/A<sub>4</sub>

P1<sub>5</sub>/A<sub>5</sub>

P1<sub>6</sub>/A<sub>6</sub>

P1<sub>7</sub>/A<sub>7</sub>

P2<sub>3</sub>/A<sub>11</sub>

P2<sub>1</sub>/A P2<sub>2</sub>/A P2<sub>3</sub>/A P2₄/A P2<sub>5</sub>/A

P2<sub>6</sub>/A

P27/A

P5<sub>0</sub>/A

P5<sub>1</sub>/A

P5<sub>2</sub>/A

P5<sub>3</sub>/A

 $P6_0/\overline{W}$ 

P6<sub>1</sub>/B

 $P6_2/\overline{B}$ 

STBY

RES

NMI

Vss

φ

Vss

P1<sub>0</sub>/A

P1<sub>1</sub>/A

P1<sub>2</sub>/A

P1<sub>3</sub>/A

P1<sub>4</sub>/A

P15/A

P1<sub>6</sub>/A

P17/A

Vss

P2<sub>0</sub>/A

79	P7 <sub>1</sub> /AN <sub>1</sub>	P7 <sub>1</sub> /AN <sub>1</sub>	P7 <sub>1</sub> /AN <sub>1</sub>	P7 <sub>1</sub> /AN <sub>1</sub>	P7 <sub>1</sub> //
80	P7 <sub>2</sub> /AN <sub>2</sub>	P7 <sub>2</sub> /AN <sub>2</sub>	P7 <sub>2</sub> /AN <sub>2</sub>	P7 <sub>2</sub> /AN <sub>2</sub>	P7 <sub>2</sub> //
81	P7 <sub>3</sub> /AN <sub>3</sub>	P7 <sub>3</sub> /AN <sub>3</sub>	P7 <sub>3</sub> /AN <sub>3</sub>	P7 <sub>3</sub> /AN <sub>3</sub>	P7 <sub>3</sub> //
82	P7 <sub>4</sub> /AN <sub>4</sub>	P7 <sub>4</sub> /AN <sub>4</sub>	P7 <sub>4</sub> /AN <sub>4</sub>	P7 <sub>4</sub> /AN <sub>4</sub>	P7₄//
83	P7 <sub>5</sub> /AN <sub>5</sub>	P7 <sub>5</sub> /AN <sub>5</sub>	P7 <sub>5</sub> /AN <sub>5</sub>	P7 <sub>5</sub> /AN <sub>5</sub>	P7 <sub>5</sub> //
84	P7 <sub>6</sub> /AN <sub>6</sub> /DA <sub>0</sub>	P7 <sub>6</sub> /AN <sub>6</sub> /DA <sub>0</sub>	P7 <sub>6</sub> /AN <sub>6</sub> /DA <sub>0</sub>	P7 <sub>6</sub> /AN <sub>6</sub> /DA <sub>0</sub>	P7 <sub>6</sub> //
85	P7 <sub>7</sub> /AN <sub>7</sub> /DA <sub>1</sub>	P7 <sub>7</sub> /AN <sub>7</sub> /DA <sub>1</sub>	P7 <sub>7</sub> /AN <sub>7</sub> /DA <sub>1</sub>	P7 <sub>7</sub> /AN <sub>7</sub> /DA <sub>1</sub>	P7 <sub>7</sub> //
86	AVss	AVss	AVss	AVss	AVss
87	P8₀/RFSH/IRQ₀	P8₀/RFSH/IRQ₀	P8₀/ĪRQ₀	P8 <sub>0</sub> /RFSH/IRQ <sub>0</sub>	P8 <sub>0</sub> /Ī
88	P8 <sub>1</sub> /CS <sub>3</sub> /IRQ <sub>1</sub>	P8 <sub>1</sub> /CS <sub>3</sub> /IRQ <sub>1</sub>	P8 <sub>1</sub> /CS <sub>3</sub> /IRQ <sub>1</sub>	P8 <sub>1</sub> /CS <sub>3</sub> /IRQ <sub>1</sub>	P8₁/0
89	P8 <sub>2</sub> / <del>CS</del> <sub>2</sub> / <del>IRQ</del> <sub>2</sub>	P8 <sub>2</sub> /CS <sub>2</sub> /IRQ <sub>2</sub>	P8 <sub>2</sub> / <del>CS</del> <sub>2</sub> / <del>IRQ</del> <sub>2</sub>	P8 <sub>2</sub> / <del>CS</del> <sub>2</sub> / <del>IRQ</del> <sub>2</sub>	P8 <sub>2</sub> /0
90	P8 <sub>3</sub> / <del>CS</del> <sub>1</sub> / <del>IRQ</del> <sub>3</sub> / ADTRG	P8 <sub>3</sub> /CS <sub>1</sub> /IRQ <sub>3</sub> / ADTRG	P8 <sub>3</sub> / <del>CS</del> <sub>1</sub> / <del>IRQ</del> <sub>3</sub> / ADTRG	P8₃/ <del>CS</del> ₁/ <del>IRQ</del> ₃	P8 <sub>3</sub> /0
91	P8 <sub>4</sub> / <del>CS</del> <sub>0</sub>	P8 <sub>4</sub> / <del>CS</del> <sub>0</sub>	P8 <sub>4</sub> /CS <sub>0</sub>	P8 <sub>4</sub> /CS <sub>0</sub>	P8 <sub>4</sub> /0
92	Vss	Vss	Vss	Vss	Vss
93	PA <sub>0</sub> /TP <sub>0</sub> /TEND <sub>0</sub> / TCLKA	PA <sub>0</sub> /TP <sub>0</sub> /TEND <sub>0</sub> / TCLKA	PA <sub>0</sub> /TP <sub>0</sub> /TCLKA	PA <sub>0</sub> /TP <sub>0</sub> /TEND <sub>0</sub> / TCLKA	PA <sub>0</sub> /
94	PA <sub>1</sub> /TP <sub>1</sub> /TEND <sub>1</sub> / TCLKB	PA₁/TP₁/TEND₁/ TCLKB	PA <sub>1</sub> /TP <sub>1</sub> /TCLKB	PA <sub>1</sub> /TP <sub>1</sub> /TEND <sub>1</sub> / TCLKB	PA₁/ TCLI
95	PA <sub>2</sub> /TP <sub>2</sub> /TIOCA <sub>0</sub> / TCLKC	PA <sub>2</sub> /TP <sub>2</sub> /TIOCA <sub>0</sub> / TCLKC	PA <sub>2</sub> /TP <sub>2</sub> /TIOCA <sub>0</sub> / TCLKC	PA <sub>2</sub> /TP <sub>2</sub> /TIOCA <sub>0</sub> / TCLKC	PA <sub>2</sub> /

PA<sub>3</sub>/TP<sub>3</sub>/TIOCB<sub>0</sub>/

TCLKD

 $MD_0$ 

 $MD_1$ 

 $MD_2$ 

AVcc

 $V_{\mathsf{REF}}$ 

P7<sub>0</sub>/AN<sub>0</sub>

 $MD_0$ 

 $MD_1$ 

 $MD_2$ 

AVcc

 $V_{\mathsf{REF}}$ 

P7<sub>0</sub>/AN<sub>0</sub>

 $MD_0$ 

 $MD_1$ 

 $MD_2$ 

AVcc

 $V_{\mathsf{REF}}$ 

P7<sub>0</sub>/AN<sub>0</sub>

 $MD_0$ 

 $MD_1$ 

 $MD_2$ 

AVc

 $V_{\mathsf{REF}}$ 

P7<sub>0</sub>/

PA<sub>3</sub>/

TCL

PA<sub>3</sub>/TP<sub>3</sub>/TIOCB<sub>0</sub>/

Rev. 2.00, 09/03, pag

TCLKD

73

74

75

76

77

78

96

 $MD_0$ 

 $MD_1$ 

 $MD_2$ 

**AVcc** 

 $V_{\mathsf{REF}}$ 

P7<sub>0</sub>/AN<sub>0</sub>

PA<sub>3</sub>/TP<sub>3</sub>/TIOCB<sub>0</sub>/

TCLKD

PA<sub>3</sub>/TP<sub>3</sub>/TIOCB<sub>0</sub>/

TCLKD

Rev. 2.00, 09/03, page 890 of 890

RENESAS

## H8/3028, H8/3028F-ZTAT™ Group Hardware Manual

Publication Date: 1st Edition, September 2002

Rev.2.00, September 19, 2003

Sales Strategic Planning Div.

Renesas Technology Corp.

Published by:

Edited by: Technical Documentation & Information Department Renesas Kodaira Semiconductor Co., Ltd.

©2002, 2003 Renesas Technology Corp. All rights reserved. Printed in C



## RENESAS SALES OFFICES

http://www.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

## H8/3028, H8/3028F-ZTAT<sup>™</sup> Group Hardware Manual



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 16-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

M30302FCPFP#U3 MB90F036APMC-GSE1 MB90F428GCPFR-GSE1 MB96F683RBPMC-GSAE1 R5F10MMGDFB#30

R5F111PGGFB#30 R5F117BCGNA#20 DF3026XBL25V DF36014GFTV DF36014GFXV DF36034GFPV R5F11B7EANA#U0

R5F21172DSP#U0 MB90092PF-G-BNDE1 MB90F335APMC1-G-SPE1 MB90F345CAPFR-GSE1 MB90F568PMCR-GE1

MB96F395RSAPMC-GSE2 DF36024GFXV UPD78F1018F1-BA4-A MB96F018RBPMC-GSE1 MB90F867ASPFR-GE1

M30290FCHP#U3A DF2239FA20IV R5F117BCGFP#30 LC88F58B0AU-SQFPH MB90F548GPF-GE1 MB90214PF-GT-310-BND-AE1

MB90F342CESPQC-GSE2 MB90F428GAPF-GSE1 ML620Q504H-NNNTBWBX S912ZVH128F2VLL UPD78F1500AGK-GAK-AX

HD64F3337SF16V MB90F428GCPF-GSE1 MB90F342ESPMC-G-JNE1 MB90022PF-GS-358E1 MB96F395RWAPMC-GSE2

MB96395RSAPMC-GS-110E2 MB90F883CSPMC-GE1 S912ZVHY64F1CLL S912ZVHY64F1VLQ ST10F280 MB96F338RSAPMCR-GK5E2 CY90096PF-G-002-BND-ERE1 ML62Q1569-NNNGAZ0AX ML62Q1739-NNNGAZ0AX ML62Q1749-NNNGAZ0AX

ML62Q1579-NNNGAZ0AX ML62Q1559-NNNGAZ0AX