## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# H8/36024Group, H8/36014Group

Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Tiny Series

```
HD64F36024, HD64F36024G,
H8/36024F
            HD64F36022, HD64F36022G,
H8/36022F
            HD64F36014, HD64F36014G,
HD64F36012, HD64F36012G,
H8/36014F
H8/36012F
H8/36024
            HD64336024, HD64336024G,
            HD64336023, HD64336023G,
H8/36023
            HD64336022, HD64336022G,
H8/36022
            HD64336014, HD64336014G,
H8/36014
            HD64336013, HD64336013G,
H8/36013
H8/36012
            HD64336012, HD64336012G,
H8/36011
            HD64336011, HD64336011G,
H8/36010
            HD64336010, HD64336010G
```

Renesas Electronics

www.renesas.com

Rev.4.00 2005.09

Rev. 4.00 Sep. 23, 2005 Page ii of xxvi



- a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of an party's rights, originating in the use of any product data, diagrams, charts, programs, algorith
- circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, progra
- algorithms represents information on products at the time of publication of these materials, a subject to change by Renesas Technology Corp. without notice due to product improvements other reasons. It is therefore recommended that customers contact Renesas Technology Co
  - an authorized Renesas Technology Corp. product distributor for the latest product informatio before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors.
    - Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com
    - 4. When using any or all of the information contained in these materials, including product data. diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a t
    - system before making a final decision on the applicability of the information and products. R Technology Corp. assumes no responsibility for any damage, liability or other loss resulting f information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a designed or manufac system that is used under circumstances in which human life is potentially at stake. Please of
    - - Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor v considering the use of a product contained herein for any specific purposes, such as apparat systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use
      - 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they be exported under a license from the Japanese government and cannot be imported into a control of the control o
      - other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the produ
    - contained therein.



are in their open states, intermediate levels are induced by noise in the vicinity, a through current flows internally, and a malfunction may occur.

## 3. Processing before Initialization

When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughout chip and a low level is input on the reset pin. During the period where the states a undefined, the register settings and the output state of each pin are also undefined your system so that it does not malfunction because of processing while it is in the undefined state. For those products which have a reset function, reset the LSI imi after the power supply has been turned on.

## 4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test reg may have been be allocated to these addresses. Do not access these registers; the operation is not guaranteed if they are accessed.

RENESAS

- CPU and System-Control Modules
  - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Earlincludes notes in relation to the descriptions given, and usage notes are given, as require final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. Appendix
- 10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier verbis does not include all of the revised contents. For details, see the actual locations in the manual.

11. Index



Rev. 4.00 Sep. 23, 2005 P

microcomputers.

Objective: This manual was written to explain the hardware functions and electrical characteristics of the H8/36024 Group and H8/36014 Group to the target Refer to the H8/300H Series Software Manual for a detailed description of instruction set.

Notes on reading this manual:

• In order to understand the overall functions of the chip

Read the manual according to the contents. This manual can be roughly categorized in on the CPU, system control functions, peripheral functions and electrical characteristic

• In order to understand the details of the CPU's functions

Read the H8/300H Series Software Manual.

• In order to understand the details of a register when its name is known

register. The addresses, bits, and initial values of the registers are summarized in secti List of Registers.

Read the index that is the final part of the manual to find the page number of the entry

Example: Bit order: The MSB is on the left and the LSB is on the right.

Notes:

When using the on-chip emulator (E7, E8) for H8/36014 program development and debut he following restrictions must be noted.

- 1. The NMI pin is reserved for the E7 or E8, and cannot be used.
- 2. Area H'7000 to H'7FFF is used by the E7 or E8, and is not available to the user.
- 3. Area H'F780 to H'FB7F must on no account be accessed.

Rev. 4.00 Sep. 23, 2005 Page vi of xxvi



H8/36024 Group and H8/36014 Group manuals:

H8/300H Series Software Manual

User's manuals for development tools:

H8/36024 Group, H8/36014 Group Hardware Manual

Single Power Supply F-ZTAT<sup>™</sup> On-Board Programming

**Document Title** 

**Document Title** 

H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	REJ10
Microcomputer Development Environment System H8S, H8/300 Series Simulator/Debugger User's Manual	ADE-70
H8S, H8/300 Series High-Performance Embedded Workshop 3, Tutorial	REJ10
H8S, H8/300 Series High-Performance Embedded Workshop 3, User's Manual	REJ10
Application notes:	
Document Title	Docum
H8S, H8/300 Series C/C++ Compiler Package Application Note	REJ05



Docume

This ma

REJ09B

Docume

ADE-50

Rev. 4.00 Sep. 23, 2005 Page viii of xxvi

RENESAS

	2.2.1	General Registers
	2.2.2	Program Counter (PC)
	2.2.3	Condition-Code Register (CCR)
2.3	Data F	ormats
	2.3.1	General Register Data Formats
	2.3.2	Memory Data Formats
2.4	Instruc	tion Set
	2.4.1	Table of Instructions Classified by Function
	2.4.2	Basic Instruction Formats
2.5	Addres	ssing Modes and Effective Address Calculation
	2.5.1	Addressing Modes
	2.5.2	Effective Address Calculation
2.6	Basic I	Bus Cycle
	2.6.1	Access to On-Chip Memory (RAM, ROM)
	2.6.2	On-Chip Peripheral Modules
2.7	CPU S	tates
2.8	Usage	Notes
	2.8.1	Notes on Data Access to Empty Areas
	2.8.2	EEPMOV Instruction
	2.8.3	Bit Manipulation Instruction
Sect	ion 3	Exception Handling
3.1	Except	ion Sources and Vector Address
3.2	Registe	er Descriptions
	3.2.1	Interrupt Edge Select Register 1 (IEGR1)
	3.2.2	Interrupt Edge Select Register 2 (IEGR2)
	3.2.3	Interrupt Enable Register 1 (IENR1)

2.1

2.2



Rev. 4.00 Sep. 23, 2005 Pa

Address Space and Memory Map .....

Register Configuration

Sec	tion 4 A	Address Break
4.1		r Descriptions
		Address Break Control Register (ABRKCR)
		Address Break Status Register (ABRKSR)
		Break Address Registers (BARH, BARL)
		Break Data Registers (BDRH, BDRL)
4.2		on
	1	
Sec		
	tion 5 C	Clock Pulse Generators
5.1		Clock Pulse Generators
	System	Clock Generator
	System 5.1.1	
	System 5.1.1 5.1.2	Clock Generator
	System 5.1.1 5.1.2 5.1.3	Clock Generator
5.1	System 5.1.1 5.1.2 5.1.3 Prescale	Clock Generator Connecting Crystal Resonator Connecting Ceramic Resonator External Clock Input Method
5.1	System 5.1.1 5.1.2 5.1.3 Prescale 5.2.1	Clock Generator  Connecting Crystal Resonator  Connecting Ceramic Resonator  External Clock Input Method

Notes on Rewriting Port Mode Registers .....

Rev. 4.00 Sep. 23, 2005 Page x of xxvi

3.5.3

5.3.2

6.1.1

6.1.2

6.1.3 6.1.4

6.2.1

6.1

6.2



Mode Transitions and States of LSI.....

Notes on Board Design.....

System Control Register 1 (SYSCR1).....

Module Standby Control Register 2 (MSTCR2)

Sleep Mode .....

Section 6 Power-Down Modes.....

Register Descriptions

7.3	On Do	pard Programming Modes
	7.3.1	Boot Mode
	7.3.2	Programming/Erasing in User Program Mode
7.4	Flash l	Memory Programming/Erasing
	7.4.1	Program/Program-Verify
	7.4.2	Erase/Erase-Verify
	7.4.3	Interrupt Handling when Programming/Erasing Flash Memory
7.5	Progra	m/Erase Protection
	7.5.1	Hardware Protection
	7.5.2	Software Protection
	7.5.3	Error Protection
Sect	ion 8	RAM
Sect	ion 8	RAM
	ion 9	I/O Ports
Sect	ion 9	I/O Ports
Sect	ion 9 Port 1.	I/O Ports
Sect	ion 9 Port 1 9.1.1	I/O Ports  Port Mode Register 1 (PMR1)  Port Control Register 1 (PCR1)
Sect	ion 9 Port 1. 9.1.1 9.1.2	I/O Ports  Port Mode Register 1 (PMR1)  Port Control Register 1 (PCR1)  Port Data Register 1 (PDR1)
Sect	ion 9 Port 1. 9.1.1 9.1.2 9.1.3	I/O Ports  Port Mode Register 1 (PMR1)  Port Control Register 1 (PCR1)  Port Data Register 1 (PDR1)  Port Pull-Up Control Register 1 (PUCR1)
Sect	ion 9 Port 1. 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5	I/O Ports  Port Mode Register 1 (PMR1)  Port Control Register 1 (PCR1)  Port Data Register 1 (PDR1)  Port Pull-Up Control Register 1 (PUCR1)  Pin Functions
Sect 9.1	ion 9 Port 1. 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5	I/O Ports  Port Mode Register 1 (PMR1)  Port Control Register 1 (PCR1)  Port Data Register 1 (PDR1)  Port Pull-Up Control Register 1 (PUCR1)  Pin Functions
Sect 9.1	Port 1. 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 Port 2.	I/O Ports  Port Mode Register 1 (PMR1)  Port Control Register 1 (PCR1)  Port Data Register 1 (PDR1)  Port Pull-Up Control Register 1 (PUCR1)  Pin Functions  Port Control Register 2 (PCR2)
Sect 9.1	ion 9 Port 1, 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 Port 2, 9.2.1	I/O Ports  Port Mode Register 1 (PMR1)  Port Control Register 1 (PCR1)  Port Data Register 1 (PDR1)  Port Pull-Up Control Register 1 (PUCR1)  Pin Functions  Port Control Register 2 (PCR2)  Port Data Register 2 (PDR2)
Sect 9.1	Port 1. 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 Port 2. 9.2.1 9.2.2 9.2.3	I/O Ports  Port Mode Register 1 (PMR1)

7.2.3

7.2.4



Rev. 4.00 Sep. 23, 2005 Pa

Erase Block Register 1 (EBR1)

Flash Memory Enable Register (FENR).....

	9.6.1	Port Data Register B (PDRB)
Secti	on 10	Timer V
10.1		es .
10.2	Input/C	Output Pins
10.3		er Descriptions
	10.3.1	•
	10.3.2	Time Constant Registers A and B (TCORA, TCORB)
		Timer Control Register V0 (TCRV0)
	10.3.4	Timer Control/Status Register V (TCSRV)
		Timer Control Register V1 (TCRV1)
10.4	Operati	ion
	10.4.1	Timer V Operation
10.5	Timer \	V Application Examples
	10.5.1	Pulse Output with Arbitrary Duty Cycle
		Pulse Output with Arbitrary Pulse Width and Delay from TRGV Input
10.6	Usage 1	Notes
Secti	on 11	Timer W
11.1	Feature	S
11.2	Input/C	Output Pins
11.3	Registe	er Descriptions
	11.3.1	Timer Mode Register W (TMRW)
	11.3.2	Timer Control Register W (TCRW)
	11.3.3	Timer Interrupt Enable Register W (TIERW)
	11.3.4	Timer Status Register W (TSRW)
	11.3.5	Timer I/O Control Register 0 (TIOR0)

Pin Functions

RENESAS

9.5.3

9.6

	11.5.7	Timing of IMFA to IMFD Setting at Input Capture
	11.5.8	Timing of Status Flag Clearing
11.6	Usage	Notes
Secti	ion 12	Watchdog Timer
12.1	Feature	S
12.2	Registe	er Descriptions
	12.2.1	Timer Control/Status Register WD (TCSRWD)
	12.2.2	Timer Counter WD (TCWD)
	12.2.3	Timer Mode Register WD (TMWD)
12.3		on
Secti	ion 13	Serial Communication Interface 3 (SCI3)
13.1	Feature	S
13.2	Input/C	Output Pins
13.3		er Descriptions
		Receive Shift Register (RSR)
	13.3.2	Receive Data Register (RDR)
		Transmit Shift Register (TSR)
		Transmit Data Register (TDR)
		Serial Mode Register (SMR)
		Serial Control Register 3 (SCR3)
		Serial Status Register (SSR)

RENESAS

Rev. 4.00 Sep. 23, 2005 Page 100 Page 1

	13.8.1	Break Detection and Processing
		Mark State and Break Sending
	13.8.3	
		(Clocked Synchronous Mode Only)
	13.8.4	Receive Data Sampling Timing and Reception Margin in Asynchronous
		Mode
Secti	ion 14	A/D Converter
14.1		PS
14.2		Output Pins
14.3		er Description
	U	A/D Data Registers A to D (ADDRA to ADDRD)
		A/D Control/Status Register (ADCSR)
		A/D Control Register (ADCR)
14.4		ion
1	-	Single Mode
		Scan Mode
		Input Sampling and A/D Conversion Time
		External Trigger Input Timing
14.5		onversion Accuracy Definitions
14.6		Notes
14.0		Permissible Signal Source Impedance
	14.0.2	Influences on Absolute Accuracy

13.6.2 Multiprocessor Serial Data Reception

13.7 Interrupts

13.8 Usage Notes

Rev. 4.00 Sep. 23, 2005 Page xiv of xxvi



16.1	When Using Internal Power Supply Step-Down Circuit
16.2	When Not Using Internal Power Supply Step-Down Circuit
Secti	on 17 List of Registers
17.1	Register Addresses (Address Order)
17.2	Register Bits
17.3	Register States in Each Operating Mode
Secti	on 18 Electrical Characteristics
18.1	Absolute Maximum Ratings
18.2	Electrical Characteristics (F-ZTAT <sup>TM</sup> Version)
	18.2.1 Power Supply Voltage and Operating Ranges
	18.2.2 DC Characteristics
	18.2.3 AC Characteristics
	18.2.4 A/D Converter Characteristics
	18.2.5 Watchdog Timer Characteristics
	18.2.6 Flash Memory Characteristics
	18.2.7 Power-Supply-Voltage Detection Circuit Characteristics (Optional)
	18.2.8 Power-On Reset Circuit Characteristics (Optional)
18.3	
	18.3.1 Power Supply Voltage and Operating Ranges
	18.3.2 DC Characteristics

Section 16 Power Supply Circuit.....



Rev. 4.00 Sep. 23, 2005 Pa

18.3.3 AC Characteristics 18.3.4 A/D Converter Characteristics..... 18.3.5 Watchdog Timer Characteristics..... 18.3.6 Power-Supply-Voltage Detection Circuit Characteristics (Optional) ....... 18.3.7 Power-On Reset Circuit Characteristics (Optional)..... 18.4 Operation Timing.....

Appendix C	Product Code Lineup
Appendix D	Package Dimensions
Main Revision	ons and Additions in this Edition
T 1	
HIUCX	

Rev. 4.00 Sep. 23, 2005 Page xvi of xxvi



Figure 2.3 Usage of General Registers
Figure 2.4 Relationship between Stack Pointer and Stack Area
Figure 2.5 General Register Data Formats (1)
Figure 2.5 General Register Data Formats (2)
Figure 2.6 Memory Data Formats
Figure 2.7 Instruction Formats
Figure 2.8 Branch Address Specification in Memory Indirect Mode
Figure 2.9 On-Chip Memory Access Cycle
Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)
Figure 2.11 CPU Operation States
Figure 2.12 State Transitions
Figure 2.13 Example of Timer Configuration with Two Registers Allocated to Same
Address
Section 3 Exception Handling
Figure 3.1 Reset Sequence
Figure 3.2 Stack Status after Exception Handling
Figure 3.3 Interrupt Sequence.
Figure 3.4 Port Mode Register Setting and Interrupt Request Flag Clearing Procedure.
Section 4 Address Break
Figure 4.1 Block Diagram of Address Break
Figure 4.2 Address Break Interrupt Operation Example (1)
Figure 4.2 Address Break Interrupt Operation Example (2)

Figure 5.1 Block Diagram of Clock Pulse Generators.

Figure 5.2 Block Diagram of System Clock Generator

Figure 5.3 Typical Connection to Crystal Resonator.

Figure 5.4 Equivalent Circuit of Crystal Resonator.

RENESAS

Rev. 4.00 Sep. 23, 2005 Pag

rigule 2.2 CPU Registers ......

**Section 5 Clock Pulse Generators** 

## Section 9 I/O Ports Figure 9.1 Port 1 Pin Configuration. Figure 9.2 Port 2 Pin Configuration. Figure 9.3 Port 5 Pin Configuration.... Figure 9.4 Port 7 Pin Configuration. Figure 9.5 Port 8 Pin Configuration. Figure 9.6 Port B Pin Configuration Section 10 Timer V Figure 10.1 Block Diagram of Timer V Figure 10.2 Increment Timing with Internal Clock Figure 10.3 Increment Timing with External Clock..... Figure 10.4 OVF Set Timing Figure 10.5 CMFA and CMFB Set Timing Figure 10.6 TMOV Output Timing ..... Figure 10.7 Clear Timing by Compare Match..... Figure 10.8 Clear Timing by TMRIV Input Figure 10.9 Pulse Output Example Figure 10.10 Example of Pulse Output Synchronized to TRGV Input.....

Figure 10.11 Contention between TCNTV Write and Clear ..... Figure 10.12 Contention between TCORA Write and Compare Match.....

Figure 11.4 0 and 1 Output Example (TOA = 0, TOB = 1)..... Figure 11.5 Toggle Output Example (TOA = 0, TOB = 1).....

Figure 10.13 Internal Clock Switching and TCNTV Operation......

Section 11 Timer W Figure 11.1 Timer W Block Diagram

Figure 11.2 Free-Running Counter Operation Figure 11.3 Periodic Counter Operation.....

Figure 11.6 Toggle Output Example (TOA = 0, TOB = 1)

Rev. 4.00 Sep. 23, 2005 Page xviii of xxvi RENESAS

Figure 11.18	Timing of Counter Clearing by Compare Match
-	Buffer Operation Timing (Compare Match)
	Buffer Operation Timing (Input Capture)
-	Timing of IMFA to IMFD Flag Setting at Compare Match
-	Timing of IMFA to IMFD Flag Setting at Input Capture
-	Timing of Status Flag Clearing by CPU
-	Contention between TCNT Write and Clear
•	Internal Clock Switching and TCNT Operation
•	When Compare Match and Bit Manipulation Instruction to TCRW Occur
C	Same Timing
Section 12	Watchdog Timer
Figure 12.1	Block Diagram of Watchdog Timer
Figure 12.2	Watchdog Timer Operation Example

Figure 11.16 Output Compare Output Timing ...... Figure 11.17 Input Capture Input Signal Timing.....

## Section 13 Serial Communication Interface 3 (SCI3)

- Figure 13.1 Block Diagram of SCI3..... Figure 13.2 Data Format in Asynchronous Communication

- Figure 13.3 Relationship between Output Clock and Transfer Data Phase
- (Asynchronous Mode)(Example with 8-Bit Data, Parity, Two Stop Bits) ...
- Figure 13.4 Sample SCI3 Initialization Flowchart ..... Figure 13.5 Example of SCI3 Transmission in Asynchronous Mode
- (8-Bit Data, Parity, One Stop Bit)
- Figure 13.6 Sample Serial Transmission Data Flowchart (Asynchronous Mode)...... Figure 13.7 Example of SCI3 Reception in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)

- Figure 13.8 Sample Serial Reception Data Flowchart (Asynchronous Mode)(1)......

Figure 13.8 Sample Serial Reception Data Flowchart (Asynchronous Mode)(2).....

C	(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)
Figure 13.1	9 Receive Data Sampling Timing in Asynchronous Mode
Section 14	A/D Converter
Figure 14.1	Block Diagram of A/D Converter
	A/D Conversion Timing
	External Trigger Input Timing
_	A/D Conversion Accuracy Definitions (1)
_	A/D Conversion Accuracy Definitions (2)
-	Analog Input Circuit Example
Section 15	Power-On Reset and Low-Voltage Detection Circuits (Optional)
	Block Diagram of Power-On Reset Circuit and Low-Voltage Detection Circ

Figure 15.2 Operational Timing of Power-On Reset Circuit.....

Figure 13.17 Sample Multiprocessor Serial Reception Flowchart (2)......

Figure 13.18 Example of SCI3 Reception Using Multiprocessor Format

## Figure 15.3 Operational Timing of LVDR Circuit..... Figure 15.4 Operational Timing of LVDI Circuit

Figure 15.5 Timing for Operation/Release of Low-Voltage Detection Circuit .....

**Section 16 Power Supply Circuit** 

Figure 16.1 Power Supply Connection when Internal Step-Down Circuit is Used ...... Figure 16.2 Power Supply Connection when Internal Step-Down Circuit is Not Used ....

Section 18 Electrical Characteristics Figure 18.1 System Clock Input Timing Figure 18.2 RES Low Width Timing....

Figure 18.3 Input Timing.... Figure 18.4 SCK3 Input Clock Timing

Figure 18.5 SCI3 Input/Output Timing in Clocked Synchronous Mode..... Figure 18.6 Output Load Circuit

RENESAS

Rev. 4.00 Sep. 23, 2005 Page xx of xxvi

Figure B.18	Port / Block Diagram (P/2)
Figure B.19	Port 7 Block Diagram (P71)
Figure B.20	Port 7 Block Diagram (P70)
Figure B.21	Port 8 Block Diagram (P84 to P81)
Figure B.22	Port 8 Block Diagram (P80)
	Port B Block Diagram (PB3 to PB0)
Figure D.1	FP-64E Package Dimensions
Figure D.2	FP-48F Package Dimensions
	FP-48B Package Dimensions
_	TNP-48 Package Dimensions
	· ·

Figure B.11 Port 5 Block Diagram (P56) (H8/36024)..... Figure B.12 Port 5 Block Diagram (P55) Figure B.13 Port 5 Block Diagram (P54 to P50) Figure B.14 Port 7 Block Diagram (P76) Figure B.15 Port 7 Block Diagram (P75) Figure B.16 Port 7 Block Diagram (P74) Figure B.17 Port 7 Block Diagram (P73)

Rev. 4.00 Sep. 23, 2005 Pag

Rev. 4.00 Sep. 23, 2005 Page xxii of xxvi



	1
Table 2.7	Branch Instructions
Table 2.8	System Control Instructions.
Table 2.9	Block Data Transfer Instructions
Table 2.10	Addressing Modes
Table 2.11	Absolute Address Access Ranges
Table 2.12	Effective Address Calculation (1)
Table 2.12	Effective Address Calculation (2)
Section 3 Ex	sception Handling
Table 3.1	Exception Sources and Vector Address
Table 3.2	Interrupt Wait States
Section 4 Ad	ldress Break
Table 4.1	Access and Data Bus Used
Section 5 Cl	ock Pulse Generators
Table 5.1	Crystal Resonator Parameters
Section 6 Po	ower-Down Modes
Table 6.1	Operating Frequency and Waiting Time
Table 6.2	Transition Mode after SLEEP Instruction Execution and Interrupt Handli
Table 6.3	Internal State in Each Operating Mode
	1 0

1 able 2.4

Table 2.5

Table 2.6

Table 2.6

Section 7 ROM

Table 7.1

Table 7.2

Table 7.3

RENESAS

Rev. 4.00 Sep. 23, 2005 Pag

Setting Programming Modes

Possible .....

Logic Operations instructions.....

Bit Manipulation Instructions (2).....

\_\_\_\_

Table 13.1	Channel Configuration
Table 13.2	Pin Configuration.
Table 13.3	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1
Table 13.3	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2
Table 13.3	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (3
Table 13.4	Maximum Bit Rate for Each Frequency (Asynchronous Mode)
Table 13.5	Examples of BRR Settings for Various Bit Rates (Clocked Synchronous M
	(1)
Table 13.5	Examples of BRR Settings for Various Bit Rates (Clocked Synchronous M
	(2)
Table 13.6	SSR Status Flags and Receive Data Handling
Table 13.7	SCI3 Interrupt Requests
Section 14	A/D Converter
Table 14.1	Pin Configuration
Table 14.2	Analog Input Channels and Corresponding ADDR Registers
Table 14.3	A/D Conversion Time (Single Mode)
Section 15	Power-On Reset and Low-Voltage Detection Circuits (Optional)
Table 15.1	LVDCR Settings and Select Functions
	Electrical Characteristics
Table 18.1	Absolute Maximum Ratings
Table 18.2	DC Characteristics (1)
Table 18.2	DC Characteristics (2)

AC Characteristics Serial Interface (SCI3) Timing

A/D Converter Characteristics

Watchdog Timer Characteristics....

Flash Memory Characteristics

RENESAS

**Table 18.3** 

**Table 18.4** 

**Table 18.5** 

**Table 18.6** 

**Table 18.7** 

Rev. 4.00 Sep. 23, 2005 Page xxiv of xxvi

Section 15 Serial Communication Interface 5 (SC15)

Table A.2	Operation Code Map (1)
Table A.2	Operation Code Map (2)
Table A.2	Operation Code Map (3)
Table A.3	Number of Cycles in Each Instruction
Table A.4	Number of Cycles in Each Instruction
Table A.5	Combinations of Instructions and Addressing Modes

Table A.1 Instruction Set....

Appendix

Rev. 4.00 Sep. 23, 2005 Pag

Rev. 4.00 Sep. 23, 2005 Page xxvi of xxvi

RENESAS

- Timer V (8-bit timer)
- Timer W (16-bit timer)
- Watchdog timer
  - SCI3 (Asynchronous or clocked synchronous serial communication interface)

Standard

Model

**On-Chip Power-**On Reset and Low-Voltage

**ROM** 

32 kbytes

16 kbytes

32 kbytes

16 kbytes

32 kbytes

24 kbytes

16 kbytes

32 kbytes

24 kbytes

16 kbytes

12 kbytes

8 kbytes

RAM

2,048

2,048

2,048

2,048

1,024

1,024

512 by

1,024

1,024

512 by

512 by

512 by

REJ09

Detecting

HD64336010G

- 10-bit A/D converter
- On-chip memory

Product Classif	Product Classification		Circuit Version
Flash memory	H8/36024F	HD64F36024	HD64F36024G
version	H8/36022F	HD64F36022	HD64F36022G
(F-ZTAT <sup>™</sup> version)	H8/36014F	HD64F36014	HD64F36014G
voicion	H8/36012F	HD64F36012	HD64F36012G
Masked ROM	H8/36024	HD64336024	HD64336024G
version	H8/36023	HD64336023	HD64336023G
	H8/36022	HD64336022	HD64336022G
	H8/36014	HD64336014	HD64336014G
	H8/36013	HD64336013	HD64336013G
	H8/36012	HD64336012	HD64336012G
	H8/36011	HD64336011	HD64336011G

H8/36010

HD64336010

LQFP-48	FP-48F	$10.0 \times 10.0 \text{ mm}$	0.65 mm
LQFP-48	FP-48B	$7.0 \times 7.0 \text{ mm}$	0.5 mm
QFN-48	TNP-48	$7.0 \times 7.0 \text{ mm}$	0.5 mm
		_	

Rev. 4.00 Sep. 23, 2005 Page 2 of 354

RENESAS




Figure 1.1 Internal Block Diagram

RENESAS

Rev. 4.00 Sep. 23, 2005 P

REJ09




Figure 1.2 Pin Arrangement (FP-64E)

REJ09B0025-0400




Figure 1.3 Pin Arrangement (FP-48F, FP-48B, TNP-48)

	OSC2	10	8	Outpu
System control	RES	7	5	Input
	TEST	8	6	Input
Interrupt pins	NMI	35	25	Input
	IRQ0, IRQ3	51, 54	37, 40	Input
	WKP0 to WKP5	13, 14, 19 to 22	11 to 16	Input

 $AV_{cc}$ 

 $V_{cl}$ 

OSC<sub>1</sub>

Clock pins

3

6

11

4

9



system power supply (0v)

Analog power supply pin for converter. When the A/D of is not used, connect this paystem power supply.

Internal step-down power pin. Connect a capacitor o 0.1  $\mu$ F between this pin ar pin for stabilization.

These pins connect to a ci

ceramic resonator for syst

clocks, or can be used to i

See section 5, Clock Pulse Generators, for a typical

Reset pin. The pull-up resi

150 k $\Omega$ ) is incorporated. We driven low, the chip is rese

Test pin. Connect this pin

Non-maskable interrupt re input pin. Be sure to pull-u

External interrupt request

pins. Can select the rising

External interrupt request pins. Can select the rising

pull-up resistor.

edge.

edge.

external clock.

connection.

Input

Input

Input

Rev. 4.00 Sep. 23, 2005 Page 6 of 354
REJ09B0025-0400

	SCK3, SCK3_2, SCK3_3*	44, 58, 25	34, 44, 19	I/O	Clock I/O pin
A/D	AN3 to AN0	59 to 62	45 to 48	Input	Analog input pin
converter	ADTRG	22	16	Input	A/D converter trigger inp
I/O ports	PB3 to PB0	59 to 62	45 to 48	Input	4-bit input port.
	P17 to P14, P12 to P10	54 to 51, 25 to 23	40 to 37, 19 to 17	I/O	7-bit I/O port.
	P22 to P20	46 to 44	36 to 34	I/O	3-bit I/O port.
	P57 to P50	27, 26, 22 to 19, 14, 13	21, 20, 16 to 11	I/O	8-bit I/O port
	P76 to P70	30 to 28, 55 to 58	24 to 22, 41 to 44	I/O	7-bit I/O port
	P84 to P80	40 to 36	30 to 26	I/O	5-bit I/O port.
E10T	E10T _0, E10T _1, E10T _2	41, 42, 43	31, 32, 33		Interface pin for the E10 E7 emulator
Note: *	The SCK3_3, F	RXD_3, and T	ΓXD_3 pins ε	are not mu	ultiplexed in the H8/36014.
					Rev. 4.00 Sep. 23, 2005
			RENE	SAS	RE.IC

i imer vv

Serial com-

munication

interface

(SCI)

FICI

FTIOA to

**FTIOD** 

TXD\_2,

TXD\_3\*

RXD\_2, RXD\_3\*

TXD,

RXD,

36

37 to 40

46, 56, 27

45, 57, 26

26

27 to 30

36, 42, 21

35, 43, 20

Input

Output

Input

I/O

External event input pin.

Output compare output/i

capture input/ PWM outp

Transmit data output pin

Receive data input pin





REJ09

Rev. 4.00 Sep. 23, 2005 Page 8 of 354 REJ09B0025-0400



- · General-register architecture
  - Sixteen 16-bit general registers also usable as sixteen 8-bit registers or eight 32-b
  - Sixty-two basic instructions
    - 8/16/32-bit data transfer and arithmetic and logic instructions
    - Multiply and divide instructions
      - Powerful bit-manipulation instructions

  - Eight addressing modes
    - Register direct [Rn]
    - Register indirect [@ERn]
    - Register indirect with displacement [@(d:16,ERn) or @(d:24,ERn)] — Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
    - Absolute address [@aa:8, @aa:16, @aa:24]
    - Immediate [#xx:8, #xx:16, or #xx:32]
    - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
  - Memory indirect [@@aa:8]
  - 64-kbyte address space
  - High-speed operation
    - All frequently-used instructions execute in one or two states

    - 8/16/32-bit register-register add/subtract : 2 state
    - $--8 \times 8$ -bit register-register multiply : 14 states — 16 ÷ 8-bit register-register divide : 14 states
    - $16 \times 16$ -bit register-register multiply : 22 states

    - 32 ÷ 16-bit register-register divide : 22 states
  - Power-down state

CPU30H2E 000120030300

— Transition to power-down state by SLEEP instruction








Figure 2.1 Memory Map (1)

REJ09B0025-0400






Figure 2.1 Memory Map (2)




Figure 2.2 CPU Registers

The R registers divide into 8-bit registers designated by the letters RH (R0H to R7H) and to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-registers.

The usage of each register can be selected independently.




Figure 2.3 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-reg function, and is used implicitly in exception handling and subroutine calls. Figure 2.4 st stack.



# Figure 2.4 Relationship between Stack Pointer and Stack Area

### 2.2.2 Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. Th of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (V instruction is fetched, the least significant PC bit is regarded as 0). The PC is initialized v start address is loaded by the vector address generated during reset exception-handling se

# 2.2.3 Condition-Code Register (CCR)

half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The I bit is initially reset exception-handling sequence, but other bits are not initialized.

This 8-bit register contains internal CPU status information, including an interrupt mask

Some instructions leave flag bits unchanged. Operations can be performed on the CCR bit LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as a conditions for conditional branch (Bcc) instructions.

For the action of each instruction on the flag bits, see Appendix A.1, Instruction List.

Rev. 4.00 Sep. 23, 2005 Page 14 of 354

REJ09B0025-0400



				instruction is executed, the H flag is set to 1 if carry or borrow at bit 27, and cleared to 0 oth
4	U	Undefined	R/W	User Bit
				Can be written and read by software using the STC, ANDC, ORC, and XORC instructions.
3	N	Undefined	R/W	Negative Flag
				Stores the value of the most significant bit of sign bit.
2	Z	Undefined	R/W	Zero Flag
				Set to 1 to indicate zero data, and cleared to indicate non-zero data.
1	V	Undefined	R/W	Overflow Flag
				Set to 1 when an arithmetic overflow occurs, a cleared to 0 at other times.

Undefined R/W

0

С

Carry Flag

otherwise. Used by:

manipulation instructions.



Rev. 4.00 Sep. 23, 2005 Pa

REJ09

Set to 1 when a carry occurs, and cleared to

Add instructions, to indicate a carry Subtract instructions, to indicate a borrow Shift and rotate instructions, to indicate a The carry flag is also used as a bit accumulat

When the ADD.D, ADDX.D, GOD.D, GODX.D, or NEG.B instruction is executed, this flag is s there is a carry or borrow at bit 3, and cleared otherwise. When the ADD.W, SUB.W, CMP.V NEG.W instruction is executed, the H flag is s there is a carry or borrow at bit 11, and cleare otherwise. When the ADD.L, SUB.L, CMP.L,




Figure 2.5 General Register Data Formats (1)

MSB

Legend

ERn : General register ER
En : General register E
Rn : General register R
RnH : General register RH
RnL : General register RL
MSB : Most significant bit
LSB : Least significant bit

Figure 2.5 General Register Data Formats (2)






Figure 2.6 Memory Data Formats

Rn	General register*
ERn	General register (32-bit register or address register)
(EAd)	Destination operand
(EAs)	Source operand
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
٨	Logical AND
V	Logical OR
$\oplus$	Logical XOR
$\rightarrow$	Move
7	NOT (logical complement)

General register (source)\*

Rs

MOVT	PE	В	Rs $\rightarrow$ (EAs) Cannot be used in this LSI.		
POP		W/L	@SP+ $\rightarrow$ Rn Pops a general register from the stack. POP.W Rn is identical t MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, E		
PUSH		W/L	$Rn \rightarrow @-SP$ Pushes a general register onto the stack. PUSH.W Rn is identic MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @		
Note:	* Ref		operand size.		

 $(EAs) \rightarrow Rd$ , Cannot be used in this LSI.

**MOVFPE** 

W: Word

В

Rev. 4.00 Sep. 23, 2005 Page 20 of 354



DAA В Rd decimal adjust → Rd DAS Decimal-adjusts an addition or subtraction result in a general referring to the CCR to produce 4-bit BCD data. **MULXU** B/W  $Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general regist 8 bits  $\times$  8 bits  $\rightarrow$  16 bits or 16 bits  $\times$  16 bits  $\rightarrow$  32 bits. **MULXS**  $Rd \times Rs \rightarrow Rd$ B/W Performs signed multiplication on data in two general registers bits  $\times$  8 bits  $\rightarrow$  16 bits or 16 bits  $\times$  16 bits  $\rightarrow$  32 bits. DIVXU B/W  $Rd \div Rs \rightarrow Rd$ Performs unsigned division on data in two general registers: e bits  $\div$  8 bits  $\rightarrow$  8-bit quotient and 8-bit remainder or 32 bits  $\div$  1

16-bit quotient and 16-bit remainder.

Increments or decrements a general register by 1 or 2. (Byte of

Adds or subtracts the value 1, 2, or 4 to or from data in a 32-b

can be incremented or decremented by 1 only.)

 $Rd \pm 1 \rightarrow Rd$ ,  $Rd \pm 2 \rightarrow Rd$ ,  $Rd \pm 4 \rightarrow Rd$ 

B: Byte W: Word

L: Longword

Refers to the operand size.

Note:

DEC

**ADDS** 

**SUBS** 

L

Rev. 4.00 Sep. 23, 2005 Pa

		general register.
EXTU	W/L	Rd (zero extension) $\rightarrow$ Rd Extends the lower 8 bits of a 16-bit register to word size, or the bits of a 32-bit register to longword size, by padding with zeros left.
EXTS	W/L	Rd (sign extension) $\rightarrow$ Rd Extends the lower 8 bits of a 16-bit register to word size, or the bits of a 32-bit register to longword size, by extending the sign leads to the sign of the
Note:	* Refers to the of B: Byte W: Word L: Longword	pperand size.

Takes the two's complement (arithmetic complement) of data in

Performs a logical exclusive OR operation on a general registe

Takes the one's complement of general register contents.

**Table 2.4 Logic Operations Instructions** 

B/W/L

Instruction	Size*	Function
AND	B/W/L	$Rd \wedge Rs \rightarrow Rd$ , $Rd \wedge \#IMM \rightarrow Rd$ Performs a logical AND operation on a general register and and general register or immediate data.
OR	B/W/L	$Rd \lor Rs \to Rd$ , $Rd \lor \#IMM \to Rd$ Performs a logical OR operation on a general register and anot general register or immediate data.
XOR	B/W/L	$Rd \oplus Rs \rightarrow Rd, Rd \oplus \#IMM \rightarrow Rd$

another general register or immediate data.

 $\neg (Rd) \rightarrow (Rd)$ 

NOT

SHLR		Performs a logical shift on general register contents.
ROTL ROTR	B/W/L	Rd (rotate) → Rd Rotates general register contents.
		Tiotates general register contents.
ROTXL	B/W/L	$Rd (rotate) \rightarrow Rd$
ROTXR		Rotates general register contents through the carry flag.
Note: *	Refers to the	operand size.
R·	Ryto	

B: Byte

W: Word

L: Longword

		number is specified by 3-bit immediate data or the lower three to general register.
BTST	В	¬ ( <bit-no.> of <ead>) → Z  Tests a specified bit in a general register or memory operand a or clears the Z flag accordingly. The bit number is specified by immediate data or the lower three bits of a general register.</ead></bit-no.>
BAND	В	$C \wedge (\mbox{-} \text{Kit-No.}\mbox{-} \text{of } \mbox{-} \text{EAd>}) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or representation operand and stores the result in the carry flag.
BIAND	В	$C \land \neg$ ( <bit-no.> of <ead>) <math>\rightarrow C</math> ANDs the carry flag with the inverse of a specified bit in a gene register or memory operand and stores the result in the carry fla The bit number is specified by 3-bit immediate data.</ead></bit-no.>
BOR	В	$C \lor (\text{-bit-No} \text{ of -EAd}) \to C$ ORs the carry flag with a specified bit in a general register or m operand and stores the result in the carry flag.
BIOR	В	$C \vee \neg$ ( <bit-no.> of <ead>) <math display="inline">\to C</math> ORs the carry flag with the inverse of a specified bit in a genera</ead></bit-no.>

Inverts a specified bit in a general register or memory operand.

The bit number is specified by 3-bit immediate data. Note: Refers to the operand size.

B: Byte



or memory operand and stores the result in the carry flag.

REJ09B0025-0400

Rev. 4.00 Sep. 23, 2005 Page 24 of 354

BILD	В	$\neg$ ( bit-No.> of <ead>) <math>\rightarrow</math> C Transfers the inverse of a specified bit in a general register or operand to the carry flag. The bit number is specified by 3-bit immediate data.</ead>
BST	В	C  ightharpoonup (bit-No.> of <ead>) Transfers the carry flag value to a specified bit in a general regmemory operand.</ead>
BIST	В	$\neg$ C $\rightarrow$ ( <bit-no.> of <ead>) Transfers the inverse of the carry flag value to a specified bit i general register or memory operand. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
Motor *	Defere to the	operand size

carry flag.

Note: \* Refers to the operand size.

B: Byte



	, •	
BCS(BLO)	Carry set (low)	C = 1
BNE	Not equal	Z = 0
BEQ	Equal	Z = 1
BVC	Overflow clear	V = 0
BVS	Overflow set	V = 1
BPL	Plus	N = 0
BMI	Minus	N = 1
BGE	Greater or equal	$N \oplus V = 0$
BLT	Less than	N ⊕ V = 1
BGT	Greater than	$Z\lor(N\oplus V)=0$
BLE	Less or equal	Z∨(N ⊕ V) = 1
	•	•

Carry clear

(high or same)

C = 0

JMP	_	Branches unconditionally to a specified address.
BSR	_	Branches to a subroutine at a specified address.
JSR	_	Branches to a subroutine at a specified address.
RTS	_	Returns from a subroutine

Note: \* Bcc is the general name for conditional branch instructions.

BCC(BHS)

Rev. 4.00 Sep. 23, 2005 Page 26 of 354

REJ09B0025-0400

RENESAS

		by word access.	
ANDC	В	CCR $\wedge$ #IMM $\rightarrow$ CCR, EXR $\wedge$ #IMM $\rightarrow$ EXR Logically ANDs the CCR with immediate data.	
ORC	В	CCR $\vee$ #IMM $\rightarrow$ CCR, EXR $\vee$ #IMM $\rightarrow$ EXR Logically ORs the CCR with immediate data.	
XORC	В	CCR $\oplus$ #IMM $\to$ CCR, EXR $\oplus$ #IMM $\to$ EXR Logically XORs the CCR with immediate data.	
NOP	_	$PC + 2 \rightarrow PC$ Only increments the program counter.	

code register size is one byte, but in transfer to memory, data

Note: \* Refers to the operand size.

B: Byte

W: Word



else next;

Transfers a data block. Starting from the address set in ER5, tr data for the number of bytes set in R4L or R4 to the address lo in ER6.

Execution of the next instruction begins as soon as the transfer completed.

#### 2.4.2 **Basic Instruction Formats**

H8/300H CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op field), a register field (r field), an effective address extension (EA field condition field (cc).

Figure 2.7 shows examples of instruction formats.

Operation Field

Register Field

- Indicates the function of the instruction, the addressing mode, and the operation to be out on the operand. The operation field always includes the first four bits of the instru Some instructions have two operation fields.

Specifies a general register. Address registers are specified by 3 bits, and data register bits or 4 bits. Some instructions have two register fields. Some have no register field.

address or displacement is treated as a 32-bit data in which the first 8 bits are 0 (H'00)

- Effective Address Extension
  - 8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement. A
  - Condition Field
- Specifies the branching condition of Bcc instructions.



(4) Operation field, effective address extension, and condition field					
	ор	СС	EA(disp)	BRA d:8	

**Figure 2.7 Instruction Formats** 



Rev. 4.00 Sep. 23, 2005 Pa

Arithmetic and logic instructions can use the register direct and immediate modes. Data t instructions can use all addressing modes except program-counter relative and memory in Bit manipulation instructions use register direct, register indirect, or the absolute address to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) immediate (3-bit) addressing mode to specify a bit number in the operand.

**Table 2.10 Addressing Modes** 

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:24,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@ @ aa:8

A 16-bit or 24-bit displacement contained in the instruction is added to an address regist specified by the register field of the instruction, and the lower 24 bits of the sum the add

memory operand. A 16-bit displacement is sign-extended when added.

# (4) Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ER

• Register indirect with post-increment—@ERn+

• Register indirect with pre-decrement—@-ERn

The register field of the instruction code specifies an address register (ERn) the lower of which contains the address of a memory operand. After the operand is accessed, 1 added to the address register contents (32 bits) and the sum is stored in the address retrievalue added is 1 for byte access, 2 for word access, or 4 for longword access. For

or longword access, the register value should be even.

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the reg in the instruction code, and the lower 24 bits of the result is the address of a memory. The result is also stored in the address register. The value subtracted is 1 for byte acc word access, or 4 for longword access. For the word or longword access, the register should be even.

## (5) Absolute Address—@aa:8, @aa:16, @aa:24

The instruction code contains the absolute address of a memory operand. The absolute a may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24)

For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can accentire address space.



The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some manipulation instructions contain 3-bit immediate data in the instruction code, specifying number. The TRAPA instruction contains 2-bit immediate data in its instruction code, sp. vector address.

#### **(7)** Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the BSR instruction. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch add PC value to which the displacement is added is the address of the first byte of the next in so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to +bytes (-16383 to +16384 words) from the branch instruction. The resulting value should

#### (8)Memory Indirect—@@aa:8

address range is 0 to 255 (H'0000 to H'00FF).

This mode can be used by the JMP and JSR instructions. The instruction code contains at absolute address specifying a memory operand. This memory operand contains a branch The memory operand is accessed by longword access. The first byte of the memory opera ignored, generating a 24-bit branch address. Figure 2.8 shows how to specify branch address. memory indirect mode. The upper bits of the absolute address are all assumed to be 0, so

Note that the first part of the address range is also the exception vector area.



even number.

# 2.5.2 Effective Address Calculation


Table 2.12 indicates how effective addresses are calculated in each addressing mode. In the upper 8 bits of the effective address are ignored in order to generate a 16-bit effective

**Table 2.12 Effective Address Calculation (1)** 

No	Addressing Mode and Instruction Format	Effective Address Calculation	Effective Address (E.
1	Register direct(Rn)  op rm rn		Operand is general register con
2	Register indirect(@ERn)  Op r	31 0 General register contents	23
3	Register indirect with displacement @ (d:16,ERn) or @ (d:24,ERn)  op r disp	31 O General register contents  31 O O O O O O O O O O O O O O O O O O O	23
4	Register indirect with post-increment or pre-decrement  •Register indirect with post-increment @ERn+  op r  •Register indirect with pre-decrement @-ERn  op r  op r	General register contents  1, 2, or 4  General register contents  1, 2, or 4  The value to be added or subtracted is 1 when the operand is byte size, 2 for word size, and 4 for longword size.	23

RENESAS

Rev. 4.00 Sep. 23, 2005 Pa



### Legend

r, rm,rn: Register field
op: Operation field
disp: Displacement
IMM: Immediate data
abs: Absolute address

Rev. 4.00 Sep. 23, 2005 Page 34 of 354

REJ09B0025-0400






Figure 2.9 On-Chip Memory Access Cycle

module.




Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)

Rev. 4.00 Sep. 23, 2005 Page 36 of 354

REJ09B0025-0400






Figure 2.11 CPU Operation States

RENESAS

Rev. 4.00 Sep. 23, 2005 Pa

# Figure 2.12 State Transitions

# 2.8 Usage Notes

# 2.8.1 Notes on Data Access to Empty Areas

The address space of this LSI includes empty areas in addition to the ROM, RAM, and or I/O registers areas available to the user. When data is transferred from CPU to empty area transferred data will be lost. This action may also cause the CPU to malfunction. When d transferred from an empty area to CPU, the contents of the data cannot be guaranteed.

### 2.8.2 EEPMOV Instruction

EEPMOV is a block-transfer instruction and transfers the byte size of data indicated by R which starts from the address indicated by R5, to the address indicated by R6. Set R4L are that the end address of the destination address (value of R6 + R4L) does not exceed H'FF value of R6 must not change from H'FFFF to H'0000 during execution).

## 2.8.3 Bit Manipulation Instruction

The BSET, BCLR, BNOT, BST, and BIST instructions read data from the specified addr byte units, manipulate the data of the target bit, and write data to the same address again units. Special care is required when using these instructions in cases where two registers assigned to the same address or when a bit is directly manipulated for a port, because this rewrite data of a bit other than the bit to be manipulated.

Rev. 4.00 Sep. 23, 2005 Page 38 of 354

REJ09B0025-0400

RENESAS

- 2. The CPU sets or resets the bit to be manipulated with the bit manipulation instructio
- 3. The written data is written again in byte units to the timer load register.

The timer is counting, so the value read is not necessarily the same as the value in the timer egister. As a result, bits other than the intended bit in the timer counter may be modified modified value may be written to the timer load register.




Figure 2.13 Example of Timer Configuration with Two Registers Allocated Same Address



PCR5	0	0	1	1	1	1	1	
PDR5	1	0	0	0	0	0	0	
BSET i	nstruction ex	recuted						

**BSET** #0, @PDR5

The BSET instruction is executed for port 5.

After executing BSET

	P57	P56	P55	P54	P53	P52	P51
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	0	1	0	0	0	0	0

Since P57 and P56 are input pins, the CPU reads the pin states (low-level and high-le

- Description on operation 1. When the BSET instruction is executed, first the CPU reads port 5.
- P55 to P50 are output pins, so the CPU reads the value in PDR5. In this example PDR

value of H'80, but the value read by the CPU is H'40. 2. Next, the CPU sets bit 0 of the read data to 1, changing the PDR5 data to H'41.

- 3. Finally, the CPU writes H'41 to PDR5, completing execution of BSET.

Rev. 4.00 Sep. 23, 2005 Page 40 of 354

input).

input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0
·							

• BSET instruction executed

#0, BSET @RAMO The BSET instruction is executed designating the work area (RAM0).

• After executing BSET

MOV.B MOV.B	@RAMO, ROL ROL, @PDR5		The wor	rk area (R	AM0) valu	e is writte	n to PDR5
	P57	P56	P55	P54	P53	P52	P51
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0



Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0

Output

Output

BCLR instruction executed

Input

Input

Input/output

**BCLR** #0, @PCR5

After executing RCI R

The BCLR instruction is executed for PCR5.

Output

Output

Output

And executing Belix									
	P57	P56	P55	P54	P53	P52	P51		
Input/output	Output	Output	Output	Output	Output	Output	Output		
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level		
PCR5	1	1	1	1	1	1	1		
PDR5	1	0	0	0	0	0	0		

- Description on operation 1. When the BCLR instruction is executed, first the CPU reads PCR5. Since PCR5 is a v
- register, the CPU reads a value of H'FF, even though the PCR5 value is actually H'3F
- 2. Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE.
- 3. Finally, H'FE is written to PCR5 and BCLR instruction execution ends. As a result of this operation, bit 0 in PCR5 becomes 0, making P50 an input port. How

bits 7 and 6 in PCR5 change to 1, so that P57 and P56 change from input pins to outp To prevent this problem, store a copy of the PCR5 data in a work area in memory and manipulate data of the bit in the work area, then write this data to PCR5.

Rev. 4.00 Sep. 23, 2005 Page 42 of 354 RENESAS

PDR5	1	0	0	0	0	0	0	
RAM0	0	0	1	1	1	1	1	
•								

BCLR instruction executed

BCLR #0, @RAMO The BCLR instructions executed for the PCR5 w (RAM0).

• After executing BCLR

MOV.B @RAM0, R0L MOV.B R0L, @PCR5

The work area (RAM0) value is written to PCR5

	P57	P56	P55	P54	P53	P52	P51
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1

Rev. 4.00 Sep. 23, 2005 Page 44 of 354

REJ09B0025-0400



generates a vector address corresponding to a vector number from 0 to 3, as specified in instruction code. Exception handling can be executed at all times in the program executing the executed at all times in the program executing the executed at all times in the program executing the executed at all times in the program executing the executed at all times in the program executing the execution of the execution

#### Interrupts

**Relative Module** 

Address break

RES pin

External interrupts other than NMI and internal interrupts other than address break are in the I bit in CCR, and kept masked while the I bit is set to 1. Exception handling starts we current instruction or exception handling ends, if an interrupt request has been issued.

# 3.1 Exception Sources and Vector Address

**Exception Sources** 

Break conditions satisfied

Table 3.1 shows the vector addresses and priority of each exception handling. When moone interrupt is requested, handling is performed from the interrupt with the highest priority of each exception handling.

0

12

Table 3.1 Exception Sources and Vector Address

Reset

Watchdog timer	110001	Ü	110000 to 110001
_	Reserved for system use	1 to 6	H'0002 to H'000D
External interrupt pin	NMI	7	H'000E to H'000F
CPU	Trap instruction (#0)	8	H'0010 to H'0011
	(#1)	9	H'0012 to H'0013
	(#2)	10	H'0014 to H'0015
	(#3)	11	H'0016 to H'0017

**Vector Number Vector Address** 

H'0000 to H'0001

H'0018 to H'0019

	Timer W input capture B /compare match B Timer W input capture C /compare match C Timer W input capture D /compare match D Timer W overflow
Timer V	Timer V compare match A Timer V compare match B Timer V overflow
SCI3	SCI3 receive data full SCI3 transmit data empty

/compare match A

	Timer V overflow					
SCI3	SCI3 receive data full SCI3 transmit data empty SCI3 transmit end SCI3 receive error	23	H'002E to H'002F			
A/D converter	A/D conversion end	25	H'0032 to H'0033			
SCI3_2	SCI3_2 receive data full SCI3_2 transmit data empty SCI3_2 transmit end	32	H'0040 to H'0041			

22

34

H'002C to H'002D

H'0044 to H'0045

SCI3\_3 receive error Notes: 1. A low-voltage detection interrupt is enabled only in the product with an on-chip on reset and low-voltage detection circuit.

SCI3\_3 transmit data empty SCI3\_3 transmit end

SCI3\_2 receive error

SCI3\_3 receive data full

2. The SCI3\_3 function is incorporated in the H8/36024.

SCI3\_3\*2

Rev. 4.00 Sep. 23, 2005 Page 46 of 354



## 5.2.1 Interrupt Euge Select Register 1 (IEGR1)

 $\overline{IEGR1}$  selects the direction of an edge that generates interrupt requests of pins and  $\overline{IRQ0}$  .

Bit	Bit Name	Value	R/W	Description
7	_	0	_	Reserved
				This bit is always read as 0.
6 to 4	_	All 1	_	Reserved
				These bits are always read as 1.
3	IEG3	0	R/W	IRQ3 Edge Select
				0: Falling edge of $\overline{\text{IRQ3}}$ pin input is detected
				1: Rising edge of IRQ3 pin input is detected
2, 1	_	All 0	_	Reserved
				These bits are always read as 0.
0	IEG0	0	R/W	IRQ0 Edge Select
				0: Falling edge of $\overline{\text{IRQ0}}$ pin input is detected
				1: Rising edge of IRQ0 pin input is detected

Rev. 4.00 Sep. 23, 2005 Pa

4	WPEG4	0	R/W	WKP4 Edge Select
				0: Falling edge of WKP4 pin input is detected
				1: Rising edge of $\overline{\text{WKP4}}$ pin input is detected
3	WPEG3	0	R/W	WKP3 Edge Select
				0: Falling edge of $\overline{\text{WKP3}}$ pin input is detected
				1: Rising edge of $\overline{\text{WKP3}}$ pin input is detected
2	WPEG2	0	R/W	WKP2 Edge Select
				0: Falling edge of WKP2 pin input is detected
				1: Rising edge of $\overline{\text{WKP2}}$ pin input is detected
1	WPEG1	0	R/W	WKP1Edge Select
				0: Falling edge of $\overline{WKP1}$ pin input is detected

WKP0 Edge Select

0: Falling edge of WKP5 (ADTRG) pin input is de1: Rising edge of WKP5 (ADTRG) pin input is de

1: Rising edge of WKP1 pin input is detected

0: Falling edge of WKP0 pin input is detected
1: Rising edge of WKP0 pin input is detected

R/W



REJ09B0025-0400

Rev. 4.00 Sep. 23, 2005 Page 48 of 354

0

WPEG0

0

				This bit is an enable bit, which is common to the $\overline{WKP5}$ to $\overline{WKP0}$ . When the bit is set to 1, interrequests are enabled.
4	_	1	_	Reserved
				This bit is always read as 1.
3	IEN3	0	R/W	IRQ3 Interrupt Enable
				When this bit is set to 1, interrupt requests of the are enabled.
2, 1	_	All 0	_	Reserved
				These bits are always read as 0.
0	IEN0	0	R/W	IRQ0 Interrupt Enable
				When this bit is set to 1, interrupt requests of the are enabled.

Wakeup Interrupt Enable

R/W

5

**IENWP** 

instruction has been executed.

0

When disabling interrupts by clearing bits in an interrupt enable register, or when clearing an interrupt flag register, always do so while interrupts are masked (I = 1). If the above operations are performed while I = 0, and as a result a conflict arises between the clear i and an interrupt request, exception handling for the interrupt will be executed after the c

Rev. 4.00 Sep. 23, 2005 Pa

				When IRRDT is cleared by writing 0
6	_	0	_	Reserved
				This bit is always read as 0.
5, 4		All 1		Reserved
				These bits are always read as 1.
3	IRRI3	0	R/W	IRQ3 Interrupt Request Flag
				[Setting condition]
				When IRQ3 pin is designated for interrupt input a designated signal edge is detected.
				[Clearing condition]
				When IRRI3 is cleared by writing 0
2, 1	_	All 0		Reserved
				These bits are always read as 0.
0	IRRI0	0	R/W	IRQ0 Interrupt Request Flag
				[Setting condition]
				When IRQ0 pin is designated for interrupt input a designated signal edge is detected.
				[Clearing condition]

REJ09B0025-0400

Rev. 4.00 Sep. 23, 2005 Page 50 of 354

RENESAS

When IRRI0 is cleared by writing 0

				When $\overline{\text{WKP4}}$ pin is designated for interrupt input designated signal edge is detected.
				[Clearing condition]
				When IWPF4 is cleared by writing 0.
3	IWPF3	0	R/W	WKP3 Interrupt Request Flag
				[Setting condition]
				When $\overline{\text{WKP3}}$ pin is designated for interrupt input designated signal edge is detected.
				[Clearing condition]
				When IWPF3 is cleared by writing 0.
2	IWPF2	0	R/W	WKP2 Interrupt Request Flag
				[Setting condition]
				When $\overline{\text{WKP2}}$ pin is designated for interrupt input designated signal edge is detected.
				[Clearing condition]
				When IWPF2 is cleared by writing 0.
1	IWPF1	0	R/W	WKP1 Interrupt Request Flag
				[Setting condition]
				When WKP1 pin is designated for interrupt input designated signal edge is detected.
				[Clearing condition]
				When IWPF1 is cleared by writing 0.

4

IWPF4

0

R/W



Rev. 4.00 Sep. 23, 2005 Pa

REJ09

[Clearing condition]

[Setting condition]

When IWPF5 is cleared by writing 0.

WKP4 Interrupt Request Flag

the CPU and the registers of the on-chip peripheral modules are initialized by the reset. T that this LSI is reset at power-up, hold the RES pin low until the clock pulse generator ou stabilizes. To reset the chip during operation, hold the RES pin low for at least 10 system cycles. When the RES pin goes high after being held low for the necessary time, this LSI reset exception handling. The reset exception handling sequence is shown in figure 3.1.

When the  $\overline{RES}$  pin goes low, all processing halts and this LSI enters the reset. The internal

The reset exception handling sequence is as follows. However, for the reset exception has sequence of the product with on-chip power-on reset circuit, refer to section 15, Power-O and Low-Voltage Detection Circuits (Optional).

- 1. Set the I bit in the condition code register (CCR) to 1.
- 2. The CPU generates a reset exception handling vector address (from H'0000 to H'0001 data in that address is sent to the program counter (PC) as the start address, and progr execution starts from that address.

RENESAS

#### (2) IRO3 to IRO0 Interrupts

IRQ3 to IRQ0 interrupts are requested by input signals to pins  $\overline{\text{IRQ3}}$  to  $\overline{\text{IRQ0}}$ . These for interrupts are given different vector addresses, and are detected individually by either rissensing or falling edge sensing, depending on the settings of bits IEG3 to IEG0 in IEGR

When pins  $\overline{1RQ3}$  to  $\overline{1RQ0}$  are designated for interrupt input in PMR1 and the designated edge is input, the corresponding bit in IRR1 is set to 1, requesting the CPU of an interru IRQ3 to IRQ0 interrupt is accepted, the I bit is set to 1 in CCR. These interrupts can be setting bits IEN3 to IEN0 in IENR1.

#### (3) WKP5 to WKP0 Interrupts

WKP5 to WKP0 interrupts are requested by input signals to pins  $\overline{\text{WKP}}$ 5 to  $\overline{\text{WKP}}$ 0. These interrupts have the same vector addresses, and are detected individually by either rising sensing or falling edge sensing, depending on the settings of bits WPEG5 to WPEG0 in

When pins  $\overline{WKP5}$  to  $\overline{WKP0}$  are designated for interrupt input in PMR5 and the designal edge is input, the corresponding bit in IWPR is set to 1, requesting the CPU of an interrupt interrupts can be masked by setting bit IENWP in IENR1.



Rev. 4.00 Sep. 23, 2005 Pa




Figure 3.1 Reset Sequence

### 3.4.2 Internal Interrupts

Each on-chip peripheral module has a flag to show the interrupt request status and the enemable or disable the interrupt. For direct transfer interrupt requests generated by execution SLEEP instruction, this function is included in IRR1 and IENR1.

When an on-chip peripheral module requests an interrupt, the corresponding interrupt red status flag is set to 1, requesting the CPU of an interrupt. When this interrupt is accepted, is set to 1 in CCR. These interrupts can be masked by writing 0 to clear the corresponding bit.



- 3. The CPU accepts the NMI or address break without depending on the I bit value. Ot interrupt requests are accepted, if the I bit is cleared to 0 in CCR; if the I bit is set to interrupt request is held pending.
- 4. If the CPU accepts the interrupt after processing of the current instruction is complete interrupt exception handling will begin. First, both PC and CCR are pushed onto the state of the stack at this time is shown in figure 3.2. The PC value pushed onto the st address of the first instruction to be executed upon return from interrupt handling.
- 5. Then, the I bit of CCR is set to 1, masking further interrupts excluding the NMI and break. Upon return from interrupt handling, the values of I bit and other bits in CCR restored and returned to the values prior to the start of interrupt exception handling.
- 6. Next, the CPU generates the vector address corresponding to the accepted interrupt transfers the address to PC as a start address of the interrupt handling-routine. Then starts executing from the address indicated in PC.

Figure 3.3 shows a typical interrupt sequence where the program area is in the on-chip I the stack area is in the on-chip RAM.

Legend:

PCH: Upper 8 bits of program counter (PC) PCL: Lower 8 bits of program counter (PC)

CCR: Condition code register

SP: Stack pointer

Notes: 1. PC shows the address of the first instruction to be executed upon return from the interrupt handling routine.

- Register contents must always be saved and restored by word length, starting from an even-numbered address.
- 3. Ignored when returning from the interrupt handling routine.

Figure 3.2 Stack Status after Exception Handling

## 3.4.4 Interrupt Response Time

Table 3.2 shows the number of wait states after an interrupt request flag is set until the fin instruction of the interrupt handling-routine is executed.

**Table 3.2** Interrupt Wait States

Item	States	Total
Waiting time for completion of executing instruction*	1 to 23	15 to 37
Saving of PC and CCR to stack	4	
Vector fetch	2	
Instruction fetch	4	
Internal processing	4	

Note: \* Not including EEPMOV instruction.

Rev. 4.00 Sep. 23, 2005 Page 56 of 354






Figure 3.3 Interrupt Sequence

RENESAS

Rev. 4.00 Sep. 23, 2005 Pa

#### 3.5.2 Notes on Stack Area Use

When word data is accessed, the least significant bit of the address is regarded as 0. Accestack always takes place in word size, so the stack pointer (SP: R7) should never indicate address. Use PUSH Rn (MOV.W Rn, @-SP) or POP Rn (MOV.W @SP+, Rn) to save or register values.

# 3.5.3 Notes on Rewriting Port Mode Registers

When a port mode register is rewritten to switch the functions of external interrupt pins,  $\overline{I}$   $\overline{I}$ 

Figure 3.4 shows a port mode register setting and interrupt request flag clearing procedure

When switching a pin function, mask the interrupt before setting the bit in the port mode After accessing the port mode register, execute at least one instruction (e.g., NOP), then continuous flag from 1 to 0.




Figure 3.4 Port Mode Register Setting and Interrupt Request Flag Clearing Pro

RENESAS




Figure 4.1 Block Diagram of Address Break

# 4.1 Register Descriptions

Address break has the following registers.

- Address break control register (ABRKCR)
- Address break status register (ABRKSR)
- Break address register (BARH, BARL)



Rev. 4.00 Sep. 23, 2005 Pa

6	CSEL1	0	R/W	Condition Select 1 and 0
5	CSEL0	0	R/W	These bits set address break conditions.
				00: Instruction execution cycle
				01: CPU data read cycle
				10: CPU data write cycle
				11: CPU data read/write cycle
4	ACMP2	0	R/W	Address Compare Condition Select 2 to 0
3	ACMP1	0	R/W	These bits comparison condition between the ad
2	ACMP0	0	R/W	in BAR and the internal address bus.
				000: Compares 16-bit addresses
				001: Compares upper 12-bit addresses
				010: Compares upper 8-bit addresses
				011: Compares upper 4-bit addresses
				1XX: Reserved (setting prohibited)
1	DCMP1	0	R/W	Data Compare Condition Select 1 and 0
0	DCMP0	0	R/W	These bits set the comparison condition between set in BDR and the internal data bus.
				00: No data comparison
				01: Compares lower 8-bit data between BDRL a bus
				10: Compares upper 8-bit data between BDRH a

bus

11: Compares 16-bit data between BDR and dat

masked.

Legend: X: Don't care.

Rev. 4.00 Sep. 23, 2005 Page 60 of 354

6

RENESAS



I/O regis bus widt	ter with 16-bit data h	Upper 8 bits	Lower 8 bits	_	_
4.1.2	Address Break Sta	stua Dociator (A	DDIZCD)		

Upper 8 bits

Lower 8 bits

Upper 8 bits

Upper 8 bits

Upper 8 bits

Rev. 4.00 Sep. 23, 2005 Pa

REJ09

Uppe

Uppe

I/O register with 8-bit data bus Upper 8 bits

RAM space

width

ABRKSR consists of the address break interrupt flag and the address break interrupt ena

Bit	Bit Name	Initial Value	R/W	Description
7	ABIF	0	R/W	Address Break Interrupt Flag
				[Setting condition]
				When the condition set in ABRKCR is satisfied
				[Clearing condition]
				When 0 is written after ABIF=1 is read
6	ABIE	0	R/W	Address Break Interrupt Enable
				When this bit is 1, an address break interrupt re enabled.
5 to 0	_	All 1		Reserved
				These bits are always read as 1.

even and odd addresses in the data transmission. Therefore, comparison data must be set BDRH for byte access. For word access, the data bus used depends on the address. See \$4.1.1, Address Break Control Register (ABRKCR), for details. The initial value of this reundefined.

# 4.2 Operation

When the ABIF and ABIE bits in ABRKSR are set to 1, the address break function gener interrupt request to the CPU. The ABIF bit in ABRKSR is set to 1 by the combination of address set in BAR, the data set in BDR, and the conditions set in ABRKCR. When the request is accepted, interrupt exception handling starts after the instruction being execute The address break interrupt is not masked because of the I bit in CCR of the CPU.

Rev. 4.00 Sep. 23, 2005 Page 62 of 354






Figure 4.2 Address Break Interrupt Operation Example (1)




Figure 4.2 Address Break Interrupt Operation Example (2)



Rev. 4.00 Sep. 23, 2005 Pa

Rev. 4.00 Sep. 23, 2005 Page 64 of 354






Figure 5.1 Block Diagram of Clock Pulse Generators

The basic clock signals that drive the CPU and on-chip peripheral modules are system c The system clock is divided into  $\phi/8192$  to  $\phi/2$  by prescaler S and they are supplied to reperipheral modules.

# 5.1 System Clock Generator

Clock pulses can be supplied to the system clock divider either by connecting a crystal or resonator, or by providing external clock input. Figure 5.2 shows a block diagram of the clock generator.




Figure 5.2 Block Diagram of System Clock Generator

RENESAS

# Figure 5.3 Typical Connection to Crystal Resonator




Figure 5.4 Equivalent Circuit of Crystal Resonator

**Table 5.1** Crystal Resonator Parameters

Frequency (MHz)	2	4	8	10	16	20
R <sub>s</sub> (max)	500 Ω	120 Ω	20 Ω	60 Ω	50 Ω	40 Ω
C <sub>o</sub> (max)	7 pF	7 pF	7 pF	7 pF	7 pF	7 pF

# **5.1.2** Connecting Ceramic Resonator

Figure 5.5 shows a typical method of connecting a ceramic resonator.




Figure 5.5 Typical Connection to Ceramic Resonator

Rev. 4.00 Sep. 23, 2005 Page 66 of 354



### Figure 5.6 Example of External Clock Input

## 5.2 Prescalers

#### 5.2.1 Prescaler S

Prescaler S is a 13-bit counter using the system clock ( $\phi$ ) as its input clock. It is increme per clock period. Prescaler S is initialized to H'0000 by a reset, and starts counting on exthe reset state. In standby mode and subsleep mode, the system clock pulse generator storms Prescaler S also stops and is initialized to H'0000. The CPU cannot read or write prescaler

The output from prescaler S is shared by the on-chip peripheral modules. The divider raset separately for each on-chip peripheral function. In active mode and sleep mode, the to prescaler S is determined by the division factor designated by MA2 to MA0 in SYSC.

# 5.3 Usage Notes

### 5.3.1 Note on Resonators

Resonator characteristics are closely related to board design and should be carefully eva the user, referring to the examples shown in this section. Resonator circuit constants will depending on the resonator element, stray capacitance in its interconnecting circuit, and factors. Suitable constants should be determined in consultation with the resonator elem manufacturer. Design the circuit so that the resonator element never receives voltages ex its maximum rating.






Figure 5.7 Example of Incorrect Board Design

The CPU halts. On-chip peripheral modules are operable on the system clock.

- Standby mode
  - The CPU and all on-chip peripheral modules halt.
- Subsleep mode
  - The CPU and all on-chip peripheral modules halt. I/O ports keep the same states as be transition.

    Module standby mode
- Module standby mode
   Independent of the above modes, power consumption can be reduced by halting on-operipheral modules that are not used in module units.

# **6.1** Register Descriptions

The registers related to power-down modes are listed below.

- System control register 1 (SYSCR1)
- System control register 2 (SYSCR2)
  - Module standby control register 1 (MSTCR1)
- Module standby control register 2 (MSTCR2)

				For details, see table 6.2.
6	STS2	0	R/W	Standby Timer Select 2 to 0
5	STS1	0	R/W	These bits designate the time the CPU and peri modules wait for stable clock operation after exi
4	STS0	0	R/W	standby mode, to active mode or sleep mode du interrupt. The designation should be made account the clock frequency so that the waiting time is a ms. The relationship between the specified valunumber of wait states is shown in table 6.1. Whe external clock is to be used, the minimum value STS1 = STS0 =1) is recommended.
3 to 0	_	All 0	_	Reserved
				These bits are always read as 0.

1. a transition is made to standby mode.

**Operating Frequency** 

**Table 6.1** Operating Frequency and Waiting Time

16 states

						-	_	•	-	
STS2	STS1	STS0	Waiting Time	20 MHz	16 MHz	10 MHz	8 MHz	4 MHz	2 MHz	1 MH
0	0	0	8,192 states	0.4	0.5	0.8	1.0	2.0	4.1	8.1
		1	16,384 states	0.8	1.0	1.6	2.0	4.1	8.2	16.4
	1	0	32,768 states	1.6	2.0	3.3	4.1	8.2	16.4	32.8
		1	65,536 states	3.3	4.1	6.6	8.2	16.4	32.8	65.5
1	0	0	131,072 states	6.6	8.2	13.1	16.4	32.8	65.5	131.1
		1	1,024 states	0.05	0.06	0.10	0.13	0.26	0.51	1.02
	1	0	128 states	0.00	0.00	0.01	0.02	0.03	0.06	0.13

Note: Time unit is ms.

**Bit Name** 

Rev. 4.00 Sep. 23, 2005 Page 70 of 354

0.00

RENESAS

0.00

0.00

0.00

0.00

0.01

0.02

5	DTON	0	R/W	Direct Transfer on Flag
				This bit selects the mode to transit after the exe a SLEEP instruction, as well as bit SSBY of SY
				For details, see table 6.2.
4	MA2	0	R/W	Active Mode Clock Select 2 to 0
3	MA1	0	R/W	These bits select the operating clock frequency
2	MA0	0	R/W	and sleep modes. The operating clock frequency changes to the set frequency after the SLEEP i is executed.
				0ΧΧ: φ <sub>osc</sub>
				100: $\phi_{ m osc}/8$
				101: $\phi_{ m osc}/16$
				110: $\phi_{ m osc}/32$
				111: $\phi_{\rm osc}/64$

Reserved

These bits are always read as 0.

This bit is always read as 0.

Legend: X : Don't care.

All 0

1, 0

MSTAD	0	R/W	A/D Converter Module Standby
			A/D converter enters standby mode when this bi 1.
MSTWD	0	R/W	Watchdog Timer Module Standby
			Watchdog timer enters standby mode when this to 1. When the internal oscillator is selected for the watchdog timer clock, the watchdog timer operating regardless of the setting of this bit.
MSTTW	0	R/W	Timer W Module Standby
			Timer W enters standby mode when this bit is se
MSTTV	0	R/W	Timer V Module Standby
			Timer V enters standby mode when this bit is se
_	0		Reserved
			This bit is always read as 0.

# 6.1.4 Module Standby Control Register 2 (MSTCR2)

4

3

Bit

6 to 0

7

MSTCR2 allows the on-chip peripheral modules to enter a standby state in module units.

R/W

R/W

Initial

Value

All 0

Rev. 4.00 Sep. 23, 2005 Page 72 of 354

**Bit Name** 

MSTS3\_2

0.


RENESAS

Description

Reserved

SCI3\_2 Module Standby

SCI3\_2 enters standby mode when this bit is set



Notes: 1. To make a transition to another mode by an interrupt, make sure interrupt handling is after the in is accepted.

Details on the mode transition conditions are given in table 6.2.

Figure 6.1 Mode Transition Diagram



Rev. 4.00 Sep. 23, 2005 Pa

initial values. To use these functions after entering active mode, reset the regis

Sleep Mode

Subsleep Mode

Standby Mode

**Table 6.3** Internal State in Each Operating Mode

Active Mode

		Addive mode	Olcep Mode	oubsicep Mode	Otaliaby Mode
System clock oscillator		Functioning	Functioning	Halted	Halted
CPU	Instructions	Functioning	Halted	Halted	Halted
operations	Registers	Functioning	Retained	Retained	Retained
RAM		Functioning	Retained	Retained	Retained
IO ports		Functioning	Retained	Retained	Register content retained, but out high-impedance
External	IRQ3, IRQ0	Functioning	Functioning	Functioning	Functioning
interrupts	WKP5 to WKP0	Functioning	Functioning	Functioning	Functioning
Peripheral	Timer V	Functioning	Functioning	Reset	Reset
functions	Timer W	Functioning	Functioning	Retained	Retained (if inte \$\phi\$ is selected as clock, the count incremented by subclock)
	Watchdog timer	Functioning	Functioning	Retained	Retained (functi internal oscillato selected as a co
	SCI3	Functioning	Functioning	Reset	Reset
	A/D converter	Functioning	Functioning	Reset	Reset



**Function** 

#### 0.2.2 Standby Mode

In standby mode, the clock pulse generator stops, so the CPU and on-chip peripheral module functioning. However, as long as the rated voltage is supplied, the contents of CPU reging chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM convilled by the retained as long as the voltage set by the RAM data retention voltage is provided ports go to the high-impedance state.

Standby mode is cleared by an interrupt. When an interrupt is requested, the system cloa

generator starts. After the time set in bits STS2–STS0 in SYSCR1 has elapsed, and interexception handling starts. Standby mode is not cleared if the I bit of CCR is set to 1 or trequested interrupt is disabled in the interrupt enable register.

When the  $\overline{RES}$  pin goes low, the system clock pulse generator starts. Since system clock are supplied to the entire chip as soon as the system clock pulse generator starts function  $\overline{RES}$  pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the  $\overline{RES}$  pin is driven his

# 6.2.3 Subsleep Mode

In subsleep mode, the system clock oscillator is halted, and operation of the CPU and or peripheral modules is halted. As long as a required voltage is applied, the contents of Cl registers, the on-chip RAM, and some registers of the on-chip peripheral modules are reports keep the same states as before the transition.

Subsleep mode is cleared by an interrupt. When an interrupt is requested, the system cleared oscillator starts to oscillate. Subsleep mode is cleared and an interrupt exception handling when the time set in bits STS2 to STS0 in SYSCR1 elapses. Subsleep mode is not cleared bit of CCR is 1 or the interrupt is disabled in the interrupt enable bit.



executing a SLEEP instruction while the DTON bit in STSCR2 is set to 1. The direct training also enables operating frequency modification in active mode. After the mode transition, transition interrupt exception handling starts.

If the direct transition interrupt is disabled in interrupt enable register 1, a transition is ma instead to sleep mode. Note that if a direct transition is attempted while the I bit in CCR i sleep mode will be entered, and the resulting mode cannot be cleared by means of an inte

#### 6.5 **Module Standby Function**

The module-standby function can be set to any peripheral module. In module standby mo clock supply to modules stops to enter the power-down mode. Module standby mode ena on-chip peripheral module to enter the standby state by setting a bit that corresponds to each module in MSTCR1 and MSTCR2 to 1 and cancels the mode by clearing the bit to 0.

Rev. 4.00 Sep. 23, 2005 Page 76 of 354 REJ09B0025-0400



- The flash memory can be reprogrammed up to 1,000 times.
- On-board programming
  - On-board programming/erasing can be done in boot mode, in which the boot pro into the chip is started to erase or program of the entire flash memory. In normal program mode, individual blocks can be erased or programmed.
- Automatic bit rate adjustment
  - For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to the transfer bit rate of the host.
  - Programming/erasing protection
    - Sets software protection against flash memory programming/erasing.



1kbyte					1
	H'0380	H'0381	H'0382		H'03FF
	H'0400	H'0401	H'0402	← Programming unit: 128 bytes →	H'047F
Erase unit	H'0480	H'0481	H'0481		H'04FF
1kbyte					
		1			1
	H'0780	H'0781	H'0782		H'07FF
	H'0800	H'0801	H'0802	← Programming unit: 128 bytes →	H'087F
Erase unit	H'0880	H'0881	H'0882		H'08FF
1kbyte		!	i I I		
	H'0B80	H'0B81	H'0B82		H'0BFF
	H'0C00	H'0C01	H'0C02	← Programming unit: 128 bytes →	H'0C7F
Erase unit	H'0C80	H'0C81	H'0C82		H'0CFF
1kbyte		,   	! !		1
	H'0F80	H'0F81	H'0F82		H'0FFF
	H'1000	H'1001	H'1002	← Programming unit: 128 bytes →	H'107F
Erase unit	H'1080	H'1081	H'1082		H'10FF
28 kbytes		!	! !		i !
		!	, i		 
			]		1 1 1
l	H'7F80	H'7F81	H'7F82		H'7FFF

Figure 7.1 Flash Memory Block Configuration

FLMCR1 is a register that makes the flash memory change to program mode, program-mode, erase mode, or erase-verify mode. For details on register setting, refer to section Memory Programming/Erasing.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	0	_	Reserved
				This bit is always read as 0.
6	SWE	0	R/W	Software Write Enable
				When this bit is set to 1, flash memory programming/erasing is enabled. When this bit to 0, other FLMCR1 register bits and all EBR1 lbe set.
5	ESU	0	R/W	Erase Setup
				When this bit is set to 1, the flash memory char erase setup state. When it is cleared to 0, the e state is cancelled. Set this bit to 1 before setting to 1 in FLMCR1.
4	PSU	0	R/W	Program Setup
				When this bit is set to 1, the flash memory char program setup state. When it is cleared to 0, th setup state is cancelled. Set this bit to 1 before P bit in FLMCR1.
3	EV	0	R/W	Erase-Verify
				When this bit is set to 1, the flash memory char erase-verify mode. When it is cleared to 0, eras



mode is cancelled.

When this bit is set to 1, and while the SWE = 1 = 1 bits are 1, the flash memory changes to progmode. When it is cleared to 0, program mode is

# 7.2.2 Flash Memory Control Register 2 (FLMCR2)

FLMCR2 is a register that displays the state of flash memory programming/erasing. FLM read-only register, and should not be written to.

cancelled.

Bit	Bit Name	Initial Value	R/W	Description
7	FLER	0	R	Flash Memory Error
				Indicates that an error has occurred during an or on flash memory (programming or erasing). Whe is set to 1, flash memory goes to the error-protect state.
				See 7.5.3, Error Protection, for details.
6 to 0	_	All 0	_	Reserved
				These bits are always read as 0.

3	EB3	0	R/W	When this bit is set to 1, 1 kbyte of H'0C00 to H be erased.
2	EB2	0	R/W	When this bit is set to 1, 1 kbyte of H'0800 to H be erased.
1	EB1	0	R/W	When this bit is set to 1, 1 kbyte of H'0400 to H be erased.
0	EB0	0	R/W	When this bit is set to 1, 1 kbyte of H'0000 to H be erased.
7.2.4	Flash Me	mory Ena	ble Regi	ster (FENR)

will be erased.

Bit 7 (FLSHE) in FENR enables or disables the CPU access to the flash memory contro FLMCR1, FLMCR2, and EBR1.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	FLSHE	0	R/W	Flash Memory Control Register Enable
				Flash memory control registers can be accessed this bit is set to 1. Flash memory control register be accessed when this bit is set to 0.
6 to 0	_	All 0	_	Reserved

Rev. 4.00 Sep. 23, 2005 Pa

REJ09

These bits are always read as 0.

when this bit is set to 1, 28 kbytes of 1 1000 to

This can be used for programming initial values in the on-board state or for a forcible retriprogramming/erasing can no longer be done in user program mode. In user program mod individual blocks can be erased and programmed by branching to the user program/erase program prepared by the user.

**Table 7.1 Setting Programming Modes** 

TEST	NMI	E10T_0	PB0	PB1	PB2	LSI State after Reset End
0	1	Х	Χ	Х	Х	User Mode
0	0	1	Χ	Х	Х	Boot Mode

Legend: X: Don't care.

## 7.3.1 Boot Mode

Table 7.2 shows the boot mode operations between reset end and branching to the program control program.

- 1. When boot mode is used, the flash memory programming control program must be pr the host beforehand. Prepare a programming control program in accordance with the description in section 7.4, Flash Memory Programming/Erasing.
- 2. SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit da bit, and no parity.

states before the chip is ready to measure the low-level period.

3. When the boot program is initiated, the chip measures the low-level period of asynchr SCI communication data (H'00) transmitted continuously from the host. The chip there calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to me of the host. The reset should end with the RxD pin high. The RxD and TxD pins should be pulled up on the board if necessary. After the reset is complete, it takes approximately


Rev. 4.00 Sep. 23, 2005 Page 82 of 354



- 6. Before branching to the programming control program, the chip terminates transfer of by SCI3 (by clearing the RE and TE bits in SCR3 to 0), however the adjusted bit rate remains set in BRR. Therefore, the programming control program can still use it for
  - write data or verify data with the host. The TxD pin is high (PCR22 = 1, P22 = 1). T contents of the CPU general registers are undefined immediately after branching to t programming control program. These registers must be initialized at the beginning o programming control program, as the stack pointer (SP), in particular, is used implic
    - 7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, wa least 20 states, and then setting the  $\overline{\text{NMI}}$  pin. Boot mode is also cleared when a WD7 occurs.
      - Do not change the TEST pin and NMI pin input levels in boot mode.

subroutine calls, etc.

Rev. 4.00 Sep. 23, 2005 Pa



Rev. 4.00 Sep. 23, 2005 Page 84 of 354

REJ09B0025-0400

RENESAS

7.5.2 Trogramming/Erasing in eser trogram would

On-board programming/erasing of an individual flash memory block can also be perforn program mode by branching to a user program/erase control program. The user must set conditions and provide on-board means of supplying programming data. The flash mem contain the user program/erase control program or a program that provides the user programforour program from external memory. As the flash memory itself cannot be read during programming/erasing, transfer the user program/erase control program to on-chip RAM mode. Figure 7.2 shows a sample procedure for programming/erasing in user program in Prepare a user program/erase control program in accordance with the description in sect Flash Memory Programming/Erasing.




Figure 7.2 Programming/Erasing Flowchart Example in User Program Mo



Rev. 4.00 Sep. 23, 2005 Pa

, 2005 Pa REJ09

### 7.4.1 Program/Program-Verify

in figure 7.3 should be followed. Performing programming operations according to this fi will enable data or programs to be written to the flash memory without subjecting the chi voltage stress or sacrificing program data reliability.

When writing data or programs to the flash memory, the program/program-verify flowch

- 1. Programming must be done to an empty address. Do not reprogram an address to whi programming has already been performed.
- 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer mus performed even if writing fewer than 128 bytes. In this case, H'FF data must be writte extra addresses.
- 3. Prepare the following data storage areas in RAM: A 128-byte programming data area byte reprogramming data area, and a 128-byte additional-programming data area. Per reprogramming data computation according to table 7.4, and additional programming computation according to table 7.5.
- additional-programming data area to the flash memory. The program address and 128 data are latched in the flash memory. The lower 8 bits of the start address in the flash destination area must be H'00 or H'80.

4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data as

- 5. The time during which the P bit is set to 1 is the programming time. Table 7.6 shows allowable programming times.
- The watchdog timer (WDT) is set to prevent overprogramming due to program runaw An overflow cycle of approximately 6.6 ms is allowed.
- For a dummy write to a verify address, write 1-byte data H'FF to an address whose lebits are B'00. Verify data can be read in words or in longwords from the address to wdummy write was performed.

RENESAS




Figure 7.3 Program/Program-Verify Flowchart

RENESAS

Rev. 4.00 Sep. 23, 2005 Pa

Reprogram Data	Verify Data	Data	Comments
0	0	0	Additional-program I
0	1	1	No additional progra
1	0	1	No additional progra
1	1	1	No additional progra

**Programming Time** 

# **Programming** (Number of Writes) Time

**Table 7.6** 

followed.

30	10	
200	_	
vn in μs.		
	200	200 —

When erasing flash memory, the erase/erase-verify flowchart shown in figure 7.4 should

In Additional

**Programming** 

Comments

7.4.2 Erase/Erase-Verify

1. Prewriting (setting erase block data to all 0s) is not necessary. 2. Erasing is performed in block units. Make only a single-bit specification in the erase l

- register (EBR1). To erase multiple blocks, each block must be erased in turn.
- 3. The time during which the E bit is set to 1 is the flash memory erase time.
- 4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc.

overflow cycle of approximately 19.8 ms is allowed.

Rev. 4.00 Sep. 23, 2005 Page 88 of 354 REJ09B0025-0400

RENESAS

- - 1. Interrupt during programming/erasing may cause a violation of the programming or algorithm, with the result that normal operation cannot be assured.
  - 2. If interrupt exception handling starts before the vector address is written or during
  - programming/erasing, a correct vector cannot be fetched and the CPU malfunctions. 3. If an interrupt occurs during boot program execution, normal boot mode sequence ca carried out.




Figure 7.4 Erase/Erase-Verify Flowchart

Rev. 4.00 Sep. 23, 2005 Page 90 of 354

REJ09B0025-0400



unless the  $\overline{RES}$  pin is held low until oscillation stabilizes after powering on. In the case during operation, hold the  $\overline{RES}$  pin low for the  $\overline{RES}$  pulse width specified in the AC Characteristics section.

### 7.5.2 Software Protection

Software protection can be implemented against programming/erasing of all flash memory by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the in FLMCR1 does not cause a transition to program mode or erase mode. By setting the register 1 (EBR1), erase protection can be set for individual blocks. When EBR1 is set the erase protection is set for all blocks.

### 7.5.3 Error Protection

programming/erasing, or operation is not performed in accordance with the program/era algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

In error protection, an error is detected when CPU runaway occurs during flash memory

When the following errors are detected during programming/erasing of flash memory, the bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory of the relevant address area is read during programming/era
   (including vector read and instruction fetch)
   Immediately after exception handling excluding a reset during programming/erasing
- Immediately after exception handling excluding a reset during programming/erasing
- When a SLEEP instruction is executed during programming/erasing



Rev. 4.00 Sep. 23, 2005 Page 92 of 354

REJ09B0025-0400



H8/36022, H8/36012	512 bytes	H'FD80 to H'FF7
H8/36011	512 bytes	H'FD80 to H'FF7
H8/36010	512 bytes	H'FD80 to H'FF7

Note: \* When the E7 or E8 is used, area H'F780 to H'FB7F must not be accessed.



Rev. 4.00 Sep. 23, 2005 Page 94 of 354

REJ09B0025-0400



Tunctions in each port, see Appendix B.1, I/O Port Block Diagrams. For the execution o manipulation instructions to the port control register and port data register, see section 2 Manipulation Instruction.

### 9.1 Port 1

Port 1 is a general I/O port also functioning as IRQ interrupt input pins, timer V input pi SCI3 I/O pin. Figure 9.1 shows its pin configuration.




Figure 9.1 Port 1 Pin Configuration

Port 1 has the following registers.

- Port mode register 1 (PMR1)
- Port control register 1 (PCR1)
- Port data register 1 (PDR1)
- Port pull-up control register 1 (PUCR1)



Rev. 4.00 Sep. 23, 2005 Pa

				These bits are always read as 0.
4	IRQ0	0	R/W	P14/IRQ0 Pin Function Switch
				This bit selects whether pin P14/IRQ0 is used a as IRQ0.
				0: General I/O port
				1: IRQ0 input pin
3	TXD2	0	R/W	P72/TXD_2 Pin Function Switch
				This bit selects whether pin P72/TXD_2 is used as TXD_2.
				0: General I/O port
				1: TXD_2 output pin
2	_	0	R/W	Reserved
				This bit must always be cleared to 0 (setting to disabled).
1	TXD	0	R/W	P22/TXD Pin Function Switch
				This bit selects whether pin P22/TXD is used as as TXD.
				0: General I/O port
				1: TXD output pin
0	_	0	_	Reserved
				This bit is always read as 0.

All 0

1. InQo/ I nGV Iliput pili

Reserved

Rev. 4.00 Sep. 23, 2005 Page 96 of 354 REJ09B0025-0400



_	_	
PCR12	0	W
PCR11	0	W
PCR10	0	W

### **Port Data Register 1 (PDR1)** 9.1.3

PDR1 is a general I/O port data register of port 1.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	P17	0	R/W	PDR1 stores output data for port 1 pins.
6	P16	0	R/W	If PDR1 is read while PCR1 bits are set to 1, th
5	P15	0	R/W	stored in PDR1 are read. If PDR1 is read while are cleared to 0, the pin states are read regardless.
4	P14	0	R/W	value stored in PDR1.
3	_	1		Bit 3 is a reserved bit. This bit is always read as
2	P12	0	R/W	
1	P11	0	R/W	
0	P10	0	R/W	

_	1	_
PUCR12	0	R/W
PUCR11	0	R/W
PUCR10	0	R/W

#### 9.1.5 **Pin Functions**

The correspondence between the register specification and the port functions is shown be

# • P17/IRQ3/TRGV pin

Register	PMR1	PCR1	
Bit Name	IRQ3	PCR17	Pin Function
Setting value	e 0	0	P17 input pin
		1	P17 output pin
	1	Х	ĪRQ3 input/TRGV input pin
Legend X: [	Don't care.		

# • P16 pin

Register	PCR1	
Bit Name	PCR16	Pin Function
Setting value	0	P16 input pin
	1	P16 output pin
	1	P16 output pin

Rev. 4.00 Sep. 23, 2005 Page 98 of 354

RENESAS

_						
	1	Χ	Ī	RQ0 input p	oin	
Legend X: Do	n't care.					
• P12/SCK3	-	D2 2*	CMD 2	* DCD4		
Register	SC	R3_3*	SMR_3	* PCR1	_	
Bit Name	CKE1	CKE0	COM	PCR12	Pin Function	
Setting value	0	0	0	0	P12 input pin	

1

Χ

Χ

Χ

Pin Function

P14 input pin

P14 output pin

PCR14

0

1

		1
0	1	Χ
1	Х	Χ

IRQ0

Legend X: Don't care. Note: \* Not available in the H8/36014.

Bit Name

Setting value 0

• P11 pin		
Register	PCR1	
Bit Name	PCR11	Pin Function
Setting value	0	P11 input pin
	1	P11 output pin



REJ09

P12 output pin

SCK3\_3 output pin\*

SCK3\_3 output pin\*

SCK3\_3 input pin\*

figure 9.2. The register settings of PMR1 and SCI3 have priority for functions of the pins uses.




Figure 9.2 Port 2 Pin Configuration

Port 2 has the following registers.

- Port control register 2 (PCR2)
- Port data register 2 (PDR2)

## 9.2.1 Port Control Register 2 (PCR2)

PCR2 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 2.

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	_	_	Reserved
2	PCR22	0	W	When each of the port 2 pins P22 to P20 function
1	PCR21	0	W	general I/O port, setting a PCR2 bit to 1 makes t corresponding pin an output port, while clearing
0	PCR20	0	W	0 makes the pin an input port.

#### 9.2.3 **Pin Functions**

The correspondence between the register specification and the port functions is shown be

• P22/TXD pin

Register	PMR1	PCR2	
Bit Name	TXD	PCR22	Pin Function
Setting Value	0	0	P22 input pin
		1	P22 output pin
	1	Х	TXD output pin
Legend X: Do	n't care.		

P21/RXD pin

Register	SCR3	PCR2	
Bit Name	RE	PCR21	Pin Function
Setting Value	0	0	P21 input pin
		1	P21 output pin
	1	Х	RXD input pin
Legend X: Do	n't care.		

ī



9.3 Port 5

Port 5 is a general I/O port also functioning as an SCI3 I/O pins, A/D trigger input pin, ar wakeup interrupt input pins. Each pin of the port 5 is shown in figure 9.3.




Figure 9.3 Port 5 Pin Configuration

Port 5 has the following registers.

- Port mode register 5 (PMR5)
- Port control register 5 (PCR5)
- Port data register 5 (PDR5)
- Port pull-up control register 5 (PUCR5)

Rev. 4.00 Sep. 23, 2005 Page 102 of 354

REJ09B0025-0400

RENESAS

				Selects whether pin P55/WKP5/ADTRG is used as WKP5/ADTRG input.
				0: General I/O port
				1: WKP5/ADTRG input pin
4	WKP4	0	R/W	P54/WKP4 Pin Function Switch
				Selects whether pin P54/WKP4 is used as P54 or a
				0: General I/O port
				1: WKP4 input pin
3	WKP3	0	R/W	P53/WKP3 Pin Function Switch
				Selects whether pin P53/WKP3 is used as P53 or a
				0: General I/O port
				1: WKP3 input pin
2	WKP2	0	R/W	P52/WKP2 Pin Function Switch
				Selects whether pin P52/WKP2 is used as P52 or a

5

WKP5

WKP1

0

1

0

R/W

R/W

1: NMOS open-drain output

P55/WKP5/ADTRG Pin Function Switch

RENESAS

Rev. 4.00 Sep. 23, 2005 Pag

REJ09

Selects whether pin P51/WKP1 is used as P51 or a

0: General I/O port 1: WKP2 input pin

0: General I/O port1: WKP1 input pin

P51/WKP1 Pin Function Switch

Bit	Bit Name	Value	R/W	Description
7	PCR57	0	W	When each of the port 5 pins P57 to P50 functions as
6	PCR56	0	W	general I/O port, setting a PCR5 bit to 1 makes the
5	PCR55	0	W	corresponding pin an output port, while clearing the be makes the pin an input port.
4	PCR54	0	W	
3	PCR53	0	W	
2	PCR52	0	W	
1	PCR51	0	W	
0	PCR50	0	W	

Initial

Rev. 4.00 Sep. 23, 2005 Page 104 of 354

P53	0	R/W
P52	0	R/W
P51	0	R/W
P50	0	R/W

### 9.3.4 **Port Pull-Up Control Register 5 (PUCR5)**

PUCR5 controls the pull-up MOS in bit units of the pins set as the input ports.

		Initial		
Bit	Bit Name	Value	R/W	Description
7, 6	_	All 0	_	Reserved
				These bits are always read as 0.
5	PUCR55	0	R/W	Only bits for which PCR5 is cleared are valid.
4	PUCR54	0	R/W	MOS of the corresponding pins enter the on-st these bits are set to 1, while they enter the off-
3	PUCR53	0	R/W	these bits are cleared to 0.
2	PUCR52	0	R/W	
1	PUCR51	0	R/W	
0	PUCR50	0	R/W	

1 X TXD\_3 output pin\*

Legend X: Don't care.

Note: \* Not available in the H8/36014.

• P56/RXD\_3\* pin

Register	SCR3_3*	PCR5	
Bit Name	RE	PCR56	Pin Function
Setting Value	0	0	P56 input pin
		1	P56 output pin
	1	Х	RXD_3 input pin*

Legend X: Don't care.

Note: \* Not available in the H8/36014.

# • P55/WKP5/ADTRG pin

Register	PMR5	PCR5	
Bit Name	WKP5	PCR55	Pin Function
Setting Value	0	0	P55 input pin
		1	P55 output pin
	1	Χ	WKP5/ADTRG input pin

Legend X: Don't care.

Rev. 4.00 Sep. 23, 2005 Page 106 of 354

RENESAS

Register	PMR5	PCR5	
Bit Name	WKP3	PCR53	Pin Function
Setting Value	0	0	P53 input pin
		1	P53 output pin
	1	Х	WKP3 input pin
Legend X: Do	on't care.		

• P52/WKP2 pin

Register	PMR5	PCR5	
Bit Name	WKP2	PCR52	Pin Function
Setting Value	0	0	P52 input pin
		1	P52 output pin
	1	Х	WKP2 input pin

•  $P51/\overline{WKP1}$  pin

Register	PMR5	PCR5	
Bit Name	WKP1	PCR51	Pin Function
Setting Value	0	0	P51 input pin
		1	P51 output pin
	1	Х	WKP1 input pin

Legend X: Don't care.



Rev. 4.00 Sep. 23, 2005 Pag REJ09

#### .4 POTt /

Port 7 is a general I/O port also functioning as a timer V I/O pin. Each pin of the port 7 is in figure 9.4. The register setting of TCSRV in timer V has priority for functions of pin P76/TMOV. The pins, P75/TMCIV and P74/TMRIV, are also functioning as timer V inp that are connected to the timer V regardless of the register setting of port 7.




Figure 9.4 Port 7 Pin Configuration

Port 7 has the following registers.

- Port control register 7 (PCR7)
- Port data register 7 (PDR7)

Rev. 4.00 Sep. 23, 2005 Page 108 of 354

REJ09B0025-0400



3	PCR73	0	W	P76/TMOV pin.
2	PCR72	0	W	
1	PCR71	0	W	
0	PCR70	0	W	

### 9.4.2 Port Data Register 7 (PDR7)

PDR7 is a general I/O port data register of port 7.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	1	_	Reserved
				This bit is always read as 1.
6	P76	0	R/W	PDR7 stores output data for port 7 pins.
5	P75	0	R/W	If PDR7 is read while PCR7 bits are set to 1, th
4	P74	0	R/W	stored in PDR7 is read. If PDR7 is read while P
3	P73	0	R/W	are cleared to 0, the pin states are read regardl value stored in PDR7.
2	P72	0	R/W	
1	P71	0	R/W	
0	P70	0	R/W	

Rev. 4.00 Sep. 23, 2005 Pag

Other than the above values	Х	TMOV output pin
Legend X: Don't care.		

• P75/TMCIV pin

Register	PCR7	
Bit Name	PCR75	Pin Function
Setting Value	0	P75 input/TMCIV input pin
	1	P75 output/TMCIV input pin

• P74/TMRIV pin

Register	PCR7	
Bit Name	PCR74	Pin Function
Setting Value	0	P74 input/TMRIV input pin
	1	P74 output/TMRIV input pin

• P73 pin

Register	PCR7	
Bit Name	PCR73	Pin Function
Setting Value	0	P73 input pin
	1	P73 output pin

RENESAS

Rev. 4.00 Sep. 23, 2005 Page 110 of 354

Register	SCR3_2	PCR7	 Pin Function
Bit Name	RE	PCR71	
Setting Value	0	0	P71 input pin
		1	P71 output pin
	1	Х	RXD_2 input pin
	_		

Legend X: Don't care.

# • P70/SCK3\_2 pin

SCR3\_2

Register

Bit Name	CKE1	CKE0	СОМ	PCR70	Pin Function
Setting Value	0	0	0	0	P70 input pin
				1	P70 output pin
			1	Х	SCK3_2 outpu
	0	1	Х	Х	SCK3_2 outpu
	1	Χ	Χ	Χ	SCK3_2 input

SMR\_2

PCR7

Legend X: Don't care.






Figure 9.5 Port 8 Pin Configuration

Port 8 has the following registers.

- Port control register 8 (PCR8)
- Port data register 8 (PDR8)

# 9.5.1 Port Control Register 8 (PCR8)

PCR8 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 8.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	_	_	Reserved
4	PCR84	0	W	When each of the port 8 pins P84 to P80 functio
3	PCR83	0	W	general I/O port, setting a PCR8 bit to 1 makes t
2	PCR82	0	W	corresponding pin an output port, while clearing 0 makes the pin an input port.
1	PCR81	0	W	
0	PCR80	0	W	

Rev. 4.00 Sep. 23, 2005 Page 112 of 354

REJ09B0025-0400



value stored in PDR8	R/W	0	P81
	R/W	0	P80

#### 9.5.3 **Pin Functions**

The correspondence between the register specification and the port functions is shown be

P84/FTIOD pin

1

Register	TIOR1			PCR8	
Bit Name	IOD2	IOD1	IOD0	PCR84	Pin Function
Setting Value	0	0	0	0	P84 input/FTIOD input pin
				1	P84 output/FTIOD input pin
	0	0	1	Х	FTIOD output pin
	0	1	Х	Х	FTIOD output pin
	1	Х	Х	0	P84 input/FTIOD input pin
				1	P84 output/FTIOD input pin

Legend X: Don't care.

Legend X: Don't care.

# • P82/FTIOB pin

Register	TIOR0			PCR8	
Bit Name	IOB2	IOB1	IOB0	PCR82	Pin Function
Setting Value	0	0	0	0	P82 input/FTIOB input pin
				1	P82 output/FTIOB input pin
	0	0	1	Х	FTIOB output pin
	0	1	Χ	Х	FTIOB output pin
	1	Χ	Χ	0	P82 input/FTIOB input pin
				1	P82 output/FTIOB input pin

Legend X: Don't care.

# • P81/FTIOA pin

Register	TIOR0			PCR8		
Bit Name	IOA2	IOA1	IOA0	PCR81	Pin Function	
Setting Value	0	0	0	0	P81 input/FTIOA input pin	
				1	P81 output/FTIOA input pin	
	0	0	1	Х	FTIOA output pin	
	0	1	Х	Х	FTIOA output pin	
	1	Х	Х	0	P81 input/FTIOA input pin	
				1	P81 output/FTIOA input pin	
Legend X: Don't care.						

Rev. 4.00 Sep. 23, 2005 Page 114 of 354

RENESAS

REJ09B0025-0400

B is shown in figure 9.6.




Figure 9.6 Port B Pin Configuration

Port B has the following register.

• Port data register B (PDRB)

Rev. 4.00 Sep. 23, 2005 Pag

PB0 — R

0

Rev. 4.00 Sep. 23, 2005 Page 116 of 354

REJ09B0025-0400

RENESAS

- Choice of seven clock signals is available.
  - Choice of six internal clock sources ( $\phi/128$ ,  $\phi/64$ ,  $\phi/32$ ,  $\phi/16$ ,  $\phi/8$ ,  $\phi/4$ ) or an external • Counter can be cleared by compare match A or B, or by an external reset signal. If the
    - stop function is selected, the counter can be halted when cleared. Timer output is controlled by two independent compare match signals, enabling puls

both edges of the TRGV input can be selected.

- with an arbitrary duty cycle, PWM output, and other applications.
- Three interrupt sources: compare match A, compare match B, timer overflow
- Counting can be initiated by trigger input at the TRGV pin. The rising edge, falling

RENESAS




Figure 10.1 Block Diagram of Timer V

## 10.3 Register Descriptions

Time V has the following registers.

- Timer counter V (TCNTV)
- Timer constant register A (TCORA)
- Timer constant register B (TCORB)
- Timer control register V0 (TCRV0)
- Timer control/status register V (TCSRV)
- Timer control register V1 (TCRV1)

### 10.3.1 Timer Counter V (TCNTV)

TCNTV is an 8-bit up-counter. The clock source is selected by bits CKS2 to CKS0 in ti control register V0 (TCRV0). The TCNTV value can be read and written by the CPU at TCNTV can be cleared by an external reset input signal, or by compare match A or B. T clearing signal is selected by bits CCLR1 and CCLR0 in TCRV0.

When TCNTV overflows, OVF is set to 1 in timer control/status register V (TCSRV).

TCNTV is initialized to H'00.



Rev. 4.00 Sep. 23, 2005 Pag

and the settings of bits OS3 to OS0 in TCSRV.

TCORA and TCORB are initialized to H'FF.

Rev. 4.00 Sep. 23, 2005 Page 120 of 354

RENESAS

				When this bit is set to 1, interrupt request from bit in TCSRV is enabled.
4	CCLR1	0	R/W	Counter Clear 1 and 0
3	CCLR0	0	R/W	These bits specify the clearing conditions of TC
				00: Clearing is disabled
				01: Cleared by compare match A
				10: Cleared by compare match B
				<ol> <li>Cleared on the rising edge of the TMRIV pi operation of TCNTV after clearing depends in TCRV1.</li> </ol>
2	CKS2	0	R/W	Clock Select 2 to 0

R/W

R/W

R/W

5

1

0

OVIE

CKS1

CKS0

0

0

0

RENESAS

Refer to table 10.2.

Rev. 4.00 Sep. 23, 2005 Pag

REJ09

These bits select clock signals to input to TCN

counting condition in combination with ICKS0 in

When this bit is set to 1, interrupt request from

bit in TCSRV is enabled.

Timer Overflow Interrupt Enable

	1	0	Internal clock: counts on \$\phi\$/64, falling \$\phi\$
		1	Internal clock: counts on \$\phi/128\$, falling
0	0	_	Clock input prohibited
	1	_	External clock: counts on rising edge
1	0	_	External clock: counts on falling edge
	1	_	External clock: counts on rising and fa

1



				Setting condition:
				When the TCNTV value matches the TCORA v
				Clearing condition:
				After reading CMFA = 1, cleared by writing 0 to
5	OVF	0	R/W	Timer Overflow Flag
				Setting condition:
				When TCNTV overflows from H'FF to H'00
				Clearing condition:
				After reading OVF = 1, cleared by writing 0 to 0
4	_	1	_	Reserved
				This bit is always read as 1.
3	OS3	0	R/W	Output Select 3 and 2
2	OS2	0	R/W	These bits select an output method for the TMC the compare match of TCORB and TCNTV.
				00: No change
				01: 0 output
				10: 1 output
				11: Output toggles

6

CMFA

0

R/W

After reading CMFB = 1, cleared by writing 0 to

Compare Match Flag A

Rev. 4.00 Sep. 23, 2005 Pag

OS3 and OS2 select the output level for compare match B. OS1 and OS0 select the output for compare match A. The two output levels can be controlled independently. After a resettimer output is 0 until the first compare match.

Rev. 4.00 Sep. 23, 2005 Page 124 of 354

RENESAS

REJ09B0025-0400

				10: Falling edge is selected
				11: Rising and falling edges are both selected
2	TRGE	0	R/W	TCNT starts counting up by the input of the edselected by TVEG1 and TVEG0.
				<ol> <li>Disables starting counting-up TCNTV by th the TRGV pin and halting counting-up TCN TCNTV is cleared by a compare match.</li> </ol>
				<ol> <li>Enables starting counting-up TCNTV by the the TRGV pin and halting counting-up TCN TCNTV is cleared by a compare match.</li> </ol>
1	_	1		Reserved
				This bit is always read as 1.
0	ICKS0	0	R/W	Internal Clock Select 0
				This bit selects clock signals to input to TCN combination with CKS2 to CKS0 in TCRV0.
				Refer to table 10.2.

R/W

These bits select the TRGV input edge. 00: TRGV trigger input is prohibited

01: Rising edge is selected

TVEG0 0

RENESAS

REJ09

Rev. 4.00 Sep. 23, 2005 Pag

- will be set. The timing at this time is shown in figure 10.4. An interrupt request is sen CPU when OVIE in TCRV0 is 1.3. TCNTV is constantly compared with TCORA and TCORB. Compare match flag A or
  - (CMFA or CMFB) is set to 1 when TCNTV matches TCORA or TCORB, respectively compare-match signal is generated in the last state in which the values match. Figure shows the timing. An interrupt request is generated for the CPU when CMIEA or CM TCRV0 is 1.4. When a compare match A or B is generated, the TMOV responds with the output value.
  - selected by bits OS3 to OS0 in TCSRV. Figure 10.6 shows the timing when the output toggled by compare match A.
    When CCLR1 or CCLR0 in TCRV0 is 01 or 10, TCNTV can be cleared by the correspondent match. Figure 10.7 shows the timing.
    - compare match. Figure 10.7 shows the timing.
      6. When CCLR1 or CCLR0 in TCRV0 is 11, TCNTV can be cleared by the rising edge input of TMRIV pin. A TMRIV input pulse-width of at least 1.5 system clocks is nec
      Figure 10.8 shows the timing.
    - input of TMRIV pin. A TMRIV input pulse-width of at least 1.5 system clocks is nec Figure 10.8 shows the timing.7. When a counter-clearing source is generated with TRGE in TCRV1 set to 1, the coun halted as soon as TCNTV is cleared. TCNTV resumes counting-up when the edge sel

TVEG1 or TVEG0 in TCRV1 is input from the TGRV pin.

Rev. 4.00 Sep. 23, 2005 Page 126 of 354

RENESAS

REJ09B0025-0400




Figure 10.3 Increment Timing with External Clock




Figure 10.4 OVF Set Timing

Figure 10.5 CMFA and CMFB Set Timing




Figure 10.6 TMOV Output Timing




Figure 10.7 Clear Timing by Compare Match

REJ09B0025-0400



RENESAS

Rev. 4.00 Sep. 23, 2005 Pag

- 3. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired close
- 4. With these settings, a waveform is output without further software intervention, with determined by TCORA and a pulse width determined by TCORB.




Figure 10.9 Pulse Output Example

RENESAS

- 4. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired clo
- 5. After these settings, a pulse waveform will be output without further software interv with a delay determined by TCORA from the TRGV input, and a pulse width determ (TCORB TCORA).




Figure 10.10 Example of Pulse Output Synchronized to TRGV Input

- If compare matches A and B occur simultaneously, any conflict between the output s for compare match A and compare match B is resolved by the following priority: tog output > output 1 > output 0.
  - Depending on the timing, TCNTV may be incremented by a switch between different clock sources. When TCNTV is internally clocked, an increment pulse is generated f falling edge of an internal clock signal, that is divided system clock (\$\phi\$). Therefore, a in figure 10.3 the switch is from a high clock signal to a low clock signal, the switch seen as a falling edge, causing TCNTV to increment. TCNTV can also be increment switch between internal and external clocks.




Figure 10.11 Contention between TCNTV Write and Clear

RENESAS

Rev. 4.00 Sep. 23, 2005 Page 132 of 354 REJ09B0025-0400




Figure 10.12 Contention between TCORA Write and Compare Match




Figure 10.13 Internal Clock Switching and TCNTV Operation



Rev. 4.00 Sep. 23, 2005 Pag

Rev. 4.00 Sep. 23, 2005 Page 134 of 354

REJ09B0025-0400



- Capability to process up to four pulse outputs or four pulse inputs
  - Four general registers:
    - Independently assignable output compare or input capture functions

      - Usable as two pairs of registers; one register of each pair operates as a buffer for compare or input capture register
  - Four selectable operating modes:
    - Waveform output by compare match
    - Selection of 0 output, 1 output, or toggle output
    - Input capture function Rising edge, falling edge, or both edges
  - Counter clearing function
    - Counters can be cleared by compare match - PWM mode
  - Up to three-phase PWM output can be provided with desired duty ratio.
  - Any initial timer output value can be set
  - Five interrupt sources

Four compare match/input capture interrupts and an overflow interrupt.

Table 11.1 summarizes the timer W functions, and figure 11.1 shows a block diagram of W.

setting function           Buffer function         —         Yes         Yes         —         —           Compare match output         0         —         Yes			compare match	compare match			
Compare match output         0         —         Yes	•	•		Yes	Yes	Yes	Yes
match output     1     —     Yes     Yes     Yes     Yes       Toggle     —     Yes     Yes     Yes     Yes       Input capture function     —     Yes     Yes     Yes     Yes       PWM mode     —     —     Yes     Yes     Yes     Yes       Interrupt sources     Overflow     Compare match/input match/input match/input match/input match/input match/input match/input     Compare match/input match/input match/input	Buffer function	Buffer function		Yes	Yes	_	_
Toggle — Yes	•	0	_	Yes	Yes	Yes	Yes
Input capture function — Yes	match output	1	_	Yes	Yes	Yes	Yes
PWM mode — Yes Yes Y Interrupt sources Overflow Compare match/input match/inpu		Toggle	_	Yes	Yes	Yes	Yes
Interrupt sources Overflow Compare Compare Compare Compare match/input match/input match/input m	Input capture f	unction	_	Yes	Yes	Yes	Yes
match/input match/input match/input m	PWM mode		_	_	Yes	Yes	Yes
	Interrupt source	es	Overflow	match/input	match/input	match/input	Con mat cap

Bus i Legend: TMRW: Timer mode register W (8 bits) TCRW: Timer control register W (8 bits) TIERW: Timer interrupt enable register W (8 bits) TSRW: Timer status register W (8 bits) TIOR: Timer I/O control register (8 bits) TCNT: Timer counter (16 bits) GRA: General register A (input capture/output compare register: 16 bits) GRB: General register B (input capture/output compare register: 16 bits) GRC: General register C (input capture/output compare register: 16 bits) GRD: General register D (input capture/output compare register: 16 bits)

IRRTW: Timer W interrupt request

Figure 11.1 Timer W Block Diagram

			PWM output pin in PWM mod
Input capture/output compare C	FTIOC	Input/output	Output pin for GRC output co input pin for GRC input captu PWM output pin in PWM mo
Input capture/output compare D	FTIOD	Input/output	Output pin for GRD output co input pin for GRD input captu PWM output pin in PWM mod

input pin for GRB input captu

#### 11.3 **Register Descriptions**

compare B

The timer W has the following registers.

- Timer mode register W (TMRW)
  - Timer control register W (TCRW)
  - Timer interrupt enable register W (TIERW)
  - Timer status register W (TSRW)
  - Timer I/O control register 0 (TIOR0)
  - Timer I/O control register 1 (TIOR1)
  - Timer counter (TCNT)
- General register A (GRA)
- General register B (GRB)
- General register C (GRC)
- General register D (GRD)

				GRD operates as an input capture/output coregister
				1: GRD operates as the buffer register for GRI
4	BUFEA	0	R/W	Buffer Operation A
				Selects the GRC function.
				GRC operates as an input capture/output coregister
				1: GRC operates as the buffer register for GRA
3	_	1	_	Reserved
				This bit is always read as 1.
2	PWMD	0	R/W	PWM Mode D
				Selects the output mode of the FTIOD pin.
				0: FTIOD operates normally (output compare
				1: PWM output
1	PWMC	0	R/W	PWM Mode C
				Selects the output mode of the FTIOC pin.
				0: FTIOC operates normally (output compare
				1: PWM output
0	PWMB	0	R/W	PWM Mode B
				Selects the output mode of the FTIOB pin.
				0: FTIOB operates normally (output compare
				1: PWM output

R/W

5

BUFEB



Rev. 4.00 Sep. 23, 2005 Pag

REJ09

This bit is always read as 1.

Selects the GRD function.

Buffer Operation B

5	CKS1	0	R/W	Select the TCNT clock source.
4	CKS0	0	R/W	000: Internal clock: counts on φ
				001: Internal clock: counts on φ/2
				010: Internal clock: counts on φ/4
				011: Internal clock: counts on φ/8
				1XX: Counts on rising edges of the external ever
				When the internal clock source ( $\phi$ ) is selected, sources are counted in subactive and subsleep in
3	TOD	0	R/W	Timer Output Level Setting D
				Sets the output value of the FTIOD pin until the f compare match D is generated.
				0: Output value is 0*
				1: Output value is 1*
2	TOC	0	R/W	Timer Output Level Setting C
				Sets the output value of the FTIOC pin until the f compare match C is generated.
				0: Output value is 0*
				1: Output value is 1*
1	TOB	0	R/W	Timer Output Level Setting B
				Sets the output value of the FTIOB pin until the f compare match B is generated.
				0: Output value is 0*

Rev. 4.00 Sep. 23, 2005 Page 140 of 354 REJ09B0025-0400



1: Output value is 1\*

# 11.3.3 Timer Interrupt Enable Register W (TIERW)

TIERW controls the timer W interrupt request.

Bit	Bit Name	Initial Value	R/W	Description
7	OVIE	0	R/W	Timer Overflow Interrupt Enable
				When this bit is set to 1, FOVI interrupt request flag in TSRW is enabled.
6 to 4	_	All 1	_	Reserved
				These bits are always read as 1.
3	IMIED	0	R/W	Input Capture/Compare Match Interrupt Enable
				When this bit is set to 1, IMID interrupt requeste IMFD flag in TSRW is enabled.
2	IMIEC	0	R/W	Input Capture/Compare Match Interrupt Enable
				When this bit is set to 1, IMIC interrupt requeste IMFC flag in TSRW is enabled.
1	IMIEB	0	R/W	Input Capture/Compare Match Interrupt Enable
				When this bit is set to 1, IMIB interrupt requeste IMFB flag in TSRW is enabled.
0	IMIEA	0	R/W	Input Capture/Compare Match Interrupt Enable
				When this bit is set to 1, IMIA interrupt requeste IMFA flag in TSRW is enabled.

				These bits are always read as 1.
3	IMFD	0	R/W	Input Capture/Compare Match Flag D
				[Setting conditions]
				<ul> <li>TCNT = GRD when GRD functions as an ou compare register</li> </ul>
				<ul> <li>The TCNT value is transferred to GRD by ar capture signal when GRD functions as an in- capture register</li> </ul>
				[Clearing condition]
				Read IMFD when IMFD = 1, then write 0 in IMFI
2	IMFC	0	R/W	Input Capture/Compare Match Flag C
				[Setting conditions]
				<ul> <li>TCNT = GRC when GRC functions as an ou compare register</li> </ul>
				<ul> <li>The TCNT value is transferred to GRC by ar capture signal when GRC functions as an injudent capture register</li> </ul>
				[Clearing condition]

Reserved

6 to 4

All 1

Read OVF when OVF = 1, then write 0 in OVF

Read IMFC when IMFC = 1, then write 0 in IMFC



Rev. 4.00 Sep. 23, 2005 Page 142 of 354



	<ul> <li>TCNT = GRA when GRA functions as an out</li> </ul>
	compare register
	<ul> <li>The TCNT value is transferred to GRA by a capture signal when GRA functions as an ir capture register</li> </ul>
	[Clearing condition]
	Read IMFA when IMFA = 1, then write 0 in IMF
-	

R/W

0

IMFA

0

Read IMFB when IMFB = 1, then write 0 in IMF

Input Capture/Compare Match Flag A

[Setting conditions]

Rev. 4.00 Sep. 23, 2005 Pag

			1: GRB functions as an input capture register
IOB1	0	R/W	I/O Control B1 and B0
IOB0	0	R/W	When IOB2 = 0,
			00: No output at compare match
			01: 0 output to the FTIOB pin at GRB compare n
			10: 1 output to the FTIOB pin at GRB compare n
			<ol> <li>Output toggles to the FTIOB pin at GRB commatch</li> </ol>
			When IOB2 = 1,
			00: Input capture at rising edge at the FTIOB pin

pin

Reserved

I/O Control A2

This bit is always read as 1.

Selects the GRA function.

GRB functions as an output compare register

01: Input capture at falling edge at the FTIOB pir1X: Input capture at rising and falling edges of the

0: GRA functions as an output compare register1: GRA functions as an input capture register

R/W

1

0

RENESAS

REJ09B0025-0400

Rev. 4.00 Sep. 23, 2005 Page 144 of 354

IOA2

3

2

00: Input capture at rising edge of the FTIOA p

01: Input capture at falling edge of the FTIOA p 1X: Input capture at rising and falling edges of

Legend X: Don't care.

#### 11.3.6 **Timer I/O Control Register 1 (TIOR1)**

TIOR1 selects the functions of GRC and GRD, and specifies the functions of the FTIOC FTIOD pins.

Bit	Bit Name	Initial Value	R/W	Description
7	_	1	_	Reserved
				This bit is always read as 1.
6	IOD2	0	R/W	I/O Control D2
				Selects the GRD function.
				0: GRD functions as an output compare registe
				1: GRD functions as an input capture register

				00: Input capture at rising edge at the FTIOD pir
				01: Input capture at falling edge at the FTIOD pin
				1X: Input capture at rising and falling edges at the pin
3	_	1	_	Reserved
				This bit is always read as 1.
2	IOC2	0	R/W	I/O Control C2
				Selects the GRC function.
				0: GRC functions as an output compare register

1: GRC functions as an input capture register

01: 0 output to the FTIOC pin at GRC compare r 10: 1 output to the FTIOC pin at GRC compare r 11: Output toggles to the FTIOC pin at GRC con

00: Input capture to GRC at rising edge of the F

I/O Control C1 and C0

00: No output at compare match

When IOC2 = 0.

match When IOC2 = 1,

01: Input capture to GRC at falling edge of the F 1X: Input capture to GRC at rising and falling ed the FTIOC pin Legend X: Don't care.

Rev. 4.00 Sep. 23, 2005 Page 146 of 354

RENESAS

1

0

IOC1

IOC<sub>0</sub>

0

0

R/W

R/W

Each general register is a 16-bit readable/writable register that can function as either an compare register or an input-capture register. The function is selected by settings in TIC TIOR1.

When a general register is used as an input-compare register, its value is constantly comthe TCNT value. When the two values match (a compare match), the corresponding flag IMFB, IMFC, or IMFD) in TSRW is set to 1. An interrupt request is generated at this tir IMIEA, IMIEB, IMIEC, or IMIED is set to 1. Compare match output can be selected in

When a general register is used as an input-capture register, an external input-capture signature and a second capture of the second detected and the current TCNT value is stored in the general register. The corresponding (IMFA, IMFB, IMFC, or IMFD) in TSRW is set to 1. If the corresponding interrupt-ena (IMIEA, IMIEB, IMIEC, or IMIED) in TSRW is set to 1 at this time, an interrupt reque generated. The edge of the input-capture signal is selected in TIOR.

GRC and GRD can be used as buffer registers of GRA and GRB, respectively, by settin and BUFEB in TMRW.

For example, when GRA is set as an output-compare register and GRC is set as the buff for GRA, the value in the buffer register GRC is sent to GRA whenever compare match generated.

When GRA is set as an input-capture register and GRC is set as the buffer register for G value in TCNT is transferred to GRA and the value in the buffer register GRC is transfer GRA whenever an input capture is generated.

GRA to GRD must be written or read in 16-bit units; 8-bit access is not allowed. GRA t initialized to H'FFFF by a reset.



When the count overflows from H'FFFF to H'0000, the OVF flag in TSRW is set to 1. If in TIERW is set to 1, an interrupt request is generated. Figure 11.2 shows free-running counters and the count overflows from H'FFFF to H'0000, the OVF flag in TSRW is set to 1. If




Figure 11.2 Free-Running Counter Operation




Figure 11.3 Periodic Counter Operation

By setting a general register as an output compare register, compare match A, B, C, or I the output at the FTIOA, FTIOB, FTIOC, or FTIOD pin to output 0, output 1, or toggle. 11.4 shows an example of 0 and 1 output when TCNT operates as a free-running counter is selected for compare match A, and 0 output is selected for compare match B. When so already at the selected output level, the signal level does not change at compare match.




Figure 11.4 0 and 1 Output Example (TOA = 0, TOB = 1)



Rev. 4.00 Sep. 23, 2005 Pag



Figure 11.5 Toggle Output Example (TOA = 0, TOB = 1)

Figure 11.6 shows another example of toggle output when TCNT operates as a periodic cleared by compare match A. Toggle output is selected for both compare match A and B.






Figure 11.6 Toggle Output Example (TOA = 0, TOB = 1)

REJ09B0025-0400





**Figure 11.7 Input Capture Operating Example** 



**Figure 11.8 Buffer Operation Example (Input Capture)** 

REJ09B0025-0400



a compare match occurs.

Figure 11.9 shows an example of operation in PWM mode. The output signals go to 1 are is cleared at compare match A, and the output signals go to 0 at compare match B, C, and TOD, and TOD = 1: initial output values are set to 1).




Figure 11.9 PWM Mode Example (1)




Figure 11.10 PWM Mode Example (2)

Rev. 4.00 Sep. 23, 2005 Page 154 of 354

REJ09B0025-0400

RENESAS




Figure 11.11 Buffer Operation Example (Output Compare)

Rev. 4.00 Sep. 23, 2005 Pag




Figure 11.12 PWM Mode Example (TOB, TOC, and TOD = 0: initial output values are set to 0)

Rev. 4.00 Sep. 23, 2005 Page 156 of 354

REJ09B0025-0400






Figure 11.13 PWM Mode Example (TOB, TOC, and TOD = 1: initial output values are set to 1)




Figure 11.14 Count Timing for Internal Clock Source




Figure 11.15 Count Timing for External Clock Source




Figure 11.16 Output Compare Output Timing




Figure 11.17 Input Capture Input Signal Timing

# 11.5.4 Timing of Counter Clearing by Compare Match

Figure 11.18 shows the timing when the counter is cleared by compare match A. When the value is N, the counter counts from 0 to N, and its cycle is N + 1.





Figure 11.18 Timing of Counter Clearing by Compare Match



**Figure 11.19 Buffer Operation Timing (Compare Match)** 




Figure 11.20 Buffer Operation Timing (Input Capture)

## 11.5.6 Timing of IMFA to IMFD Flag Setting at Compare Match

If a general register (GRA, GRB, GRC, or GRD) is used as an output compare register, corresponding IMFA, IMFB, IMFC, or IMFD flag is set to 1 when TCNT matches the gregister.

The compare match signal is generated in the last state in which the values match (when updated from the matching count to the next count). Therefore, when TCNT matches a gregister, the compare match signal is generated only after the next TCNT clock pulse is



Rev. 4.00 Sep. 23, 2005 Pag REJ09



Figure 11.21 Timing of IMFA to IMFD Flag Setting at Compare Match

# 11.5.7 Timing of IMFA to IMFD Setting at Input Capture

If a general register (GRA, GRB, GRC, or GRD) is used as an input capture register, the corresponding IMFA, IMFB, IMFC, or IMFD flag is set to 1 when an input capture occu 11.22 shows the timing of the IMFA to IMFD flag setting at input capture.




Figure 11.22 Timing of IMFA to IMFD Flag Setting at Input Capture




Figure 11.23 Timing of Status Flag Clearing by CPU

# 11.6 Usage Notes

The following types of contention or operation can occur in timer W operation.

- The pulse width of the input clock signal and the input capture signal must be at leas system clock (φ) cycles; shorter pulses will not be detected correctly.
- 2. Writing to registers is performed in the T2 state of a TCNT write cycle. If counter clear signal occurs in the T2 state of a TCNT write cycle, clearing of the ctakes priority and the write is not performed, as shown in figure 11.24. If counting-ugenerated in the TCNT write cycle to contend with the TCNT counting-up, writing t precedence.
- 3. Depending on the timing, TCNT may be incremented by a switch between different clock sources. When TCNT is internally clocked, an increment pulse is generated free rising edge of an internal clock signal, that is divided system clock (φ). Therefore, as figure 11.25 the switch is from a low clock signal to a high clock signal, the switcho
- 4. If timer W enters module standby mode while an interrupt request is generated, the i request cannot be cleared. Before entering module standby mode, disable interrupt re-

as a rising edge, causing TCNT to increment.



Rev. 4.00 Sep. 23, 2005 Pag

Figure 11.24 Contention between TCNT Write and Clear




Figure 11.25 Internal Clock Switching and TCNT Operation

REJ09B0025-0400



bit manipulation instruction to TCRW occur at the same timing.




Figure 11.26 When Compare Match and Bit Manipulation Instruction to TO Occur at the Same Timing

RENESAS

Rev. 4.00 Sep. 23, 2005 Pag

Rev. 4.00 Sep. 23, 2005 Page 166 of 354

REJ09B0025-0400






Figure 12.1 Block Diagram of Watchdog Timer

# 12.1 Features

- Selectable from nine counter input clocks.
   Eight clock sources (φ/64, φ/128, φ/256, φ/512, φ/1024, φ/2048, φ/4096, and φ/8192) internal oscillator can be selected as the timer-counter clock. When the internal oscillator can operate as the watchdog timer in any operating mode.
- Reset signal generated on counter overflow
   An overflow period of 1 to 256 times the selected clock can be set.



Rev. 4.00 Sep. 23, 2005 Pag

watchdog timer operation and indicates the operating state. TCSRWD must be rewritten the MOV instruction. The bit manipulation instruction cannot be used to change the setting

Initial

Bit	Bit Name	Value	R/W	Description
7	B6WI	1	R/W	Bit 6 Write Inhibit
				The TCWE bit can be written only when the writ the B6WI bit is 0.
				This bit is always read as 1.
6	TCWE	0	R/W	Timer Counter WD Write Enable
				TCWD can be written when the TCWE bit is set
				When writing data to this bit, the value for bit 7
5	B4WI	1	R/W	Bit 4 Write Inhibit
				The TCSRWE bit can be written only when the value of the B4WI bit is 0. This bit is always rea
4	TCSRWE	0	R/W	Timer Control/Status Register WD Write Enable
				The WDON and WRST bits can be written when TCSRWE bit is set to 1.
				When writing data to this bit, the value for bit 5
3	B2WI	1	R/W	Bit 2 Write Inhibit
				This bit can be written to the WDON bit only wh write value of the B2WI bit is 0.
				This bit is always read as 1.

Rev. 4.00 Sep. 23, 2005 Page 168 of 354

				the B2WI when the TCSRWE bit=1
1	B0WI	1	R/W	Bit 0 Write Inhibit
				This bit can be written to the WRST bit only w write value of the B0WI bit is 0. This bit is alwa 1.
0	WRST	0	R/W	Watchdog Timer Reset
				[Setting condition]
				When TCWD overflows and an internal reset s

[Clearing condition] Reset by RES pin

### 12.2.2 Timer Counter WD (TCWD)

TCWD is an 8-bit readable/writable up-counter. When TCWD overflows from H'FF to internal reset signal is generated and the WRST bit in TCSRWD is set to 1. TCWD is in

H'00.

REJ09

When 0 is written to the WDON bit while wr

When 0 is written to the WRST bit while wri the B0WI bit when the TCSRWE bit=1

1	CKS1
0	CKS0

R/W

R/W

1000: Internal clock: counts on φ/64

1001: Internal clock: counts on  $\phi/128$ 

1010: Internal clock: counts on  $\phi/256$  1011: Internal clock: counts on  $\phi/512$  1100: Internal clock: counts on  $\phi/1024$  1101: Internal clock: counts on  $\phi/2048$  1110: Internal clock: counts on  $\phi/4096$  1111: Internal clock: counts on  $\phi/4096$ 

For the internal oscillator overflow periods, see s

0XXX: Internal oscillator

18, Electrical Characteristics.

Legend X: Don't care.

RENESAS

Rev. 4.00 Sep. 23, 2005 Page 170 of 354

Figure 12.2 shows an example of watchdog timer operation.




Figure 12.2 Watchdog Timer Operation Example

RENESAS

Rev. 4.00 Sep. 23, 2005 Pag

Rev. 4.00 Sep. 23, 2005 Page 172 of 354

REJ09B0025-0400



explanations are not given in this section.

# 13.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and rebe executed simultaneously.

Double-buffering is used in both the transmitter and the receiver, enabling continuou transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected
- External clock or on-chip baud rate generator can be selected as a transfer clock sour
- Six interrupt sources

Transmit-end, transmit-data-empty, receive-data-full, overrun error, framing error, a error.

### Asynchronous mode

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RXD pin level directly in the framing error



Rev. 4.00 Sep. 23, 2005 Page 174 of 354

REJ09B0025-0400



			SSR_2	H'F744
			RDR_2	H'F745
			RSR_2	_
			TSR_2	_
Channel 3*2	SCI3_3	SCK3_3*3	SMR_3	H'F600
		RXD_3 TXD_3	BRR_3	H'F601
		170_0	SCR3_3	H'F602
			TDR_3	H'F603
			SSR_3	H'F604
			RDR_3	H'F605
			RSR_3	

SCK3\_2

RXD\_2

TXD\_2

**TSR** 

SMR<sub>2</sub>

BRR\_2

SCR3\_2

TDR\_2

H'F740

H'F741

H'F742

H'F743

H'F608

Rev. 4.00 Sep. 23, 2005 Pag

REJ09

Notes: 1. The channel 1 of the SCI3 is used in on-board programming mode by boot m 2. The SCI3\_3 function is incorporated in the H8/36024.

TSR\_3 SMCR

The SCI3\_3 function is incorporated in the H8/36024.
 When this pin is used as the SCI3\_3 function with the emulator used, the cor PCR value must be cleared to 0.

Channel 2

SCI3\_2






Figure 13.1 Block Diagram of SCI3

# 13.3 Register Descriptions

The SCI3 has the following registers for each channel.

- Receive Shift Register (RSR)
- Receive Data Register (RDR)
- Transmit Shift Register (TSR)
- Transmit Data Register (TDR)
- Serial Mode Register (SMR)
- Serial Control Register 3 (SCR3)
- Serial Status Register (SSR)
- Bit Rate Register (BRR)
- SCI3\_3 Module Control Register (SMCR)

Rev. 4.00 Sep. 23, 2005 Pag

receive-enabled. As KSK and KDK function as a double buffer in this way, continuous re operations are possible. After confirming that the RDRF bit in SSR is set to 1, read RDR once. RDR cannot be written to by the CPU. RDR is initialized to H'00.

#### 13.3.3 **Transmit Shift Register (TSR)**

TSR is a shift register that transmits serial data. To perform serial data transmission, the transfers transmit data from TDR to TSR automatically, then sends the data that starts from LSB to the TXD pin. TSR cannot be directly accessed by the CPU.

### 13.3.4 **Transmit Data Register (TDR)**

TDR is an 8-bit register that stores data for transmission. When the SCI3 detects that TSI empty, it transfers the transmit data written in TDR to TSR and starts transmission. The buffered structure of TDR and TSR enables continuous serial transmission. If the next tra data has already been written to TDR during transmission of one-frame data, the SCI3 tra the written data to TSR to continue transmission. To achieve reliable serial transmission, transmit data to TDR only once after confirming that the TDRE bit in SSR is set to 1. TD initialized to H'FF.

5	PE	0	R/W	Parity Enable (enabled only in asynchronous m
				When this bit is set to 1, the parity bit is added data before transmission, and the parity bit is c reception.
4	PM	0	R/W	Parity Mode (enabled only when the PE bit is 1 asynchronous mode)
				0: Selects even parity.
				1: Selects odd parity.
3	STOP	0	R/W	Stop Bit Length (enabled only in asynchronous
				Selects the stop bit length in transmission.
				0: 1 stop bit
				1: 2 stop bits
				For reception, only the first stop bit is checked, of the value in the bit. If the second stop bit is 0 treated as the start bit of the next transmit char
2	MP	0	R/W	Multiprocessor Mode
				When this bit is set to 1, the multiprocessor communication function is enabled. The PE bit bit settings are invalid in multiprocessor mode. synchronous mode, clear this bit to 0.

CHR

0

R/W

Character Length (enabled only in asynchronol

0: Selects 8 bits as the data length. 1: Selects 7 bits as the data length.

Rev. 4.00 Sep. 23, 2005 Pag

(BRR). n is the decimal representation of the val BRR (see section 13.3.8, Bit Rate Register (BRI

# 13.3.6 Serial Control Register 3 (SCR3)

SCR3 is a register that enables or disables SCI3 transfer operations and interrupt requests also used to select the transfer clock source. For details on interrupt requests, refer to sect Interrupts.

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, the TXI interrupt reque enabled.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI interrupt rare enabled.
5	TE	0	R/W	Transmit Enable
				When this bit s set to 1, transmission is enabled
4	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enabled.



1	CKE1	0	R/W	Clock Enable 0 and 1
0	CKE0	0	R/W	Selects the clock source.
				Asynchronous mode
				00: On-chip baud rate generator
				01: On-chip baud rate generator
				Outputs a clock of the same frequency as the from the SCK3 pin.
				10: External clock
				Inputs a clock with a frequency 16 times the

Rev. 4.00 Sep. 23, 2005 Pag

REJ09

00: On-chip clock (SCK3 pin functions as clock

When this bit is set to 1, TEI interrupt request is

from the SCK3 pin.

• Clocked synchronous mode

11:Reserved

01:Reserved

11:Reserved

				<ul> <li>When data is transferred from TDR to TSR</li> </ul>
				[Clearing conditions]
				When 0 is written to TDRE after reading TDF
				When the transmit data is written to TDR
6	RDRF	0	R/W	Receive Data Register Full
				Indicates that the received data is stored in RDF
				[Setting condition]
				<ul> <li>When serial reception ends normally and receis transferred from RSR to RDR</li> </ul>
				[Clearing conditions]
				When 0 is written to RDRF after reading RD
				<ul> <li>When data is read from RDR</li> </ul>
5	OER	0	R/W	Overrun Error
				[Setting condition]

When the TE bit in SCR3 is 0

When an overrun error occurs in reception

• When 0 is written to OER after reading OER

When a framing error occurs in reception

[Clearing condition]

• When 0 is written to FER after reading FER :

0

Rev. 4.00 Sep. 23, 2005 Page 182 of 354

R/W

4

**FER** 

RENESAS

[Clearing condition]

Framing Error

[Setting condition]

				<ul> <li>When TDRE = 1 at transmission of the last</li> </ul>
				frame serial transmit character
				[Clearing conditions]
				When 0 is written to TDRE after reading TD
				When the transmit data is written to TDR
1	MPBR	0	R	Multiprocessor Bit Receive

				MPBR stores the multiprocessor bit in the recei character data. When the RE bit in SCR3 is cle its state is retained.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				MPBT stores the multiprocessor bit to be added transmit character data.

Rev. 4.00 Sep. 23, 2005 Pag

# [Asynchronous Mode]

$$N = \frac{\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Error (%) = 
$$\left\{ \frac{\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

# [Clocked Synchronous Mode]

$$N = \frac{\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

[Legend]

B: Bit rate (bit/s)

N: BRR setting for baud rate generator ( $0 \le N \le 255$ )

o: Operating frequency (MHz)

n: CSK1 and CSK0 settings in SMR (0  $\leq$  n  $\leq$  3)

REJ09B0025-0400



			-					
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	
110	2	64	0.70	2	70	0.03	2	
150	1	191	0.00	1	207	0.16	1	
300	1	95	0.00	1	103	0.16	1	
600	0	191	0.00	0	207	0.16	0	
1200	0	95	0.00	0	103	0.16	0	
2400	0	47	0.00	0	51	0.16	0	
4800	0	23	0.00	0	25	0.16	0	
9600	0	11	0.00	0	12	0.16	0	
19200	0	5	0.00	0	6	-6.99	0	
31250	_	_	_	0	3	0.00	0	

0.16

0.16

0.16

-6.99

8.51

0.00

-18.62

-0.70

1.14

-2.48

-2.48

13.78

4.86

-14.67

Operating Frequency  $\phi$  (MHz)

Ν

4.9152

Legend

0.00

3.6864

-: A setting is available but error occurs

8.51

RENESAS

0.00

0.00

0.00

0.00

0.00

22.88

0.00

**Error** 

(%)

0.31

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

-1.70

0.00

Rev. 4.00 Sep. 23, 2005 Pag

n

REJ09

Ν

				Operating Frequency φ (MHz)								
		8			9.8304	10						
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	(°			
110	2	141	0.03	2	174	-0.26	2	177	_			
150	2	103	0.16	2	127	0.00	2	129	0			
300	1	207	0.16	1	255	0.00	2	64	0			
600	1	103	0.16	1	127	0.00	1	129	0			
1200	0	207	0.16	0	255	0.00	1	64	0			

0.16

0.16

0.16

0.16

0.00

0.16

0.16

0.16

-2.34

-2.34

0.00

-2.34

-: A setting is available but error occurs.

Legend

0.00

0.00

0.00

0.00

-1.70

0.00

0.00

0.00

0.00

0.00

2.40

0.00

Error

-0.25

0.16

0.16

0.16

0.16

0.16

0.16

-1.36

1.73

0.00

1.73

(%)

n

1:

Ν

0.00 -6.99

Rev. 4.00 Sep. 23, 2005 Page 186 of 354

RENESAS REJ09B0025-0400

9600	0	39	0.00	0	45	-0.93	0	47	0.00
19200	0	19	0.00	0	22	-0.93	0	23	0.00
31250	0	11	2.40	0	13	0.00	0	14	-1.70
38400	0	9	0.00	_	_	_	0	11	0.00
			Opera	ting Fr	equenc	у ф (МН2	2)		_
		18			20				
Bit Rate				Error				Error	_
(bit/s)	n	N	(	%)	n	N		(%)	_
110	3	79	-	-0.12	3	88		-0.25	
150	2	233	(	0.16	3	64		0.16	
300	2	116	(	0.16	2	129		0.16	
600	1	233	(	0.16	2	64		0.16	
1200	1	116	(	0.16	1	129		0.16	
2400	0	233	(	0.16	1	64		0.16	

0.16

-0.96

1.02

0.00

-2.34

0.16

0.16

-1.36

0.00

1.73

0.00

0.00

0.00

0.16

0.16

0.16

0.00

0.00

0.00

Legend —: A setting is available but error occurs.



Rev. 4.00 Sep. 23, 2005 Pag

4.9152	153600	0	0	14.7456 460800 0
5	156250	0	0	16 500000 0
6	187500	0	0	17.2032 537600 0
6.144	192000	0	0	18 562500 0
7.3728	230400	0	0	20 625000 0

Rev. 4.00 Sep. 23, 2005 Page 188 of 354 REJ09B0025-0400



2.5k	0	199	1	99	1	199	1	249	2
5k	0	99	0	199	1	99	1	124	1
10k	0	49	0	99	0	199	0	249	1
25k	0	19	0	39	0	79	0	99	0
50k	0	9	0	19	0	39	0	49	0
100k	0	4	0	9	0	19	0	24	0
250k	0	1	0	3	0	7	0	9	0
500k	0	0*	0	1	0	3	0	4	0
1M			0	0*	0	1	_	_	0
2M					0	0*	_	_	0
2.5M							0	0*	_
4M									0

# Legend

Blank : No setting is available.

: Continuous transfer is not possible.

: A setting is available but error occurs.

2.5k	2	112	2	124
5k	1	224	1	249
10k	1	112	1	124
25k	0	179	0	199
50k	0	89	0	99
100k	0	44	0	49
250k	0	17	0	19
500k	0	8	0	9
1M	0	4	0	4
2M	_	_	_	_
2.5M	_	_	0	1
4M	_	_	_	_

## Legend

Blank : No setting is available.

: A setting is available but error occurs.\* : Continuous transfer is not possible.

Rev. 4.00 Sep. 23, 2005 Page 190 of 354



TXD_3	0	R/W	TXD_3 Output Select
			Selects the function of the P57/TXD_3 pin.
			0: General I/O port
			1: TXD_3 output pin
MSTS3_3	0	R/W	SCI3_3 Module Standby
			When this bit is set to 1, the SCI3_3 enters th

state.

used, these bits must be cleared to 0.

Rev. 4.00 Sep. 23, 2005 Pag




Figure 13.2 Data Format in Asynchronous Communication

### 13.4.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock the SCK3 pin can be selected as the SCI3's serial clock, according to the setting of the Company and the CKE0 and CKE1 bits in SCR3. When an external clock is input at the SCK clock frequency should be 16 times the bit rate used.

When the SCI3 is operated on an internal clock, the clock can be output from the SCK3 prequency of the clock output in this case is equal to the bit rate, and the phase is such that rising edge of the clock is in the middle of the transmit data, as shown in figure 13.3.




Figure 13.3 Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode)(Example with 8-Bit Data, Parity, Two Stop Bits)

Rev. 4.00 Sep. 23, 2005 Page 192 of 354

REJ09B0025-0400

RENESAS




Figure 13.4 Sample SCI3 Initialization Flowchart

- 3. The SCI3 checks the TDRE flag at the timing for sending the stop bit.
  - 4. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, are serial transmission of the next frame is started.
  - 5. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then t state" is entered, in which 1 is output. If the TEIE bit in SCR3 is set to 1 at this time, interrupt request is generated.
  - 5. Figure 13.6 shows a sample flowchart for transmission in asynchronous mode.




Figure 13.5 Example of SCI3 Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)




Figure 13.6 Sample Serial Transmission Data Flowchart (Asynchronous M

and PDR to 0, clear TxD in PMF

to 0, then clear the TE bit in SCI

to 0.

- RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is general.

  4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 are
- data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrequest is generated.

  5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data.
- 5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt regenerated. Continuous reception is possible because the RXI interrupt routine reads the data transferred to RDR before reception of the next receive data has been completed.




Figure 13.7 Example of SCI3 Reception in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)

Rev. 4.00 Sep. 23, 2005 Page 196 of 354

0	0	1	0	Transferred to RDR	Framing error	
0	0	0	1	Transferred to RDR	Parity error	
1	1	1	0	Lost	Overrun error + frami	
1	1	0	1	Lost	Overrun error + parity	
0	0	1	1	Transferred to RDR	Framing error + parity	
1	1	1	1	Lost	Overrun error + frami parity error	
Note:	Note: *The RDRF flag retains the state it had before data reception.					






Figure 13.8 Sample Serial Reception Data Flowchart (Asynchronous Mode)






Figure 13.8 Sample Serial Reception Data Flowchart (Asynchronous Mode

also have a double-buffered structure, so data can be read or written during transmission reception, enabling continuous data transfer.




Figure 13.9 Data Format in Clocked Synchronous Communication

## 13.5.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK3 pin can be selected, according to the setting of the bit in SMR and CKE0 and CKE1 bits in SCR3. When the SCI3 is operated on an internal the synchronization clock is output from the SCK3 pin. Eight synchronization clock pulse output in the transfer of one character, and when no transfer is performed the clock is fixed.

Rev. 4.00 Sep. 23, 2005 Page 200 of 354



- has been written to TDR, and transfers the data from TDR to TSR. 2. The SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR3 is s
  - this time, a transmit data empty interrupt (TXI) is generated. 3. 8-bit data is sent from the TXD pin synchronized with the output clock when output
    - mode has been specified, and synchronized with the input clock when use of an exte has been specified. Serial data is transmitted sequentially from the LSB (bit 0), from pin.
    - 4. The SCI3 checks the TDRE flag at the timing for sending the MSB (bit 7).
    - 5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transferred from TDR to TSR. of the next frame is started. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag m
    - the output state of the last bit. If the TEIE bit in SCR3 is set to 1 at this time, a TEI request is generated.
      - The SCK3 pin is fixed high at the end of transmission.

Figure 13.11 shows a sample flow chart for serial data transmission. Even if the TDRE cleared to 0, transmission will not start while a receive error flag (OER, FER, or PER) is

Make sure that the receive error flags are cleared to 0 before starting transmission.

User Data written processing to TDR

Figure 13.10 Example of SCI3 Transmission in Clocked Synchronous Mod




Figure 13.11 Sample Serial Transmission Flowchart (Clocked Synchronous M

Rev. 4.00 Sep. 23, 2005 Page 202 of 354 REJ09B0025-0400

time, an Ext interrupt request is generated, receive data is not transferred to NDK, a RDRF flag remains to be set to 1.

If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt generated.




Figure 13.12 Example of SCI3 Reception in Clocked Synchronous Mode

Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear th FER, PER, and RDRF bits to 0 before resuming reception. Figure 13.13 shows a sample chart for serial data reception.






Figure 13.13 Sample Serial Reception Flowchart (Clocked Synchronous Mo

RENESAS

Rev. 4.00 Sep. 23, 2005 Pag




Figure 13.14 Sample Flowchart of Simultaneous Serial Transmit and Receive Open (Clocked Synchronous Mode)

cycle is a data transmission cycle. I iguic 13.13 shows an example of file processor communication using the multiprocessor format. The transmitting station first sends the of the receiving station with which it wants to perform serial communication as data wit multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit When data with a 1 multiprocessor bit is received, the receiving station compares that data

own ID. The station whose ID matches then receives the data sent next. Stations whose match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI3 uses the MPIE bit in SCR3 to implement this function. When the MPIE bit is transfer of receive data from RSR to RDR, error flag detection, and setting the SSR state

RDRF, FER, and OER, to 1, are inhibited until data with a 1 multiprocessor bit is received. reception of a receive character with a 1 multiprocessor bit, the MPBR bit in SSR is set the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is rendered invalid. Al settings are the same as those in normal asynchronous mode. The clock used for multipr communication is the same as that in normal asynchronous mode.

Legend MPB: Multiprocessor bit

Figure 13.15 Example of Inter-Processor Communication Using Multiprocessor (Transmission of Data H'AA to Receiving Station A)

#### 13.6.1 **Multiprocessor Serial Data Transmission**

Figure 13.16 shows a sample flowchart for multiprocessor serial data transmission. For a transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmis cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI3 operations are as those in asynchronous mode.

Rev. 4.00 Sep. 23, 2005 Page 208 of 354 REJ09B0025-0400

RENESAS




Figure 13.16 Sample Multiprocessor Serial Transmission Flowchart

Rev. 4.00 Sep. 23, 2005 Page 210 of 354






Figure 13.17 Sample Multiprocessor Serial Reception Flowchart (1)





Figure 13.17 Sample Multiprocessor Serial Reception Flowchart (2)





RURF flag

RXI Interrupt

Figure 13.18 Example of SCI3 Reception Using Multiprocessor Format (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)



Rev. 4.00 Sep. 23, 2005 Pag

RXI Interrupt

The initial value of the TDRE flag in SSR is 1. Thus, when the TIE bit in SCR3 is set to
transferring the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR.
is not ready. The initial value of the TEND flag in SSR is 1. Thus, when the TEIE bit in S
sat to 1 before transferring the transmit date to TDD, a TEL interment request is generated

TEI

ERI

Setting TEND in SSR

Setting OER, FER, and PER in SSR

set to 1 before transferring the transmit data to TDR, a TEI interrupt request is generated the transmit data has not been sent. It is possible to make use of the most of these interrupt requests efficiently by transferring the transmit data to TDR in the interrupt routine. To p generation of these interrupt requests (TXI and TEI), set the enable bits (TIE and TEIE) to correspond to these interrupt requests to 1, after transferring the transmit data to TDR.

Rev. 4.00 Sep. 23, 2005 Page 214 of 354

Transmission End

Receive Error

When TE is 0, the TXD pin is used as an I/O port whose direction (input or output) and determined by PCR and PDR. This can be used to set the TXD pin to mark state (high le send a break during serial data transmission. To maintain the communication line at maruntil TE is set to 1, set both PCR and PDR to 1. As TE is cleared to 0 at this point, the T becomes an I/O port, and 1 is output from the TXD pin. To send a break during serial transmission, first set PCR to 1 and clear PDR to 0, and then clear TE to 0. When TE is 0, the transmitter is initialized regardless of the current transmission state, the TXD pin

an I/O port, and 0 is output from the TXD pin.

## 13.8.3 Receive Error Flags and Transmit Operations (Clocked Synchronous Mo

Transmission cannot be started when a receive error flag (OER, PER, or FER) is set to the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit to 0.

[Legend\

N: Ratio of bit rate to clock (N = 16)

D: Clock duty (D = 0.5 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) = 0 formula (1), the reception margin can be given by the formula.

$$M = \{0.5 - 1/(2 \times 16)\} \times 100 \, [\%] = 46.875\%$$

However, this is only the computed value, and a margin of 20% to 30% should be allowe system design.




Figure 13.19 Receive Data Sampling Timing in Asynchronous Mode

Rev. 4.00 Sep. 23, 2005 Page 216 of 354



- Conversion time: at least 3.5 µs per channel (at 20 MHz operation)
  - Two operating modes
    - Single mode: Single-channel A/D conversion
      - Scan mode: Continuous A/D conversion on 1 to 4 channels
  - Four data registers
    - Conversion results are held in a 16-bit data register for each channel
  - Sample and hold function
  - Two conversion start methods
    - Software
    - External trigger signal
  - Interrupt request

ADCMS32A\_000020020200

— An A/D conversion end interrupt request (ADI) can be generated




Figure 14.1 Block Diagram of A/D Converter

Analog input pin 2	ANZ	mput	
Analog input pin 3	AN3	Input	<u> </u>
A/D external trigger input pin	ADTRG	Input	External trigger input pin for sta conversion

Rev. 4.00 Sep. 23, 2005 Pag

## 14.3.1 A/D Data Registers A to D (ADDRA to ADDRD)

There are four 16-bit read-only ADDR registers; ADDRA to ADDRD, used to store the r A/D conversion. The ADDR registers, which store a conversion result for each channel, shown in table 14.2.

The converted 10-bit data is stored in bits 6 to 15. The lower 6 bits are always read as 0.

The data bus between the CPU and the A/D converter is 8 bits wide. The upper byte can directly from the CPU, however the lower byte should be read via a temporary register. Therefore byte access to ADDR should be done by reading the upper byte first then the lower data is reading the upper byte first then the lower data is reading the upper byte first then the lower data is a specific proper byte first the lower data is a specific proper byte first the lower data is a specific proper byte first the lower data is a specific proper byte first the lower data is a specific proper byte first the lower data is a specific proper byte first the lower data is a specific proper byte first the lower data is a specific proper byte first the lower d

Table 14.2 Analog Input Channels and Corresponding ADDR Registers

Analog Input Channel	A/D Data Register to Be Stored Results of A/D Conversion
AN0	ADDRA
AN1	ADDRB
AN2	ADDRC
AN3	ADDRD

Rev. 4.00 Sep. 23, 2005 Page 220 of 354



				• When 0 is written after reading ADF = 1
6	ADIE	0	R/W	A/D Interrupt Enable
				A/D conversion end interrupt (ADI) request enate ADF when 1 is set
5	ADST	0	R/W	A/D Start
				Setting this bit to 1 starts A/D conversion. In sir this bit is cleared to 0 automatically when conver the specified channel is complete. In scan mode conversion continues sequentially on the specific channels until this bit is cleared to 0 by software or a transition to standby mode.
4	SCAN	0	R/W	Scan Mode
				Selects single mode or scan mode as the A/D c

selected in scan mode

[Clearing conditions]

operating mode. 0: Single mode 1: Scan mode

Clock Select

Selects the A/D conversions time 0: Conversion time = 134 states (max.) 1: Conversion time = 70 states (max.)

Clear the ADST bit to 0 before switching the cor

Rev. 4.00 Sep. 23, 2005 Pag

REJ09

time.

0

R/W

3

CKS

## 14.3.3 A/D Control Register (ADCR)

ADCR enables A/D conversion started by an external trigger signal.

Bit	Bit Name	Initial Value	R/W	Description
7	TRGE	0	R/W	Trigger Enable
				A/D conversion is started at the falling edge and tedge of the external trigger signal (ADTRG) where is set to 1.
				The selection between the falling edge and rising the external trigger pin (ADTRG) conforms to the bit in the interrupt edge select register 2 (IEGR2)
6 to 1	_	All 1	_	Reserved
				These bits are always read as 1.
0	_	0	R/W	Reserved
				Do not set this bit to 1, though the bit is readable/

Rev. 4.00 Sep. 23, 2005 Page 222 of 354



- A/D conversion is started from the first channel when the ADST bit in ADCSR is s according to software or external trigger input.
  - When A/D conversion is completed, the result is transferred to the corresponding A register to the channel.
    - On completion of conversion, the ADF bit in ADCSR is set to 1. If the ADIE bit is this time, an ADI interrupt request is generated.
    - The ADST bit remains set to 1 during A/D conversion. When A/D conversion ends ADST bit is automatically cleared to 0 and the A/D converter enters the wait state.

#### 14.4.2 Scan Mode

channel as follows:

In scan mode, A/D conversion is performed sequentially for the analog input on the spec channels (four channels maximum) as follows:

- 1. When the ADST bit is set to 1 by software, or external trigger input, A/D conversion the first channel in the group.
- 2. When A/D conversion for each channel is completed, the result is sequentially trans the A/D data register corresponding to each channel.
- 3. When conversion of all the selected channels is completed, the ADF flag in ADCSR If the ADIE bit is set to 1 at this time, an ADI interrupt is requested. Conversion of channel in the group starts again.
- 4. The ADST bit is not automatically cleared to 0. Steps [2] to [3] are repeated as long ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stop.



Rev. 4.00 Sep. 23, 2005 Pag

In scan mode, the values given in table 14.3 apply to the first conversion time. In the second subsequent conversions, the conversion time is 128 states (fixed) when CKS = 0 and 66 s (fixed) when CKS = 1.




Figure 14.2 A/D Conversion Timing



#### 14.4.4 External Trigger Input Tilling

A/D conversion can also be started by an external trigger input. When the TRGE bit is s ADCR, external trigger input is enabled at the ADTRG pin. A falling edge at the ADTR pin sets the ADST bit to 1 in ADCSR, starting A/D conversion. Other operations, in bo and scan modes, are the same as when the bit ADST has been set to 1 by software. Figure shows the timing.




Figure 14.3 External Trigger Input Timing

Rev. 4.00 Sep. 23, 2005 Pag

when the digital output changes from the minimum voltage value 0000000000 to 000 (see figure 14.5). Full-scale error

full-scale voltage. Does not include offset error, full-scale error, or quantization error.

The deviation between the digital value and the analog input value. Includes offset en

RENESAS

The deviation of the analog input voltage value from the ideal A/D conversion characteristics and the ideal A/D conversion characteristics are the ideal A/D conversion characteristics.

• Nonlinearity error

Absolute accuracy

The error with respect to the ideal A/D conversion characteristics between zero voltage

Rev. 4.00 Sep. 23, 2005 Page 226 of 354

REJ09B0025-0400

scale error, quantization error, and nonlinearity error.

when the digital output changes from 11111111110 to 1111111111 (see figure 14.5).




Figure 14.4 A/D Conversion Accuracy Definitions (1)




Figure 14.5 A/D Conversion Accuracy Definitions (2)

Rev. 4.00 Sep. 23, 2005 Pag

filter effect is obtained in this case, it may not be possible to follow an analog signal with differential coefficient (e.g., 5 mV/ $\mu$ s or greater) (see figure 14.6). When converting a hi analog signal or converting in scan mode, a low-impedance buffer should be inserted.

#### 14.6.2 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversaffect absolute accuracy. Be sure to make the connection to an electrically stable GND.

Care is also required to ensure that filter circuits do not interfere with digital signals or acantennas on the mounting board.




Figure 14.6 Analog Input Circuit Example

power supply voltage rises again.

below the guaranteed operating voltage can be removed by entering standby mode when exceeding the guaranteed operating voltage and during normal operation. Thus, system can be improved. If the power supply voltage falls more, the reset state is automatically the power supply voltage rises again, the reset state is held for a specified period, then a is automatically entered.

Even if the power supply voltage falls, the unstable state when the power supply voltage

Figure 15.1 is a block diagram of the power-on reset circuit and the low-voltage detection

#### **Features** 15.1

Power-on reset circuit

Uses an external capacitor to generate an internal reset signal when power is first sup Low-voltage detection circuit

LVDR: Monitors the power-supply voltage, and generates an internal reset signal wl voltage falls below a specified value. LVDI: Monitors the power-supply voltage, and generates an interrupt when the voltage

below or rises above respective specified values.

Two pairs of detection levels for reset generation voltage are available: when only the circuit is used, or when the LVDI and LVDR circuits are both used.




Figure 15.1 Block Diagram of Power-On Reset Circuit and Low-Voltage Detection

### 15.2 Register Descriptions

The low-voltage detection circuit has the following registers.

- Low-voltage-detection control register (LVDCR)
- Low-voltage-detection status register (LVDSR)

REJ09B0025-0400



				otaliaby mode)
				1: The low-voltage detection circuit is used
6 to 4	_	All 1	_	Reserved
				These bits are always read as 1, and cannot be
3	LVDSEL	0*	R/W	LVDR Detection Level Select
				0: Reset detection voltage is 2.3 V (typ.)
				1: Reset detection voltage is 3.6 V (typ.)
				When the falling or rising voltage detection inte used, reset detection voltage of 2.3 V (typ.) shoused. When only a reset detection interrupt is udetection voltage of 3.6 V (typ.) should be used.
2	LVDRE	0*	R/W	LVDR Enable
				0: Disables the LVDR function
				1: Enables the LVDR function
1	LVDDE	0	R/W	Voltage-Fall-Interrupt Enable
				0: Interrupt on the power-supply voltage falling selected detection level disabled
				1: Interrupt on the power-supply voltage falling selected detection level enabled
0	LVDUE	0	R/W	Voltage-Rise-Interrupt Enable
				0: Interrupt on the power-supply voltage rising selected detection level disabled
				1: Interrupt on the power-supply voltage rising

7

Note:

**LVDE** 

0\*

R/W

LVD Enable

standby mode)

0: The low-voltage detection circuit is not used

Not initialized by LVDR but initialized by a power-on reset or WDT reset.

selected detection level enabled

Rev. 4.00 Sep. 23, 2005 Pag

_	1	0	1	1	1	0	0	0	0
	Legend	* means	invalid.						

## 15.2.2 Low-Voltage-Detection Status Register (LVDSR)

Initial

0\*

R/W

LVDSR indicates whether the power-supply voltage falls below or rises above the respectified values.

Bit	Bit Name	Value	R/W	Description
7 to 2	_	All 1		Reserved
				These bits are always read as 1, and cannot be m
1	LVDDF	0*	R/W	LVD Power-Supply Voltage Fall Flag
				[Setting condition]
				When the power-supply voltage falls below Vint (D $3.7~\mathrm{V}$ )
				[Clearing condition]
				Writing 0 to this bit after reading it as 1

Note: \* Initialized by LVDR.

Rev. 4.00 Sep. 23, 2005 Page 232 of 354

**LVDUF** 

RENESAS

[Setting condition]

[Clearing condition]

LVD Power-Supply Voltage Rise Flag

Writing 0 to this bit after reading it as 1

When the power supply voltage falls below Vint (D the LVDUE bit in LVDCR is set to 1, then rises about (U) (typ. = 4.0 V) before falling below Vreset1 (typ.

0

prevent the incorrect operation of the chip by noise on the  $\overline{RES}$  pin.

within the specified time. The maximum time required for the power supply to rise and power has been supplied  $(t_{PWON})$  is determined by the oscillation frequency  $(f_{OSC})$  and cap which is connected to  $\overline{RES}$  pin  $(C_{\overline{RES}})$ . If  $t_{PWON}$  means the time required to reach 90 % of supply voltage, the power supply circuit should be designed to satisfy the following form

To achieve stable operation of this LSI, the power supply needs to rise to its full level as

$$t_{PWON}$$
 (ms)  $\leq 90 \times C_{\overline{RES}}$  ( $\mu F$ ) + 162/ $f_{OSC}$  (MHz)

$$(t_{_{PWON}}\!\le\!3000$$
 ms,  $C_{\overline{RES}}\!\ge\!0.22~\mu\text{F},$  and  $f_{_{OSC}}$  = 10 in 2-MHz to 10-MHz operation

Note that the power supply voltage (Vcc) must fall below Vpor = 100 mV and rise after the  $\overline{\text{RES}}$  pin is removed. To remove charge on the  $\overline{\text{RES}}$  pin, it is recommended that the should be placed near Vcc. If the power supply voltage (Vcc) rises from the point above power-on reset may not occur.




Figure 15.2 Operational Timing of Power-On Reset Circuit



Rev. 4.00 Sep. 23, 2005 Pag

When the power-supply voltage falls below the Vreset voltage (typ. = 2.3 V or 3.6 V), the clears the  $\overline{\text{LVDRES}}$  signal to 0, and resets the prescaler S. The low-voltage detection reset remains in place until a power-on reset is generated. When the power-supply voltage rise the Vreset voltage again, the prescaler S starts counting. It counts  $131,072 \text{ clock } (\phi) \text{ cycle}$  then releases the internal reset signal. In this case, the LVDE, LVDSEL, and LVDRE bits LVDCR are not initialized.

Note that if the power supply voltage (Vcc) falls below  $V_{\tiny LVDRmin} = 1.0~V$  and then rises fro point, the low-voltage detection reset may not occur.

If the power supply voltage (Vcc) falls below Vpor = 100 mV, a power-on reset occurs.




Figure 15.3 Operational Timing of LVDR Circuit

Rev. 4.00 Sep. 23, 2005 Page 234 of 354 REJ09B0025-0400



LVDINT signal to 0 and the LVDDF bit in LVDSR is set to 1. If the LVDDE bit is 1 at an IRQ0 interrupt request is simultaneously generated. In this case, the necessary data n saved in the external EEPROM, etc, and a transition must be made to standby mode or s mode. Until this processing is completed, the power supply voltage must be higher than limit of the guaranteed operating voltage.

When the power-supply voltage does not fall below Vreset1 (typ. = 2.3 V) voltage but r Vint (U) (typ. = 4.0 V) voltage, the LVDI sets the  $\overline{LVDINT}$  signal to 1. If the LVDUE this time, the LVDUF bit in LVDSR is set to 1 and an IRQ0 interrupt request is simultangenerated.

If the power supply voltage (Vcc) falls below Vreset1 (typ. = 2.3 V) voltage, the LVDR is performed.




Figure 15.4 Operational Timing of LVDI Circuit



Rev. 4.00 Sep. 23, 2005 Pag

LVDUE bits to 0. Then clear the LVDE bit to 0. The LVDE bit must not be cleared to same timing as the LVDRE, LVDDE, and LVDUE bits because incorrect operation n




Figure 15.5 Timing for Operation/Release of Low-Voltage Detection Circu

### 16.1 When Using Internal Power Supply Step-Down Circuit

Connect the external power supply to the  $V_{cc}$  pin, and connect a capacitance of approximal power between  $V_{cc}$  and  $V_{ss}$ , as shown in figure 16.1. The internal step-down circuit is made simply by adding this external circuit. In the external circuit interface, the external power voltage connected to  $V_{cc}$  and the GND potential connected to  $V_{ss}$  are the reference levels example, for port input/output levels, the  $V_{cc}$  level is the reference for the high level, and level is that for the low level. The A/D converter analog power supply is not affected by internal step-down circuit.




Figure 16.1 Power Supply Connection when Internal Step-Down Circuit is

RENESAS




Figure 16.2 Power Supply Connection when Internal Step-Down Circuit is Not

REJ09B0025-0400



- The number of access states is indicated.
- 2. Register bits
  - Bit configurations of the registers are described in the same order as the register add
    - Reserved bits are indicated by in the bit name column.
  - When registers consist of 16 bits, bits are described from the MSB side.
- 3. Register states in each operating mode
- Register states are described in the same order as the register addresses.
- The register states described here are for the basic operating modes. If there is a spec for an on-chip peripheral module, refer to the section on that on-chip peripheral mod

Receive data register_3	RDR_3	8	H'F605	SCI3_3
_	_	_	H'F606, H'F607	SCI3_3
SCI3_3 module control register	SMCR	8	H'F608	SCI3_3
Low-voltage-detection control register	LVDCR	8	H'F730	LVDC*1
Low-voltage-detection status register	LVDSR	8	H'F731	LVDC*1
Serial mode register_2	SMR_2	8	H'F740	SCI3_2
Bit rate register_2	BRR_2	8	H'F741	SCI3_2
Serial control register 3_2	SCR3_2	8	H'F742	SCI3_2
Transmit data register_2	TDR_2	8	H'F743	SCI3_2
Serial status register_2	SSR_2	8	H'F744	SCI3_2
Receive data register_2	RDR_2	8	H'F745	SCI3_2
Timer mode register W	TMRW	8	H'FF80	Timer W
Timer control register W	TCRW	8	H'FF81	Timer W
Timer interrupt enable register W	TIERW	8	H'FF82	Timer W
Timer status register W	TSRW	8	H'FF83	Timer W
Timer I/O control register 0	TIOR0	8	H'FF84	Timer W
Timer I/O control register 1	TIOR1	8	H'FF85	Timer W
Timer counter	TCNT	16	H'FF86	Timer W
General register A	GRA	16	H'FF88	Timer W

TDR\_3

SSR\_3

H'F603

H'F604

SCI3\_3

SCI3\_3

16\*<sup>2</sup>

16\*<sup>2</sup>

Transmit data register\_3

Serial status register\_3

REJ09B0025-0400

Rev. 4.00 Sep. 23, 2005 Page 240 of 354



	REI	NES/			RE
			Rev. 4	4.00 Sep. 23	, 2005
Timer counter WD	TCWD	8	H'FFC1	WDT*3	8
Timer control/status register WD	TCSRWD	8	H'FFC0	WDT*3	8
A/D control register	ADCR	8	H'FFB9	A/D converter	8
A/D control/status register	ADCSR	8	H'FFB8	A/D converter	8
A/D data register D	ADDRD	16	H'FFB6	A/D converter	8
A/D data register C	ADDRC	16	H'FFB4	A/D converter	8
A/D data register B	ADDRB	16	H'FFB2	A/D converter	8
A/D data register A	ADDRA	16	H'FFB0	A/D converter	8
Receive data register	RDR	8	H'FFAD	SCI3	8
Serial status register	SSR	8	H'FFAC	SCI3	8
Transmit data register	TDR	8	H'FFAB	SCI3	8
Serial control register 3	SCR3	8	H'FFAA	SCI3	8
Bit rate register	BRR	8	H'FFA9	SCI3	8
Serial mode register	SMR	8	H'FFA8	SCI3	8
Timer control register V1	TCRV1	8	H'FFA5	Timer V	8
Timer counter V	TCNTV	8	H'FFA4	Timer V	8
Timer constant register B	TCORB	8	H'FFA3	Timer V	8

101100

TCSRV

TCORA

8

8

Timer control/status register V

Timer constant register A

1111710

H'FFA1

H'FFA2

I III I V

Timer V

Timer V

8

8



Break data register L	BDRL	8	H'FFCD
Port pull-up control register 1	PUCR1	8	H'FFD0
Port pull-up control register 5	PUCR5	8	H'FFD1
Port data register 1	PDR1	8	H'FFD4
Port data register 2	PDR2	8	H'FFD5
Port data register 5	PDR5	8	H'FFD8
Port data register 7	PDR7	8	H'FFDA
Port data register 8	PDR8	8	H'FFDB
Port data register B	PDRB	8	H'FFDD
Port mode register 1	PMR1	8	H'FFE0
Port mode register 5	PMR5	8	H'FFE1
Port control register 1	PCR1	8	H'FFE4
Port control register 2	PCR2	8	H'FFE5
Port control register 5	PCR5	8	H'FFE8
Port control register 7	PCR7	8	H'FFEA
Port control register 8	PCR8	8	H'FFEB
System control register 1	SYSCR1	8	H'FFF0
System control register 2	SYSCR2	8	H'FFF1
Interrupt edge select register 1	IEGR1	8	H'FFF2

BDRH

8

**H'FFCC** 

Address

Address

break

break

I/O port

Power-

Power-

Interrupts 8

down

down

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

RENESAS

Break data register H

Notes: 1. LVDC: Low-voltage detection circuits (optional)

- 2. Only word access can be used.
- 3. WDT: Watchdog timer

SSR_3	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT	•
RDR_3	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0	•
SMCR	_	_	_	_	_	_	TXD_3	MSTS3_3	•
LVDCR	LVDE	_	_	_	LVDSEL	LVDRE	LVDDE	LVDUE	L١
LVDSR	_	_	_	_	_	_	LVDDF	LVDUF	- (o
SMR_2	COM	CHR	PE	PM	STOP	MP	CKS1	CKS0	S
BRR_2	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0	•
SCR3_2	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	•
TDR_2	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0	
SSR_2	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT	•
RDR_2	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0	
TMRW	CTS	_	BUFEB	BUFEA	_	PWMD	PWMC	PWMB	Ti
TCRW	CCLR	CKS2	CKS1	CKS0	TOD	TOC	TOB	TOA	•
TIERW	OVIE	_	_	_	IMIED	IMIEC	IMIEB	IMIEA	-
TSRW	OVF	_	_	_	IMFD	IMFC	IMFB	IMFA	•
TIOR0	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	•
TIOR1	_	IOD2	IOD1	IOD0	_	IOC2	IOC1	IOC0	•
TCNT	TCNT15	TCNT14	TCNT13	TCNT12	TCNT11	TCNT10	TCNT9	TCNT8	•
	TCNT7	TCNT6	TCNT5	TCNT4	TCNT3	TCNT2	TCNT1	TCNT0	•
GRA	GRA15	GRA14	GRA13	GRA12	GRA11	GRA10	GRA9	GRA8	•
	GRA7	GRA6	GRA5	GRA4	GRA3	GRA2	GRA1	GRA0	•
GRB	GRB15	GRB14	GRB13	GRB12	GRB11	GRB10	GRB9	GRB8	-
	GRB7	GRB6	GRB5	GRB4	GRB3	GRB2	GRB1	GRB0	-



TDR\_3

REJ09B0025-0400

TDR7

TDR6

TDR5

TDR4

TDR3

TDR2

TDR1

TDR0

TCORB	TCORB7	TCORB6	TCORB5	TCORB4	TCORB3	TCORB2	TCORB1
TCNTV	TCNTV7	TCNTV6	TCNTV5	TCNTV4	TCNTV3	TCNTV2	TCNTV1
TCRV1	_	_	_	TVEG1	TVEG0	TRGE	_
SMR	COM	CHR	PE	PM	STOP	MP	CKS1
BRR	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1
SCR3	TIE	RIE	TE	RE	MPIE	TEIE	CKE1
TDR	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1
SSR	TDRE	RDRF	OER	FER	PER	TEND	MPBR
RDR	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1
ADDRA	AD9	AD8	AD7	AD6	AD5	AD4	AD3
	AD1	AD0	_	_	_	_	_
ADDRB	AD9	AD8	AD7	AD6	AD5	AD4	AD3
	AD1	AD0	_	_	_	_	_
ADDRC	AD9	AD8	AD7	AD6	AD5	AD4	AD3
	AD1	AD0	_	_	_	_	_
ADDRD	AD9	AD8	AD7	AD6	AD5	AD4	AD3
	AD1	AD0	_	_	_	_	_
ADCSR	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1
ADCR	TRGE	_	_	_	_	_	_
TCSRWD	B6WI	TCWE	B4WI	TCSRWE	B2WI	WDON	B0WI
TCWD	TCWD7	TCWD6	TCWD5	TCWD4	TCWD3	TCWD2	TCWD1
TMWD	_	_	_	_	CKS3	CKS2	CKS1

TCRV0

**TCSRV** 

**TCORA** 

CMIEB

**CMFB** 

CMIEA

**CMFA** 

OVIE

OVF

CCLR1

CCLR0

OS3

TCORA7 TCORA6 TCORA5 TCORA4 TCORA3 TCORA2 TCORA1 TCORA0

CKS2

OS2

CKS1

OS1

CKS0

OS0

TCORB0

TCNTV0

ICKS0

CKS0

BRR0

CKE0

TDR0

**MPBT** 

RDR0

AD2

AD2

AD2

AD2

CH0



Rev. 4.00 Sep. 23, 2005 Pag





PCR2	_	_	_	_	_			
PCR5	PCR57	PCR56	PCR55	PCR54	PCR53			
PCR7	_	PCR76	PCR75	PCR74	PCR73			
PCR8	_	_	_	PCR84	PCR83			
SYSCR1	SSBY	STS2	STS1	STS0	_			
SYSCR2	SMSEL	_	DTON	MA2	MA1			
IEGR1	_	_	_	_	IEG3			
IEGR2	_	_	WPEG5	WPEG4	WPEG3			
IENR1	IENDT	_	IENWP	_	IEN3			
IRR1	IRRDT	_	_	_	IRRI3			
IWPR	_	_	IWPF5	IWPF4	IWPF3			
MSTCR1	_	_	MSTS3	MSTAD	MSTWD			
MSTCR2	MSTS3_2	_	_	_	_			
Note: *	WDT: W	WDT: Watchdog timer						

RENESAS

PDR1

PDR2

PDR5

PDR7

PDR8

**PDRB** 

PMR1

PMR5

PCR1

P17

P57

IRQ3

POF57

PCR17

P16

P56

P76

POF56

PCR16

P15

P55

P75

WKP5

PCR15

P14

P54

P74

P84

IRQ0

WKP4

PCR14

P53

P73

P83

PB3

TXD2

WKP3

P12

P22

P52

P72

P82

PB2

WKP2

PCR12

PCR22

PCR52

PCR72

PCR82

MA0

WPEG2

IWPF2

**MSTTW** 

P11

P21

P51

P71

P81

PB1

TXD

WKP1

PCR11

PCR21

PCR51

PCR71

PCR81

WPEG1

IWPF1

**MSTTV** 

P10

P20

P50

P70

P80

PB0

WKP0

PCR10

PCR20

PCR50

PCR70

PCR80

IEG0

WPEG0 IEN0 IRRI0

IWPF0

Po

Int

Po

Rev. 4.00 Sep. 23, 2005 Page 246 of 354

SMCR	Initialized	_	_	Initialized	Initialized	
LVDCR	Initialized	_	_	_	_	LVDC (optional)
LVDSR	Initialized	_	_	_	_	_
SMR_2	Initialized	_	_	Initialized	Initialized	SCI3_2
BRR_2	Initialized	_	_	Initialized	Initialized	
SCR3_2	Initialized	_	_	Initialized	Initialized	
TDR_2	Initialized	_	_	Initialized	Initialized	
SSR_2	Initialized		_	Initialized	Initialized	_
RDR_2	Initialized	_		Initialized	Initialized	
TMRW	Initialized	_	_	_	_	Timer W
TCRW	Initialized		_			_
TIERW	Initialized		_			_
TSRW	Initialized	_	_		_	_
TIOR0	Initialized	_		_	_	_
TIOR1	Initialized	_	_	_	_	
TCNT	Initialized	_	_		_	_
GRA	Initialized	_		_	_	_
GRB	Initialized	_	_	_	_	
GRC	Initialized	_	_		_	_
GRD	Initialized					
FLMCR1	Initialized	_	_	Initialized	Initialized	ROM

FLMCR2

EBR1

**FENR** 

Initialized

Initialized

Initialized

Initialized

Rev. 4.00 Sep. 23, 2005 Pag

Initialized

SCR3	Initialized	_	_	Initialized	Initialized	
TDR	Initialized	_	_	Initialized	Initialized	<del>_</del>
SSR	Initialized	_	_	Initialized	Initialized	<del>_</del>
RDR	Initialized	_	_	Initialized	Initialized	<del>_</del>
ADDRA	Initialized	_	_	Initialized	Initialized	A/D converter
ADDRB	Initialized	_	_	Initialized	Initialized	_
ADDRC	Initialized	_	_	Initialized	Initialized	<del>_</del>
ADDRD	Initialized	_	_	Initialized	Initialized	_
ADCSR	Initialized	_	_	Initialized	Initialized	_
ADCR	Initialized	_	_	Initialized	Initialized	_
TCSRWD	Initialized	_	_	_	_	WDT*
TCWD	Initialized	_	_	_	_	_
						<del></del>
TMWD	Initialized	_	_	_	_	
ABRKCR	Initialized Initialized	_	<u> </u>		_	Address Break
					_ _ _	Address Break
ABRKCR	Initialized	_ _ _ _			_ _ _ _	Address Break
ABRKCR ABRKSR	Initialized Initialized					Address Break 
ABRKCR ABRKSR BARH	Initialized Initialized Initialized			_ _ _ _ _ _	_ _ _ _ _	Address Break
ABRKCR ABRKSR BARH BARL	Initialized Initialized Initialized Initialized					Address Break
ABRKCR ABRKSR BARH BARL BDRH	Initialized Initialized Initialized Initialized Initialized					Address Break  I/O port
ABRKCR ABRKSR BARH BARL BDRH BDRL	Initialized Initialized Initialized Initialized Initialized Initialized			- - - - - - - -		- - - -
ABRKCR ABRKSR BARH BARL BDRH BDRL PUCR1	Initialized Initialized Initialized Initialized Initialized Initialized Initialized		- - - - - - - - -		- - - - - - -	- - - -
ABRKCR ABRKSR BARH BARL BDRH BDRL PUCR1 PUCR5	Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized	- - - - - - - - -	- - - - - - - - -			- - - -



PDR7

Initialized

SYSCR1	Initialized	_	_	_	_	Power-down
SYSCR2	Initialized	_	_	_	_	_
IEGR1	Initialized	_	_	_	_	Interrupts
IEGR2	Initialized	_	_	_	_	_
IENR1	Initialized	_	_	_	_	_
IRR1	Initialized	_	_	_	_	_
IWPR	Initialized	_	_	_	_	_
MSTCR1	Initialized	_	_	_	_	Power-down
MSTCR2	Initialized	_	_	_	_	<del>_</del>

Note: — is not initialized

Initialized

PCR8

\* WDT: Watchdog timer

Rev. 4.00 Sep. 23, 2005 Page 250 of 354

REJ09B0025-0400




Port B		–0.3 to AV $_{\rm cc}$ +0.3	V
Operating temperature	$T_{opr}$	-20 to +75	°C
Storage temperature	$T_{stg}$	-55 to +125	°C
Note: * Permanent damage may result if r should be under the conditions sp		9	


values can result in incorrect operation and reduced reliability.

#### **Electrical Characteristics (F-ZTAT**<sup>TM</sup> Version) 18.2


#### 18.2.1 **Power Supply Voltage and Operating Ranges**

# **Power Supply Voltage and Oscillation Frequency Range**





# (3) Analog Power Supply Voltage and A/D Converter Accuracy Guarantee Range



Rev. 4.00 Sep. 23, 2005 Page 252 of 354 REJ09B0025-0400



		_ ′					
		RXD, RXD_2, RXD_3* <sup>1</sup> , P12 to P10, P17 to P14, P22 to P20,	V <sub>cc</sub> = 4.0 V to 5.5 V	V <sub>cc</sub> × 0.7	_	V <sub>cc</sub> + 0.3	V
		P57 to P50, P76 to P70, P84 to P80		$V_{cc} \times 0.8$	_	V <sub>cc</sub> + 0.3	
		PB3 to PB0	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	$V_{cc} \times 0.7$	_	AV <sub>cc</sub> + 0.3	٧
				$V_{cc} \times 0.8$	_	AV <sub>cc</sub> + 0.3	-
		OSC1	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	V <sub>cc</sub> - 0.5	_	V <sub>cc</sub> + 0.3	٧
				$V_{\rm cc} - 0.3$	_	V <sub>cc</sub> + 0.3	_
Input low voltage	V <sub>IL</sub>	RES, NMI WKP0 to WKP5, IRQ0, IRQ3, ADTRG, TMRIV,	$V_{cc}$ = 4.0 V to 5.5 V	-0.3	_	V <sub>cc</sub> × 0.2	٧
		TMCIV, FTCI, FTIOA to FTIOD, SCK3, SCK3_2, SCK3_3*1, TRGV		-0.3	_	V <sub>cc</sub> × 0.1	-
		RXD, RXD_2, RXD_3* <sup>1</sup> , P12 to P10, P17 to P14, P22 to P20,	V <sub>cc</sub> = 4.0 V to 5.5 V	-0.3	_	V <sub>cc</sub> × 0.3	V
		P57 to P50, P76 to P70, P84 to P80 PB3 to PB0		-0.3	_	V <sub>cc</sub> × 0.2	
		OSC1	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	-0.3	_	0.5	٧
				-0.3		0.3	

TMCIV, FTCI,

FTIOA to FTIOD, SCK3, SCK3\_2, SCK3\_3\*1, TRGV  $V_{cc} \times 0.9$  —  $V_{cc} + 0.3$ 

Rev. 4.00 Sep. 23, 2005 Page 254 of 354

			$I_{OL} = 10.0 \text{ mA}$				
			$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	_	_	0.4	
			$I_{OL} = 1.6 \text{ mA}$				
			I <sub>OL</sub> = 0.4 mA	_	_	0.4	_
Input/ output leakage current	I <sub>1L</sub>	OSC1, RES, NMI WKP0, WKP5, IRQ0, IRQ3, ADTRG, TRGV, TMRIV, TMCIV, FTCI, FTIOA to FTIOD, RXD, RXD_2, RXD_3*1, SCK3, SCK3_2, SCK3_3*1	$V_{IN} = 0.5 \text{ V to}$ ( $V_{CC} - 0.5 \text{ V}$ )	_	_	1.0	μА
		P12 to P10, P17 to P14, P22 to P20, P57 to P50, P76 to P70, P84 to P80	$V_{IN} = 0.5 \text{ V to}$ ( $V_{CC} - 0.5 \text{ V}$ )	_	_	1.0	μА
		PB3 to PB0	$V_{IN} = 0.5 \text{ V to} $ (AV <sub>CC</sub> - 0.5 V)	_	_	1.0	μΑ
Pull-up MOS	-I <sub>p</sub>	P12 to P10, P17 to P14,	$V_{CC} = 5.0 \text{ V},$ $V_{IN} = 0.0 \text{ V}$	50.0	_	300.0	μΑ
Current		P55 to P50					

 $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$  —

 $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$  —

 $I_{OL} = 20.0 \text{ mA}$ 

P84 to P80

P55 to P50

current

REJ09

Rev. 4.00 Sep. 23, 2005 Pag

60.0

1.5

1.0

٧

 $V_{CC} = 3.0 \text{ V},$  $V_{IN} = 0.0 \text{ V}$ 

	OFEZ		$V_{cc} = 5.0 \text{ V},$ $f_{osc} = 20 \text{ MHz}$				
			Active mode 2 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$	_	1.2		* F V
Sleep mode current	I <sub>SLEEP1</sub>		Sleep mode 1 $V_{cc} = 5.0 \text{ V},$ $f_{osc} = 20 \text{ MHz}$	_	11.5	22.5	mA *
consump- tion			Sleep mode 1 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$	_	6.5		* F V
	I <sub>SLEEP2</sub>	V <sub>cc</sub>	Sleep mode 2 $V_{cc} = 5.0 \text{ V},$ $f_{osc} = 20 \text{ MHz}$	_	1.7	2.7	mA *
			Sleep mode 2 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$	_	1.1	_	* F V
Standby mode current consump- tion	I <sub>STBY</sub>	V <sub>cc</sub>		_	_	5.0	μ <b>A</b> *

Rev. 4.00 Sep. 23, 2005 Page 256 of 354 REJ09B0025-0400



Sleep mode 1	V <sub>cc</sub>	Only timers operate	V <sub>cc</sub>	
Sleep mode 2		Only timers operate (φOSC/64)		
Standby mode	V <sub>cc</sub>	CPU and timers both stop	V <sub>cc</sub>	Main clock: ceramic or cry resonator

Operates (\phiOSC/64)

Active mode 2

ceramic or cry resonator

Rev. 4.00 Sep. 23, 2005 Pag

Allowable output low current (total)	$\Sigma I_{OL}$	Output pins except port 8	$V_{cc} = 4.0 \text{ V to}$ 5.5 V	_	_	40.0
		Port 8	_	_	_	80.0
		Output pins except port 8		_	_	20.0
		Port 8	_	_	_	40.0
Allowable output high current (per pin)	I –I <sub>OH</sub> I	All output pins	$V_{cc} = 4.0 \text{ V to}$ 5.5 V	_	_	2.0
				_	_	0.2
Allowable output high current (total)	I –∑I <sub>OH</sub> I	All output pins	$V_{cc} = 4.0 \text{ V to}$ 5.5 V	_	_	30.0
				_	_	8.0

except port 8

Rev. 4.00 Sep. 23, 2005 Page 258 of 354



time				
Oscillation stabilization time (crystal resonator)	t <sub>rc</sub>	OSC1, OSC2		_
Oscillation stabilization time (ceramic resonator)	t <sub>rc</sub>	OSC1, OSC2		_
External clock	t <sub>CPH</sub>	OSC1	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	20.0
high width				40.0
External clock	t <sub>CPL</sub>	OSC1	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	20.0
low width				40.0
External clock	t <sub>CPr</sub>	OSC1	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	_
rise time				
External clock	t <sub>CPf</sub>	OSC1	V <sub>cc</sub> = 4.0 V to 5.5 V	
fall time				

cycle time

fall time

Instruction cycle

RENESAS

Rev. 4.00 Sep. 23, 2005 Pag

OSC

μs

 $t_{\rm cyc}$ 

ms

ms

ns

ns

ns

ns

ns

ns

ns

ns

REJ09

12.8

10.0

5.0

10.0

15.0

10.0

15.0

2

		TMRIV, TRGV, ADTRG, FTCI, FTIOA to FTIOD				
Input pin low width	t <sub>IL</sub>	NMI, IRQO, IRQ3, WKP0 to WKP5, TMCIV, TMRIV, TRGV, ADTRG, FTCI, FTIOA to	2	_	_	t <sub>cyc</sub>

TMCIV,

- Notes: 1. When an external clock is input, the minimum system clock oscillator frequence 1.0 MHz.
  - 2. Determined by MA2 to MA0 in system control register 2 (SYSCR2).

Rev. 4.00 Sep. 23, 2005 Page 260 of 354

width	SON	SCK3_2, SCK3_3*					Ocyc
Transmit data delay	t <sub>TXD</sub>	TXD,	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	_	_	1	t <sub>cyc</sub>
time (clocked synchronous)		TXD_2, TXD_3*		_	_	1	t <sub>cyc</sub>
Receive data setup	t <sub>RXS</sub>	RXD,	V <sub>CC</sub> = 4.0 V to 5.5 V	50.0	_	_	ns
time (clocked synchronous)		RXD_2, RXD_3*		100.0	_	_	ns
Receive data hold	t <sub>RXH</sub>	RXD,	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	50.0	_	_	ns
time (clocked synchronous)		RXD_2, RXD_3*		100.0	_	_	ns

\* The SCK3\_3, RXD\_3, and TXD\_3 pins are not available in the H8/36014.



Rev. 4.00 Sep. 23, 2005 Pag

	AI <sub>STOP1</sub>	AV <sub>cc</sub>		_
	Al <sub>STOP2</sub>	AV <sub>cc</sub>		_
Analog input capacitance	C <sub>AIN</sub>	AN3 to AN0		_
Allowable signal source impedance	R <sub>AIN</sub>	AN3 to AN0		_
Resolution (data length)				10
Conversion time (single mode)			$AV_{cc} = 3.3 \text{ V}$ to 5.5 V	134
Nonlinearity error				
Offset error			<del></del>	_
Full-scale error				_
Quantization error			<del></del>	_
Absolute accuracy				
Conversion time (single mode)			AV <sub>cc</sub> = 4.0 V to 5.5 V	70
Nonlinearity error				_
Offset error				_
Full-scale error				_
Quantization error				_
Absolute accuracy			<del></del>	_

 $\mathsf{AV}_{\mathsf{cc}}$ 

Analog power supply Al<sub>OPE</sub>

current

AV<sub>cc</sub> = 5.0 V —

 $f_{osc} =$  20 MHz

2.0

5.0

30.0

5.0

10

±7.5

±7.5

±7.5

±0.5

±8.0

±7.5

±7.5

±7.5

±0.5

±8.0

50

10

mΑ

μΑ

μΑ

рF

kΩ

bit

LSB

LSB

LSB

LSB

LSB  $\mathbf{t}_{\scriptscriptstyle{\mathrm{cyc}}}$ 

LSB

LSB

LSB

LSB LSB

- 2. Al<sub>stop1</sub> is the current in active and sleep modes while the A/D converter is idle
  - 3. Al<sub>stopp</sub> is the current at reset and in standby and subsleep modes while the A/ converter is idle.

#### 18.2.5 **Watchdog Timer Characteristics**

## **Table 18.6 Watchdog Timer Characteristics**

 $V_{cc} = 3.0 \text{ V}$  to 5.5 V,  $V_{ss} = 0.0 \text{ V}$ ,  $T_{s} = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$ , unless otherwise specified.

		Applicable			Value	s	
Item	Symbol	Pins	Condition	Min	Тур	Max	Unit
On-chip oscillator overflow time	t <sub>ovf</sub>			0.2	0.4	_	S
Noto: *	Showe that	time to count fr	om 0 to 255	at which r	oint an ir	ntornal ro	eat is aan

Shows the time to count from 0 to 255, at which point an internal reset is gen when the internal oscillator is selected.

Rev. 4.00 Sep. 23, 2005 Pag

Programming	Wait time after SWE bit setting*1	X		1	_	_
	Wait time after PSU bit setting*1	у		50	_	_
	Wait time after P bit setting	z1	$1 \le n \le 6$	28	30	32
	*1*4	z2	$7 \le n \le 1000$	198	200	202
		z3	Additional- programming	8	10	12
	Wait time after P bit clear*1	α		5	_	_
	Wait time after PSU bit clear*1	β		5	_	_
	Wait time after PV bit setting*1	γ		4	_	_
	Wait time after dummy write*1	ε		2	_	_
	Wait time after PV bit clear*1	η		2	_	_
	Wait time after SWE bit clear*1	θ		100		_
	Maximum programming count*1*4*5	N		_	_	1000

bit setting*				
Wait time after dummy write*1	ε	2	_	_
Wait time after EV bit clear*1	η	4	_	_
Wait time after SWE bit clear*1	θ	100	_	_
Maximum erase count*1*6*7	N	_	_	120
		,		

γ

20

- Notes: 1. Make the time settings in accordance with the program/erase algorithms. 2. The programming time for 128 bytes. (Indicates the total time for which the P memory control register 1 (FLMCR1) is set. The program-verify time is not inc
  - 3. The time required to erase one block. (Indicates the time for which the E bit in memory control register 1 (FLMCR1) is set. The erase-verify time is not inclu-

The wait time after P bit setting (z1, z2) should be changed as follows accord

- 4. Programming time maximum value (t<sub>p</sub> (max.)) = wait time after P bit setting (z maximum programming count (N) 5. Set the maximum programming count (N) according to the actual set values of and z3, so that it does not exceed the programming time maximum value (tp
  - Programming count (n)  $1 \le n \le 6$  $z1 = 30 \mu s$

value of the programming count (n).

- $7 \le n \le 1000$   $z2 = 200 \mu s$
- 6. Erase time maximum value  $(t_r (max.)) = wait time after E bit setting (z) \times max$ erase count (N)

Wait time after EV

- 7. Set the maximum erase count (N) according to the actual set value of (z), so does not exceed the erase time maximum value (t<sub>c</sub> (max.)).

Vreset1	LVDSEL = 0	_	2.3	2.7
Vreset2	LVDSEL = 1	3.0	3.6	4.2
$V_{\scriptscriptstyle LVDRmin}$		1.0	_	_
t <sub>lvdon</sub>		50	_	_
I <sub>STBY</sub>	LVDE = 1, Vcc = 5.0 V, When a 32- kHz crystal resonator is	_	_	350
	Vreset2 V <sub>LVDRmin</sub> t <sub>LVDON</sub>	$\begin{tabular}{ll} Vreset2 & LVDSEL = 1 \\ \hline $V_{\text{LVDRmin}}$ \\ \\ \hline $t_{\text{LVDON}}$ \\ \\ \hline $I_{\text{STBY}}$ & LVDE = 1, \\ $Vcc = 5.0 \text{ V}, \\ $When a 32-$\\ $kHz \ crystal $} \\ \hline \end{tabular}$	$\begin{array}{cccc} & & & & & & & \\ & & & & & & \\ & & & & $	Vreset2 LVDSEL = 1 3.0 3.6  V <sub>LVDRmin</sub> 1.0 —  t <sub>LVDON</sub> 50 —  I <sub>STBY</sub> LVDE = 1, — — Vcc = 5.0 V, When a 32- kHz crystal

used.

- may not occur. Therefore sufficient evaluation is required.

- 3. When the power-supply voltage (Vcc) falls below  $V_{\text{\tiny LVDRmin}} = 1.0 \text{ V}$  and then rises
- 2. Select the low-voltage reset 2 when only the low-voltage detection reset is use



Rev. 4.00 Sep. 23, 2005 Page 266 of 354 REJ09B0025-0400


RENESAS


charge of the RES pin is removed completely. In order to remove charge of the pin, it is recommended that the diode be placed in the Vcc side. If the power-voltage (Vcc) rises from the point over 100 mV, a power-on reset may not occording to the power-on reset may not occording to the

# **18.3** Electrical Characteristics (Masked ROM Version)

## 18.3.1 Power Supply Voltage and Operating Ranges


#### (1) Power Supply Voltage and Oscillation Frequency Range





- V<sub>CC</sub> = 2.7 V to 5.5 V
- Active mode
- Sleep mode

## (4) Range of Power Supply Voltage and Oscillation Frequency when Low-Voltag Detection Circuit is Used



	FTIOA to FTIOD, SCK3, SCK3_2, SCK3_3*1, TRGV		V <sub>cc</sub> ×0.9	_	V <sub>cc</sub> + 0.3	
	RXD, RXD_2, RXD_3* <sup>1</sup> , P12 to P10, P17 to P14, P22 to P20,	V <sub>cc</sub> = 4.0 V to 5.5 V	V <sub>cc</sub> × 0.7	_	V <sub>cc</sub> + 0.3	V
	P57 to P50, P76 to P70, P84 to P80		V <sub>cc</sub> ×0.8	_	V <sub>cc</sub> + 0.3	_
	PB3 to PB0	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	$V_{\rm cc} \times 0.7$	_	$AV_{CC} + 0.3$	٧
					$AV_{CC} + 0.3$	
	OSC1	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	$V_{\rm CC} - 0.5$	_	$V_{cc} + 0.3$	٧
			$V_{\rm CC} - 0.3$	_	$V_{CC} + 0.3$	
Input low V <sub>IL</sub> voltage	RES, NMI WKP0 to WKP5, IRQ0, IRQ3, ADTRG,TMRIV,	V <sub>cc</sub> = 4.0 V to 5.5 V	-0.3	_	V <sub>cc</sub> × 0.2	V
	TMCIV, FTCI, FTIOA to FTIOD, SCK3, SCK3_2, SCK3_3*1, TRGV		-0.3	_	$V_{cc} \times 0.1$	
	RXD, RXD_2, RXD_3* <sup>1</sup> , P12 to P10, P17 to P14, P22 to P20,	V <sub>cc</sub> = 4.0 V to 5.5 V	-0.3	_	$V_{cc} \times 0.3$	V
	P57 to P50, P76 to P70, P84 to P80 PB3 to PB0		-0.3	_	$V_{cc} \times 0.2$	
	OSC1	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	-0.3	_	0.5	٧
			-0.3	_	0.3	_

			$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	_	_	1.0	
			$I_{OL} = 10.0 \text{ mA}$				
			$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	_	_	0.4	
			$I_{OL} = 1.6 \text{ mA}$				
			I <sub>OL</sub> = 0.4 mA	_	_	0.4	
Input/ output leakage current	1,,	OSC1, RES, NMI, WKP0 to WKP5, IRQ0, IRQ3, ADTRG, TRGV, TMRIV, TMCIV, FTCI, FTIOA to FTIOD, RXD, RXD_2, RXD_3*1, SCK3, SCK3_2, SCK3_3*1	$V_{IN} = 0.5 \text{ V to}$ ( $V_{CC} - 0.5 \text{ V}$ )	_	_	1.0	μΑ
		P12 to P10, P17 to P14, P22 to P20, P57 to P50, P76 to P70,	$V_{IN} = 0.5 \text{ V to}$ $(V_{CC} - 0.5 \text{ V})$	_	_	1.0	μА

 $V_{IN} = 0.5 \text{ V to}$  $(AV_{CC} - 0.5 \text{ V})$ 

 $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$  —

 $I_{OL} = 20.0 \text{ mA}$ 

P84 to P80

P84 to P80

PB3 to PB0

1.0

Rev. 4.00 Sep. 23, 2005 Pag

μΑ

REJ09

1.5

٧

			000				
consump- tion			Active mode 1 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$	_	8.0	_	
	I <sub>OPE2</sub>	V <sub>cc</sub>	Active mode 2 $V_{CC} = 5.0 \text{ V},$ $f_{OSC} = 20 \text{ MHz}$	_	1.8	3.0	mA
			Active mode 2 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$	_	1.2	_	
Sleep mode current	I <sub>SLEEP1</sub>	V <sub>cc</sub>	Sleep mode 1 $V_{CC} = 5.0 \text{ V},$ $f_{OSC} = 20 \text{ MHz}$	_	11.5	22.5	mA
consump- tion			Sleep mode 1 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$	_	6.5	_	
	I <sub>SLEEP2</sub>	V <sub>cc</sub>	Sleep mode 2 $V_{CC} = 5.0 \text{ V},$ $f_{OSC} = 20 \text{ MHz}$	_	1.7	2.7	mA
			Sleep mode 2 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$	_	1.1	_	
Standby mode current consump- tion	I <sub>STBY</sub>	V <sub>cc</sub>		_	_	5.0	μА

Rev. 4.00 Sep. 23, 2005 Page 272 of 354
REJ09B0025-0400



V <sub>cc</sub>	Only timers operate	V <sub>cc</sub>	
	Only timers operate (\phiOSC/64)		
V <sub>cc</sub>	CPU and timers both stop	V <sub>cc</sub>	Main clock: ceramic or cry resonator
		Only timers operate (φOSC/64)  V <sub>cc</sub> CPU and timers	Only timers operate ( $\phi$ OSC/64) $V_{cc}$ CPU and timers $V_{cc}$

Operates (\phiOSC/64)

Active mode 2

ceramic or cry resonator

Rev. 4.00 Sep. 23, 2005 Pag

Allowable output low current (total)	$\Sigma I_{OL}$	Output pins except port 8	V <sub>cc</sub> = 4.0 V to 5.5 V	_	_	40.0
		Port 8	_	_	_	80.0
		Output pins except port 8		_	_	20.0
		Port 8	_	_	_	40.0
Allowable output high current (per pin)	I -I <sub>OH</sub> I	All output pins	V <sub>cc</sub> = 4.0 V to 5.5 V	_	-	2.0
				_	_	0.2
Allowable output high current (total)	I –∑I <sub>OH</sub> I	All output pins	V <sub>cc</sub> = 4.0 V to 5.5 V	_	_	30.0
				_	_	8.0

10.0

Port 8

Rev. 4.00 Sep. 23, 2005 Page 274 of 354

RENESAS

Oscillation stabilization time (crystal resonator)	t <sub>rc</sub>	OSC1, OSC2	_
Oscillation stabilization time (ceramic resonato	t <sub>rc</sub>	OSC1, OSC2	_
External clock	t <sub>CPH</sub>	OSC1	V <sub>CC</sub> = 4.0 V to 5.5 V 20.
high width			40.
External clock	t <sub>CPL</sub>	OSC1	$V_{\rm CC} = 4.0 \text{ V to } 5.5 \text{ V } 20.$
low width			40.
External clock	t <sub>CPr</sub>	OSC1	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V } -$
rise time			
External clock	t <sub>CPf</sub>	OSC1	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V } -$
fall time			
RES pin low width	t <sub>rel</sub>	RES	At power-on and in t <sub>re</sub> modes other than those below
			In active mode and 200

cycle time



OSC

μs t<sub>cyc</sub>

ms

ms

ns ns ns

ns

ns

ns

ns ms

ns

REJ09

12.8

10.0

5.0

10.0

15.0

10.0

15.0

Rev. 4.00 Sep. 23, 2005 Pag

sleep mode operation

Input pin low width	t <sub>IL</sub>	NMI, IRQ0, IRQ3, WKP0 to WKP5, TMCIV, TMRIV, TRGV, ADTRG, FTCI, FTIOA to FTIOD	2	_	_	t <sub>cyc</sub>
---------------------	-----------------	--	---	---	---	------------------

- Notes: 1. When an external clock is input, the minimum system clock oscillator frequence 1.0 MHz.
  - 2. Determined by the MA2 to MA0 bits in the system control register 2 (SYSCR2)

Rev. 4.00 Sep. 23, 2005 Page 276 of 354

width	SOM	SCK3_2, SCK3_3*					Ocyc
Transmit data delay	t <sub>TXD</sub>	TXD,	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	_	_	1	t <sub>cyc</sub>
time (clocked synchronous)		TXD_2, TXD_3*		_	_	1	t <sub>cyc</sub>
Receive data setup	t <sub>RXS</sub>	RXD,	V <sub>CC</sub> = 4.0 V to 5.5 V	50.0	_	_	ns
time (clocked synchronous)		RXD_2, RXD_3*		100.0	_	_	ns
Receive data hold	t <sub>RXH</sub>	RXD,	V <sub>CC</sub> = 4.0 V to 5.5 V	50.0	_	_	ns
time (clocked synchronous)		RXD_2, RXD_3*		100.0	_	_	ns

Rev. 4.00 Sep. 23, 2005 Pag

	AI <sub>STOP1</sub>	$AV_cc$		_
	Al <sub>STOP2</sub>	AV <sub>cc</sub>		_
Analog input capacitance	C <sub>AIN</sub>	AN3 to AN0		_
Allowable signal source impedance	R <sub>AIN</sub>	AN3 to AN0		_
Resolution (data length)				10
Conversion time (single mode)			$AV_{cc} = 3.0 \text{ V}$ to 5.5 V	134
Nonlinearity error				_
Offset error				_
Full-scale error				_
Quantization error				_
Absolute accuracy				_
Conversion time (single mode)			$AV_{cc} = 4.0 \text{ V}$ to 5.5 V	70
Nonlinearity error				_
Offset error				_
Full-scale error				_
Quantization error				_
Absolute accuracy				

 $\mathsf{AV}_{\mathsf{cc}}$ 

AV<sub>cc</sub> = 5.0 V —

 $f_{osc} =$  20 MHz

2.0

5.0

30.0

5.0

10

±7.5

±7.5

±7.5

±0.5

±8.0

±7.5

±7.5

±7.5

±0.5

±8.0

50

10

mΑ

μΑ

μΑ

рF

kΩ

bit

LSB

LSB

LSB

LSB

LSB  $\mathbf{t}_{\scriptscriptstyle{\mathrm{cyc}}}$ 

LSB

LSB

LSB

LSB LSB

Analog power supply Al<sub>OPE</sub>

current

- Al<sub>STOP1</sub> is the current in active and sleep modes while the A/D converter is idle
  - 3. Al<sub>STOP2</sub> is the current at reset and in standby and subsleep modes while the Alconverter is idle.

## 18.3.5 Watchdog Timer Characteristics

## **Table 18.14 Watchdog Timer Characteristics**

 $V_{CC} = 2.7 \text{ V}$  to 5.5 V,  $V_{SS} = 0.0 \text{ V}$ ,  $T_{A} = -20 \text{ °C}$  to +75 °C, unless otherwise specified.

		Applicable	Test				
Item	Symbol	Pins	Condition	Min	Тур	Max	Unit
On-chip oscillator overflow time	t <sub>ovf</sub>			0.2	0.4	_	S

Note: \* Shows the time to count from 0 to 255, at which point an internal reset is generate the internal oscillator is selected.

Reset detection voltage 1*1	Vreset1	LVDSEL = 0	_	2.3	2.7
Reset detection voltage 2*2	Vreset2	LVDSEL = 1	3.0	3.6	4.2
Lower-limit voltage of LVDR operation*3	$V_{\scriptscriptstyle LVDRmin}$		1.0	_	_
LVD stabilization time	t <sub>LVDON</sub>		50	_	_
Current consumption in standby mode	I <sub>STBY</sub>	LVDE = 1, Vcc = 5.0 V, When a 32- kHz crystal resonator is not used	_	_	350
Notes: 1. This voltage should be u	ised when th	e falling and risi	na volta	age dete	ction func

- - 2. Select the low-voltage reset 2 when only the low-voltage detection reset is use 3. When the power-supply voltage (Vcc) falls below  $V_{\text{\tiny LVDRmin}} = 1.0 \text{ V}$  and then rises may not occur. Therefore sufficient evaluation is required.

Rev. 4.00 Sep. 23, 2005 Page 280 of 354

charge of the RES pin is removed completely. In order to remove charge of the pin, it is recommended that the diode be placed in the Vcc side. If the power-voltage (Vcc) rises from the point over 100 mV, a power-on reset may not occur.

# **18.4** Operation Timing




Figure 18.1 System Clock Input Timing

Figure 18.2 RES Low Width Timing




Figure 18.3 Input Timing




Figure 18.4 SCK3 Input Clock Timing

Rev. 4.00 Sep. 23, 2005 Page 282 of 354

REJ09B0025-0400






Figure 18.5 SCI3 Input/Output Timing in Clocked Synchronous Mode

# 18.5 Output Load Condition




Figure 18.6 Output Load Circuit



Rev. 4.00 Sep. 23, 2005 Pag

Rev. 4.00 Sep. 23, 2005 Page 284 of 354

REJ09B0025-0400



ERs	General source register (address register or 32-bit register)
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
PC	Program counter
SP	Stack pointer
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
disp	Displacement

the state on the left to the state on the right Addition of the operands on both sides

Multiplication of the operands on both sides

Logical AND of the operands on both sides Logical OR of the operands on both sides

ERd

 $\oplus$ 

General destination register (address register or 32-bit register)

Logical exclusive OR of the operands on both sides NOT (logical complement)

Transfer from the operand on the left to the operand on the right, or transi

Subtraction of the operand on the right from the operand on the left

Division of the operand on the left by the operand on the right

0	Cleared to 0
1	Set to 1
_	Not affected by execution of the instruction
Δ	Varies depending on conditions, described in notes
· ·	<u> </u>

	MOV.B @ERs, Rd	В			2					@ERs → Rd8	_	_	1	1	0
	MOV.B @(d:16, ERs), Rd	В				4				@(d:16, ERs) → Rd8	_	_	1	<b>1</b>	0
	MOV.B @(d:24, ERs), Rd	В				8				@(d:24, ERs) → Rd8	_	_	\$	1	0
	MOV.B @ERs+, Rd	В					2			@ERs → Rd8	_	_	1	1	0
										ERs32+1 → ERs32					
	MOV.B @aa:8, Rd	В						2		@aa:8 → Rd8	_	_	\$	1	0
	MOV.B @aa:16, Rd	В						4		@aa:16 → Rd8	_	_	\$	\$	0
	MOV.B @aa:24, Rd	В						6		@aa:24 → Rd8	_	_	<b>1</b>	<b>1</b>	0
	MOV.B Rs, @ERd	В			2					Rs8 → @ ERd	_	_	1	1	0
	MOV.B Rs, @(d:16, ERd)	В				4				Rs8 → @ (d:16, ERd)	_	_	1	<b>1</b>	0
	MOV.B Rs, @(d:24, ERd)	В				8				Rs8 → @ (d:24, ERd)	_	_	<b>1</b>	<b>1</b>	0
	MOV.B Rs, @-ERd	В					2			ERd32−1 → ERd32	_	_	<b>1</b>	1	0
										Rs8 → @ ERd					
	MOV.B Rs, @aa:8	В						2		Rs8 → @aa:8	_	_	\$	\$	0
	MOV.B Rs, @aa:16	В						4		Rs8 → @aa:16	—	_	1	1	0
	MOV.B Rs, @aa:24	В						6		Rs8 → @aa:24	—	_	1	1	0
	MOV.W #xx:16, Rd	W	4							#xx:16 → Rd16	_	_	1	1	0
	MOV.W Rs, Rd	W		2						Rs16 → Rd16	_	_	1	1	0
	MOV.W @ERs, Rd	W			2					@ERs → Rd16	_	_	\$	1	0
	MOV.W @(d:16, ERs), Rd	W				4				@(d:16, ERs) → Rd16	_	_	1	1	0
	MOV.W @(d:24, ERs), Rd	W				8				@(d:24, ERs) → Rd16	_	_	1	<b>1</b>	0
	MOV.W @ERs+, Rd	W					2			@ERs → Rd16	_	_	1	1	0
										ERs32+2 → @ ERd32					
	MOV.W @aa:16, Rd	W						4		@aa:16 → Rd16	_	_	\$	\$	0
	MOV.W @aa:24, Rd	W						6		@aa:24 → Rd16	_	_	1	<b>1</b>	0
	MOV.W Rs, @ERd	W			2					Rs16 → @ERd	_	_	1	\$	0

4

8

MOV.W Rs, @(d:16, ERd) W

MOV.W Rs, @(d:24, ERd) W

RENESAS

Rev. 4.00 Sep. 23, 2005 Pag

Rs16 → @(d:16, ERd)

Rs16 → @(d:24, ERd)

l				l	1 - 1	( '		I		- (- , -, -,
	MOV.L @ERs+, ERd	L				4				@ERs → ERd32 ERs32+4 → ERs32
	100// 0 10 50 1		-			$\vdash$	_			
	MOV.L @aa:16, ERd	L	<u> </u>				6			@aa:16 → ERd32
	MOV.L @aa:24, ERd	L					8			@aa:24 → ERd32
	MOV.L ERs, @ERd	L		4						ERs32 → @ ERd
	MOV.L ERs, @(d:16, ERd)	L			6					ERs32 → @ (d:16, ERd)
	MOV.L ERs, @(d:24, ERd)	L			10					ERs32 → @ (d:24, ERd)
	MOV.L ERs, @-ERd	L				4				ERd32–4 $\rightarrow$ ERd32 ERs32 $\rightarrow$ @ ERd
	MOV.L ERs, @aa:16	L					6			ERs32 → @aa:16
	MOV.L ERs, @aa:24	L					8			ERs32 → @aa:24
POP	POP.W Rn	W							2	@ SP → Rn16 SP+2 → SP
	POP.L ERn	L							4	@ SP → ERn32 SP+4 → SP
PUSH	PUSH.W Rn	W							2	$SP-2 \rightarrow SP$ Rn16 $\rightarrow$ @SP
	PUSH.L ERn	L							4	$\begin{array}{c} SP-4 \to SP \\ ERn32 \to @ SP \end{array}$
MOVFPE	MOVFPE @aa:16, Rd	В					4			Cannot be used in this LSI
MOVTPE	MOVTPE Rs, @aa:16	В					4			Cannot be used in this LSI

10

RENESAS

4 | 4 | 0

**1 1** 

**1** 

1

**1** 1 0

1 **1** 

\$

1 **↓** 0

\$

\$ 1 0

**1** 1 0

\$ \$ 0

Cannot be used in

Cannot be used in this LSI

this LSI

**1** 

↑ ↑ 0

0

0

1 0 \$

 $@\,\mathsf{ERs}\to\mathsf{ERd32}$ 

 $@(d:16, ERs) \rightarrow ERd32$ 

 $@(d:24, ERs) \rightarrow ERd32$ 

MOV.L @ERs, ERd

MOV.L @(d:16, ERs), ERd

MOV.L @(d:24, ERs), ERd L

Rev. 4.00 Sep. 23, 2005 Page 288 of 354

	ADD.L #xx:32, ERd	L	6					ERd32+#xx:32 → ERd32	_	(2)	1	1	<b>1</b>
	ADD.L ERs, ERd	L		2				ERd32+ERs32 → ERd32	_	(2)	\$	\$	<b>1</b>
ADDX	ADDX.B #xx:8, Rd	В	2					$Rd8+\#xx:8+C \rightarrow Rd8$	_	<b>1</b>	1	(3)	1
	ADDX.B Rs, Rd	В		2				Rd8+Rs8 +C → Rd8		1	\$	(3)	1
ADDS	ADDS.L #1, ERd	L		2				ERd32+1 → ERd32		E			
	ADDS.L #2, ERd	L		2				ERd32+2 → ERd32		E			
	ADDS.L #4, ERd	L		2				ERd32+4 → ERd32		E			
INC	INC.B Rd	В		2				Rd8+1 → Rd8	E	E	1	1	1
	INC.W #1, Rd	W		2				Rd16+1 → Rd16			\$	1	1
	INC.W #2, Rd	W		2				Rd16+2 → Rd16	E		1	1	1
	INC.L #1, ERd	L		2				ERd32+1 → ERd32	E	E	1	1	1
	INC.L #2, ERd	L		2				ERd32+2 → ERd32			\$	1	1
DAA	DAA Rd	В		2				Rd8 decimal adjust → Rd8		*	\$	1	*
SUB	SUB.B Rs, Rd	В		2				Rd8–Rs8 → Rd8	_	1	1	1	1
	SUB.W #xx:16, Rd	W	4					Rd16-#xx:16 → Rd16	-	(1)	1	1	1
	SUB.W Rs, Rd	W		2				Rd16–Rs16 → Rd16	-	(1)	\$	1	1
	SUB.L #xx:32, ERd	L	6					ERd32-#xx:32 → ERd32	_	(2)	\$	1	1
	SUB.L ERs, ERd	L		2				ERd32−ERs32 → ERd32		(2)	1	1	1
SUBX	SUBX.B #xx:8, Rd	В	2					Rd8-#xx:8-C $\rightarrow$ Rd8	E	\$	1	(3)	1
	SUBX.B Rs, Rd	В		2				Rd8–Rs8–C → Rd8	-	1	1	(3)	1
SUBS	SUBS.L #1, ERd	L		2				ERd32−1 → ERd32	_	_	_		-
	SUBS.L #2, ERd	L		2				ERd32−2 → ERd32	_	_	_	_	_

SUBS.L #4, ERd

DEC.W #1, Rd

DEC.W #2, Rd

DEC DEC.B Rd

L

В

W

W

2

2

2

2

RENESAS

ERd32–4  $\rightarrow$  ERd32

 $Rd8-1 \rightarrow Rd8$ 

Rd16-1 → Rd16

Rd16-2 → Rd16

1 1 1

1 1 1

REJ09

1 1 1

							, ,					
	MULXU. W Rs, ERd	W		2			Rd16 × Rs16 → ERd32 (unsigned multiplication)	_	_	-	-	-
MULXS	MULXS. B Rs, Rd	В		4			Rd8 × Rs8 → Rd16 (signed multiplication)	_	_	1	\$	_
	MULXS. W Rs, ERd	W		4			Rd16 × Rs16 → ERd32 (signed multiplication)	_	-	\$	\$	_
DIVXU	DIVXU. B Rs, Rd	В		2			Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (unsigned division)		_	(6)	(7)	_
	DIVXU. W Rs, ERd	W		2			ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (unsigned division)	_	_	(6)	(7)	_
DIVXS	DIVXS. B Rs, Rd	В		4			Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (signed division)	_	_	(8)	(7)	_
	DIVXS. W Rs, ERd	W		4			ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (signed division)	-	_	(8)	(7)	
CMP	CMP.B #xx:8, Rd	В	2				Rd8-#xx:8	<u> </u>	<b>1</b>	1	1	1
	CMP.B Rs, Rd	В		2			Rd8-Rs8	-	1	1	1	1
	CMP.W #xx:16, Rd	W	4				Rd16-#xx:16	-	(1)	1	1	1
	CMP.W Rs, Rd	W		2			Rd16-Rs16	-	(1)	1	1	1
	CMP.L #xx:32, ERd	L	6				ERd32-#xx:32	-	(2)	1	1	1
	CMP.L ERs, ERd	L		2			ERd32-ERs32	-	(2)	1	1	1

Rev. 4.00 Sep. 23, 2005 Page 290 of 354 RENESAS REJ09B0025-0400



	EXTOLE LITE		of ERd32)									
EXTS	EXTS.W Rd		( <bit 7=""> of Rd16) → (<bits 15="" 8="" to=""> of Rd16)</bits></bit>	2				-	-	\$	\$	0
	EXTS.L ERd		( <bit 15=""> of ERd32) → (<bits 16="" 31="" to=""> of ERd32)</bits></bit>	2						<b>\</b>	<b>\$</b>	0

	AND.L #xx:32, ERd	L	6					ERd32∧#xx:32 → ERd32	_	_	1	1	0
	AND.L ERs, ERd	L		4				ERd32∧ERs32 → ERd32	_	_	1	1	0
OR	OR.B #xx:8, Rd	В	2					Rd8/#xx:8 → Rd8	_	_	<b>1</b>	<b>1</b>	0
	OR.B Rs, Rd	В		2				Rd8∕Rs8 → Rd8	_	_	<b>1</b>	1	0
	OR.W #xx:16, Rd	W	4					Rd16/#xx:16 → Rd16	_	_	<b>1</b>	1	0
	OR.W Rs, Rd	W		2				Rd16⁄Rs16 → Rd16	_	_	<b>\$</b>	1	0
	OR.L #xx:32, ERd	L	6					ERd32/#xx:32 → ERd32	_	_	<b>\$</b>	1	0
	OR.L ERs, ERd	L		4				ERd32/ERs32 → ERd32	_	_	<b>\$</b>	1	0
XOR	XOR.B #xx:8, Rd	В	2					Rd8⊕#xx:8 → Rd8	_	_	<b>1</b>	1	0
	XOR.B Rs, Rd	В		2				Rd8⊕Rs8 → Rd8	_	_	<b>1</b>	1	0
	XOR.W #xx:16, Rd	W	4					Rd16⊕#xx:16 → Rd16	_	_	1	1	0
	XOR.W Rs, Rd	W		2				Rd16⊕Rs16 → Rd16	_	_	<b>\$</b>	1	0
	XOR.L #xx:32, ERd	L	6					ERd32⊕#xx:32 → ERd32	_	_	\$	1	0
	XOR.L ERs, ERd	L		4				ERd32⊕ERs32 → ERd32	_	_	<b>\$</b>	1	0
NOT	NOT.B Rd	В		2				¬ Rd8 → Rd8	_	_	<b>\$</b>	1	0
	NOT.W Rd	W		2				¬ Rd16 → Rd16	_	_	\$	1	0
	NOT.L ERd	L		2				¬ Rd32 → Rd32			<b>1</b>	1	0

Rev. 4.00 Sep. 23, 2005 Page 292 of 354 REJ09B0025-0400



	SHAR.W Rd	W	2						_	_	1	<b>1</b>	0
	SHAR.L ERd	L	2					MSB LSB	_	_	1	1	0
SHLL	SHLL.B Rd	В	2						_	_	1	1	0
	SHLL.W Rd	W	2					-0	_	_	1	1	0
	SHLL.L ERd	L	2					MSB LSB	_	_	1	1	0
SHLR	SHLR.B Rd	В	2						_	-	1	1	0
	SHLR.W Rd	W	2					0 →	_	<u> </u>	1	1	0
	SHLR.L ERd	L	2					MSB LSB	_	_	1	1	0
ROTXL	ROTXL.B Rd	В	2					C	_	-	1	1	0
	ROTXL.W Rd	W	2						_	_	1	1	0
	ROTXL.L ERd	L	2					MSB ← LSB	_	_	- 1	1	0
ROTXR	ROTXR.B Rd	В	2						_	_	<b>-</b>   \$	1	0
	ROTXR.W Rd	W	2						_	_	1	1	0
	ROTXR.L ERd	L	2					MSB ──► LSB	_	<u> </u>	1	1	0
ROTL	ROTL.B Rd	В	2						_	_	- \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0	
	ROTL.W Rd	W	2						_	-	1	1	0
	ROTL.L ERd	L	2					MSB <del>←</del> LSB	_	_	1	1	0
ROTR	ROTR.B Rd	В	2						_	_	1	1	0
	ROTR.W Rd	W	2						_	_	1	1	0
	ROTR.L ERd	L	2					MSB ──►LSB	_	_	1	1	0

	BSET Rn, @ERd	В		4				(Rn8 of @ERd) ← 1	-	_	_	_	_
	BSET Rn, @aa:8	В				4		(Rn8 of @aa:8) ← 1	-	_	_	—	_
BCLR	BCLR #xx:3, Rd	В	2					(#xx:3 of Rd8) ← 0	-	_	_	_	-
	BCLR #xx:3, @ERd	В		4				(#xx:3 of @ERd) ← 0		_	_	_	_
	BCLR #xx:3, @aa:8	В				4		(#xx:3 of @aa:8) ← 0	_	_	_	_	_
	BCLR Rn, Rd	В	2					(Rn8 of Rd8) ← 0	_	_	_	_	_
	BCLR Rn, @ERd	В		4				(Rn8 of @ERd) ← 0	<u> </u>	_	_	_	_
	BCLR Rn, @aa:8	В				4		(Rn8 of @aa:8) ← 0	<u> </u>	_	_	_	_
BNOT	BNOT #xx:3, Rd	В	2					(#xx:3 of Rd8) ←	<u> </u>	_	_	_	_
								¬ (#xx:3 of Rd8)					
	BNOT #xx:3, @ERd	В		4				(#xx:3 of @ERd) ←	-	_	_	_	_
								¬ (#xx:3 of @ERd)					
	BNOT #xx:3, @aa:8	В				4		(#xx:3 of @aa:8) ←	_	_	_	_	_
								¬ (#xx:3 of @aa:8)					
	BNOT Rn, Rd	В	2					(Rn8 of Rd8) ←	<b> </b>	_	_	_	_
								¬ (Rn8 of Rd8)					
	BNOT Rn, @ERd	В		4				(Rn8 of @ERd) ←	-	_	_	_	_
								¬ (Rn8 of @ERd)					
	BNOT Rn, @aa:8	В				4		(Rn8 of @aa:8) ←	_	_	_	_	_
								¬ (Rn8 of @aa:8)					
BTST	BTST #xx:3, Rd	В	2					¬ (#xx:3 of Rd8) $\rightarrow$ Z	<u> </u>	_	_	\$	_
	BTST #xx:3, @ERd	В		4				¬ (#xx:3 of @ERd) $\rightarrow$ Z	<u> </u>	_	_	\$	_
	BTST #xx:3, @aa:8	В				4		¬ (#xx:3 of @aa:8) → Z	<b> </b> -	_	_	<b>1</b>	_
	BTST Rn, Rd	В	2					¬ (Rn8 of @Rd8) $\rightarrow$ Z	-	_	_	1	_
	BTST Rn, @ERd	В		4				¬ (Rn8 of @ERd) $\rightarrow$ Z	-	_	_	1	_
	BTST Rn, @aa:8	В				4		¬ (Rn8 of @aa:8) → Z	_	_	_	1	_
BLD	BLD #xx:3, Rd	В	2					(#xx:3 of Rd8) → C	_	_	_	_	_

Rev. 4.00 Sep. 23, 2005 Page 294 of 354

REJ09B0025-0400



			 1		 		 _	 					
	BST #xx:3, @ERd	В		4				$C \rightarrow (\#xx:3 \text{ of } @ERd24)$	_	_	<u> </u>	_	_
BIST	BST #xx:3, @aa:8	В				4		C → (#xx:3 of @aa:8)	_	<u> </u>	<u> </u>	_	_
	BIST #xx:3, Rd	В	2					$\neg$ C $\rightarrow$ (#xx:3 of Rd8)	_	_	_	_	_
	BIST #xx:3, @ERd	В		4				$\neg$ C $\rightarrow$ (#xx:3 of @ERd24)	-	<u> </u>	<u> </u>	<u> </u>	_
	BIST #xx:3, @aa:8	В				4		¬ C → (#xx:3 of @aa:8)		_	_	_	_
BAND	BAND #xx:3, Rd	В	2					$C \land (\#xx:3 \text{ of Rd8}) \rightarrow C$		_	_		_
	BAND #xx:3, @ERd	В		4				$C \land (\#xx:3 \text{ of } @ ERd24) \rightarrow C$	_	_	_	_	_
BIAND	BAND #xx:3, @aa:8	В				4		C∧(#xx:3 of @aa:8) → C	_	_	<u> </u>	_	_
	BIAND #xx:3, Rd	В	2					$C \land \neg (\#xx:3 \text{ of } Rd8) \rightarrow C$		_	_	_	_
	BIAND #xx:3, @ERd	В		4				$C \land \neg (\#xx:3 \text{ of } @ ERd24) \rightarrow C$	-	<u> </u>	<u> </u>	-	_
	BIAND #xx:3, @aa:8	В				4		$C \land \neg (\#xx:3 \text{ of } @ aa:8) \rightarrow C$	-	<u> </u>	<u> </u>	—	_
BOR	BOR #xx:3, Rd	В	2					C/(#xx:3 of Rd8) → C	-	<u> </u>	<u> </u>	<u> </u>	_
	BOR #xx:3, @ERd	В		4				C/(#xx:3 of @ERd24) → C		_	_	_	_
	BOR #xx:3, @aa:8	В				4		C/(#xx:3 of @aa:8) → C	_	_	_	_	_
BIOR	BIOR #xx:3, Rd	В	2					$C / \neg (\#xx:3 \text{ of Rd8}) \rightarrow C$	_	_	_	_	_
	BIOR #xx:3, @ERd	В		4				$C / \neg (\#xx:3 \text{ of } @ ERd24) \rightarrow C$	_	_	_	_	_
	BIOR #xx:3, @aa:8	В				4		C/¬ (#xx:3 of @aa:8) → C	_	_	_	_	_
BXOR	BXOR #xx:3, Rd	В	2					$C⊕(\#xx:3 \text{ of Rd8}) \rightarrow C$	_	-	-	_	_
	BXOR #xx:3, @ERd	В		4				C⊕(#xx:3  of  @ERd24) → C	-	<u> </u>	<u> </u>	<u> </u>	_
	BXOR #xx:3, @aa:8	В				4		C⊕(#xx:3 of @aa:8) → C		_	_	_	_
BIXOR	BIXOR #xx:3, Rd	В	2					C⊕ ¬ (#xx:3 of Rd8) → $C$		_	_		_
	BIXOR #xx:3, @ERd	В		4				C⊕ ¬ (#xx:3 of @ERd24) → $C$	_	_	<u> </u>	_	_

BIXOR #xx:3, @aa:8 B

C⊕ ¬ (#xx:3 of @aa:8) → C

BHI d:8	_			2		C/Z = 0		_	-	_
BHI d:16	_			4	1			-	_	_
BLS d:8	-			2	1	C/Z = 1		-	-	_
BLS d:16	-			4	1			-	-	_
BCC d:8 (BHS d:8)	_			2	7	C = 0		-	_	_
BCC d:16 (BHS d:16)	-			4				-	_	_
BCS d:8 (BLO d:8)	-			2		C = 1		-	_	_
BCS d:16 (BLO d:16)	-			4	7			-	_	_
BNE d:8	-			2	7	Z = 0	- -	-	-	_
BNE d:16	-			4				-	-	_
BEQ d:8	-			2	7	Z = 1		-	-	_
BEQ d:16	_			4	7			-	_	_
BVC d:8	_			2		V = 0		-	_	_
BVC d:16	_			4				-	_	_
BVS d:8	-			2	7	V = 1		-	_	_
BVS d:16	-			4				-	-	_
BPL d:8	-			2		N = 0		-	-	_
BPL d:16	-			4	7			-	-	_
BMI d:8	-			2		N = 1		-	-	_
BMI d:16	-			4				-	-	_
BGE d:8				2		N⊕V = 0		-	-	_
BGE d:16	-			4				-	-	_
BLT d:8	-			2		N⊕V = 1		-	-	_
BLT d:16	-			4				-	-	_
BGT d:8				2		Z/(N⊕V) = 0		-		
BGT d:16	-			4				-	_	_
BLE d:8	_			2		Z/(N⊕V) = 1			_	_
BLE d:16	_			4				-	-	_

Rev. 4.00 Sep. 23, 2005 Page 296 of 354 REJ09B0025-0400



	B011 4.10						ľ			PC ← PC+d:16					
JSR	JSR @ERn	_		2						PC → @-SP PC ← ERn	_	_	_	_	_
	JSR @aa:24					4				PC → @-SP PC ← aa:24	_				_
	JSR @@aa:8	_						2		PC → @-SP PC ← @aa:8	_	_	_		_
RTS	RTS	_							2	PC ← @SP+	_	_	_	_	_

											PC ← @SP+					
SLEEP	SLEEP	_									Transition to power- down state	_	_	_	_	_
LDC	LDC #xx:8, CCR	В	2								#xx:8 → CCR	<b>1</b>	<b>1</b>	<b>1</b>	1	1
	LDC Rs, CCR	В		2							Rs8 → CCR	\$	<b>1</b>	<b>1</b>	1	1
	LDC @ERs, CCR	W			4						@ERs → CCR	1	1	\$	1	1
	LDC @(d:16, ERs), CCR	W				6					@ (d:16, ERs) → CCR	1	1	\$	1	1
	LDC @(d:24, ERs), CCR	W				10					@ (d:24, ERs) → CCR	<b>1</b>	<b>1</b>	1	<b>1</b>	1
	LDC @ERs+, CCR	W					4				@ ERs → CCR ERs32+2 → ERs32	\$	\$	\$	\$	<b>\$</b>
	LDC @aa:16, CCR	W						6			@aa:16 → CCR	1	<b>1</b>	<b>1</b>	<b>1</b>	1
	LDC @aa:24, CCR	W						8			@aa:24 → CCR	<b>1</b>	<b>1</b>	1	<b>1</b>	1
STC	STC CCR, Rd	В		2							CCR → Rd8	_	_	_	_	-
	STC CCR, @ERd	W			4						CCR → @ERd	_	_	_	_	-
	STC CCR, @(d:16, ERd)	W				6					CCR → @(d:16, ERd)	_	_	_	_	-
	STC CCR, @(d:24, ERd)	W				10					$CCR \rightarrow @(d:24, ERd)$	_	_	—	_	-
	STC CCR, @-ERd	W					4				$\begin{array}{c} ERd32-2 \to ERd32 \\ CCR \to @ ERd \end{array}$	_	_	_	_	-
	STC CCR, @aa:16	W						6			CCR → @aa:16	_	_	_	_	-
	STC CCR, @aa:24	W						8			CCR → @aa:24	_	_	_	_	-
ANDC	ANDC #xx:8, CCR	В	2								CCR∧#xx:8 → CCR	\$	\$	<b>1</b>	1	1
ORC	ORC #xx:8, CCR	В	2								CCR/#xx:8 → CCR	1	1	1	1	1
XORC	XORC #xx:8, CCR	В	2								CCR⊕#xx:8 → CCR	<b>1</b>	<b>1</b>	<b>1</b>	1	1
NOP	NOP	_								2	PC ← PC+2	_	_	_	_	-

Rev. 4.00 Sep. 23, 2005 Page 298 of 354 REJ09B0025-0400



								N4L-1 → N4L					
								until R4L=0					
								else next					
	EEPMOV. W	_					4	if R4 ≠ 0 then	_	_	_	_	_
								repeat @R5 → @R6					
								R5+1 → R5					
								R6+1 → R6					
								R4−1 → R4					
								until R4=0					
								else next					
			_	_	 	 			_	_			

in on-chip memory is shown here. For other cases see Appendix A.3, Number Execution States. 2. n is the value set in register R4L or R4.

Notes: 1. The number of states in cases where the instruction code and its operands a

- - (1) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0. (2) Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.

(5) The number of states required for execution of an instruction that transfer

- (3) Retains its previous value when the result is zero; otherwise cleared to 0. (4) Set to 1 when the adjustment produces a carry; otherwise retains its prev
- synchronization with the E clock is variable.
- (6) Set to 1 when the divisor is negative; otherwise cleared to 0.
- (7) Set to 1 when the divisor is zero; otherwise cleared to 0. (8) Set to 1 when the quotient is negative; otherwise cleared to 0.

Instruc	Instruction code:		1st byte AH AL	2nd byte BH BL	yte BL		lsul —	truction	when 1	nost sig	Instruction when most significant bit of BH is	t bit of	BH is
								uucnon	wileli	IIOSL SIS	giiiiicaii	10 110 1	БПЦ
AH	0	-	2	3	4	5	9	2	8	6	٧	В	O
0	NOP	Table A-2 (2)	STC	PLDC	ORC	XORC	ANDC	TDC	ADD	D.	Table A-2 (2)	Table A-2 (2)	
1	Table A-2 (2)	Table A-2 (2)	Table A-2 Table A-2 Table A-2 Table A-2 (2) (2) (2)	Table A-2 (2)	OR.B	XOR.B	AND.B	Table A-2 (2)	SUB		Table A-2 (2)	Table A-2 (2)	
7								0					
ဇ								MOV:B					
4	BRA	BRN	ВНІ	BLS	BCC	BCS	BNE	ВЕО	BVC	BVS	BPL	BMI	BGE
2	MULXU	DIVXU	MULXU	DIVXU	RTS	BSR	RTE	TRAPA	Table A-2 (2)		JMP		BSR
9					OR	XOR	AND	BST				MC	MOV
7	BSET	BNOT	BCLR	BTST	BOR	BXOR	BAND	H	MOV	Table A-2 (2)	Table A-2 Table A-2 (2)	EEPMOV	
8								ADD					
6								ADDX					
Α								CMP					
В								SUBX					
О								OR					
D								XOR					
В								AND					

Rev. 4.00 Sep. 23, 2005 Page 300 of 354 REJ09B0025-0400




AH AL	0	-	2	8	4	2	9	7	8	6	∢	В
10	MOV				LDC/STC				SLEEP			
0A	NC											·
90B	ADDS					INC		INC	ADI	ADDS		
0F	DAA											
10	S	SHLL		SHLL					SH	SHAL		SHAL
11	SH	SHLR		SHLR					SH	SHAR		SHAR
12	RO.	ROTXL		ROTXL					ROTL	īL		ROTL
13	RO_	ROTXR		ROTXR					RO	ROTR		ROTR
17	N	NOT		NOT		ЕХТО		EXTU	NE	NEG		NEG
1A	DEC											
18	SUBS					DEC		DEC	SUB	B		
1F	DAS											
28	BRA	BRN	BHI	BLS	ВСС	BCS	BNE	ВЕО	BVC	BVS	BPL	BMI
62	MOV	ADD	CMP	SUB	OR	XOR	AND					

1st byte 2nd byte AH AL BH BL

Instruction code:

RENESAS

Rev. 4.00 Sep. 23, 2005 Pag



Rev. 4.00 Sep. 23, 2005 Page 302 of 354

REJ09B0025-0400

RENESAS

BSET #0, @FF00

From table A.4:

$$I = L = 2$$
,  $J = K = M = N = 0$ 

From table A.3:

$$S_{I} = 2$$
,  $S_{L} = 2$ 

Number of states required for execution =  $2 \times 2 + 2 \times 2 = 8$ 

When instruction is fetched from on-chip ROM, branch address is read from on-chip RO on-chip RAM is used for stack area.

From table A.4:

$$I = 2$$
,  $J = K = 1$ ,  $L = M = N = 0$ 

From table A.3:

$$S_{_{\rm I}}=S_{_{\rm J}}=S_{_{\rm K}}=2$$

Number of states required for execution =  $2 \times 2 + 1 \times 2 + 1 \times 2 = 8$ 

Note: \* Depends on which on-chip peripheral module is accessed. See section 17.1, FAddresses (Address Order).

Rev. 4.00 Sep. 23, 2005 Page 304 of 354

AND	AND.B #xx:8, Rd	1	
	AND.B Rs, Rd	1	
	AND.W #xx:16, Rd	2	
	AND.W Rs, Rd	1	
	AND.L #xx:32, ERd	3	
	AND.L ERs, ERd	2	
ANDC	ANDC #xx:8, CCR	1	
BAND	BAND #xx:3, Rd	1	
	BAND #xx:3, @ERd	2	
	BAND #xx:3, @aa:8	2	
Bcc	BRA d:8 (BT d:8)	2	
	BRN d:8 (BF d:8)	2	
	BHI d:8	2	
	BLS d:8	2	
	BCC d:8 (BHS d:8)	2	
	BCS d:8 (BLO d:8)	2	
	BNE d:8	2	
	BEQ d:8	2	
	BVC d:8	2	
	BVS d:8	2	
	BPL d:8	2	
	BMI d:8	2	
	BGE d:8	2	

1

1

1

ADDS

ADDX

ADDS #1/2/4, ERd

ADDX #xx:8, Rd

ADDX Rs, Rd



Rev. 4.00 Sep. 23, 2005 Pag

REJ09

1

	BCC 0:16(BHS 0:16)	2	
	BCS d:16(BLO d:16)	2	
	BNE d:16	2	
	BEQ d:16	2	
	BVC d:16	2	
	BVS d:16	2	
	BPL d:16	2	
	BMI d:16	2	
	BGE d:16	2	
	BLT d:16	2	
	BGT d:16	2	
	BLE d:16	2	
BCLR	BCLR #xx:3, Rd	1	
	BCLR #xx:3, @ERd	2	2
	BCLR #xx:3, @aa:8	2	2
	BCLR Rn, Rd	1	
	BCLR Rn, @ERd	2	2
	BCLR Rn, @aa:8	2	2
BIAND	BIAND #xx:3, Rd	1	
	BIAND #xx:3, @ERd	2	1
	BIAND #xx:3, @aa:8	2	1
BILD	BILD #xx:3, Rd	1	
	BILD #xx:3, @ERd	2	1
	BILD #xx:3, @aa:8	2	1

Rev. 4.00 Sep. 23, 2005 Page 306 of 354



	BIXOR #xx:3, @ERd	2		1	
	BIXOR #xx:3, @aa:8	2		1	
BLD	BLD #xx:3, Rd	1			
	BLD #xx:3, @ ERd	2		1	
	BLD #xx:3, @aa:8	2		1	
BNOT	BNOT #xx:3, Rd	1			
	BNOT #xx:3, @ERd	2		2	
	BNOT #xx:3, @aa:8	2		2	
	BNOT Rn, Rd	1			
	BNOT Rn, @ERd	2		2	
	BNOT Rn, @aa:8	2		2	
BOR	BOR #xx:3, Rd	1			
	BOR #xx:3, @ERd	2		1	
	BOR #xx:3, @aa:8	2		1	
BSET	BSET #xx:3, Rd	1			
	BSET #xx:3, @ERd	2		2	
	BSET #xx:3, @aa:8	2		2	
	BSET Rn, Rd	1			
	BSET Rn, @ERd	2		2	
	BSET Rn, @aa:8	2		2	
BSR	BSR d:8	2	1		
	BSR d:16	2	1		
BST	BST #xx:3, Rd	1			

2

2

BST #xx:3, @ERd

BST #xx:3, @aa:8

2

	BXOR #xx:3, @ERd	2	1	
	BXOR #xx:3, @aa:8	2	1	
CMP	CMP.B #xx:8, Rd	1		
	CMP.B Rs, Rd	1		
	CMP.W #xx:16, Rd	2		
	CMP.W Rs, Rd	1		
	CMP.L #xx:32, ERd	3		
	CMP.L ERs, ERd	1		
DAA	DAA Rd	1		
DAS	DAS Rd	1		
DEC	DEC.B Rd	1		
	DEC.W #1/2, Rd	1		
	DEC.L #1/2, ERd	1		
DUVXS	DIVXS.B Rs, Rd	2		
	DIVXS.W Rs, ERd	2		
DIVXU	DIVXU.B Rs, Rd	1		
	DIVXU.W Rs, ERd	1		
EEPMOV	EEPMOV.B	2	2n+2*1	
	EEPMOV.W	2	2n+2*1	
EXTS	EXTS.W Rd	1		
	EXTS.L ERd	1		
EXTU	EXTU.W Rd	1		

Rev. 4.00 Sep. 23, 2005 Page 308 of 354 REJ09B0025-0400

EXTU.L ERd



	JSR @aa:24	2		1		
	JSR @@aa:8	2	1	1		
LDC	LDC #xx:8, CCR	1				
	LDC Rs, CCR	1				
	LDC@ERs, CCR	2				1
	LDC@(d:16, ERs), CCR	3				1
	LDC@(d:24,ERs), CCR	5				1
	LDC@ERs+, CCR	2				1
	LDC@aa:16, CCR	3				1
	LDC@aa:24, CCR	4				1
MOV	MOV.B #xx:8, Rd	1				
	MOV.B Rs, Rd	1				
	MOV.B @ERs, Rd	1			1	
	MOV.B @(d:16, ERs), Rd	2			1	
	MOV.B @(d:24, ERs), Rd	4			1	
	MOV.B @ERs+, Rd	1			1	
	MOV.B @aa:8, Rd	1			1	
	MOV.B @aa:16, Rd	2			1	
	MOV.B @aa:24, Rd	3			1	
	MOV.B Rs, @Erd	1			1	
	MOV.B Rs, @(d:16, ERd)	2			1	
	MOV.B Rs, @(d:24, ERd)	4			1	

1

1

MOV.B Rs, @-ERd

MOV.B Rs, @aa:8

REJ09

1

	MOV.W @ERS+, Ha	1	1
	MOV.W @aa:16, Rd	2	1
	MOV.W @aa:24, Rd	3	1
	MOV.W Rs, @ERd	1	1
	MOV.W Rs, @(d:16,ERd)	2	1
	MOV.W Rs, @(d:24,ERd)	4	1
MOV	MOV.W Rs, @-ERd	1	1
	MOV.W Rs, @aa:16	2	1
	MOV.W Rs, @aa:24	3	1
	MOV.L #xx:32, ERd	3	
	MOV.L ERs, ERd	1	
	MOV.L @ERs, ERd	2	2
	MOV.L @(d:16,ERs), ERd	3	2
	MOV.L @(d:24,ERs), ERd	5	2
	MOV.L @ERs+, ERd	2	2
	MOV.L @aa:16, ERd	3	2
	MOV.L @aa:24, ERd	4	2
	MOV.L ERs,@ERd	2	2
	MOV.L ERs, @(d:16,ERd)	3	2
	MOV.L ERs, @(d:24,ERd)	5	2
	MOV.L ERs, @-ERd	2	2
	MOV.L ERs, @aa:16	3	2
	MOV.L ERs, @aa:24	4	2

Rev. 4.00 Sep. 23, 2005 Page 310 of 354 RENESAS REJ09B0025-0400

2

2

MOVFPE @aa:16, Rd\*2

MOVTPE Rs,@aa:16\*2



1

1

MOVFPE

MOVTPE

NOT	NOT.B Rd	1	
	NOT.W Rd	1	
	NOT.L ERd	1	
OR	OR.B #xx:8, Rd	1	
	OR.B Rs, Rd	1	
	OR.W #xx:16, Rd	2	
	OR.W Rs, Rd	1	
	OR.L #xx:32, ERd	3	
	OR.L ERs, ERd	2	
ORC	ORC #xx:8, CCR	1	
POP	POP.W Rn	1	
	POP.L ERn	2	
PUSH	PUSH.W Rn	1	
	PUSH.L ERn	2	
ROTL	ROTL.B Rd	1	
	ROTL.W Rd	1	
	ROTL.L ERd	1	
ROTR	ROTR.B Rd	1	
	ROTR.W Rd	1	

1

1

1

NOP

NOP

ROTR.L ERd

ROTXL.B Rd

ROTXL.W Rd

ROTXL.L ERd

ROTXL

Rev. 4.00 Sep. 23, 2005 Pag

REJ09

2

	SHAL.L ERd	1		
SHAR	SHAR.B Rd	1		
	SHAR.W Rd	1		
	SHAR.L ERd	1		
SHLL	SHLL.B Rd	1		
	SHLL.W Rd	1		
	SHLL.L ERd	1		
SHLR	SHLR.B Rd	1		
	SHLR.W Rd	1		
	SHLR.L ERd	1		
SLEEP	SLEEP	1		
STC	STC CCR, Rd	1		
	STC CCR, @ERd	2	1	
	STC CCR, @(d:16,ERd)	3	1	
	STC CCR, @(d:24,ERd)	5	1	
	STC CCR,@-ERd	2	1	
	STC CCR, @aa:16	3	1	
	STC CCR, @aa:24	4	1	
SUB	SUB.B Rs, Rd	1		
	SUB.W #xx:16, Rd	2		
	SUB.W Rs, Rd	1		

3

1

1

Rev. 4.00 Sep. 23, 2005 Page 312 of 354

SUBS

RENESAS

SUB.L #xx:32, ERd

SUB.L ERs, ERd

SUBS #1/2/4, ERd

		XOR.L ERs, ERd	2	
XORC		XORC #xx:8, CCR	1	
Notes:	1.	n: Specified value in n+1 times respective		14. The source and destination operands are a

2. Cannot be used in this LSI.

XOR.L #xx:32, ERd 3

inatruation	FOF, FUSH									_			
instructions	MOVFPE,					_	_	_	_	_	_		Γ.
ı	MOVTPE												
Arithmetic	ADD, CMP	BWL	BWL	_	_	_		_		_	_	_	$\begin{bmatrix} 1 \end{bmatrix}$
operations	SUB	WL	BWL			_							[ ]
	ADDX, SUBX	В	В	_	_	_		_	_	_	_	_	$\begin{bmatrix} 1 \end{bmatrix}$
	ADDS, SUBS	_	L			_	_	_	_	_	_	_	H
	INC, DEC	_	BWL	_		_	_	_	_	_			[ ]
	DAA, DAS	_	В		_					_	_		[]
	MULXU,	_	BW		$\lceil - \rceil$	_		_		_			$\lceil \cdot \rceil$
I	MULXS,	'											
l	DIVXU,												
l	DIVXS												
	NEG	_	BWL	_	_			_	_	_	_	_	H
	EXTU, EXTS	_	WL				l	_		_	_		
Logical	AND, OR, XOR	_	BWL					_					
operations	NOT	_	BWL	_	_			_		_	_		-
Shift operation	ons	_	BWL	_				_		_	_		
Bit manipulat	tions	_	В	В	_	_		В			_		-
Branching	BCC, BSR	_	_		_			_	_	_	_		-
instructions	JMP, JSR			0		_	_	_			0	0	
	RTS	_			_	_		_	_	0	_		
System	TRAPA	_				_		_	_	_	_	_	Ŀ
control	RTE					_	_			_		_	Ŀ
instructions	SLEEP	_			_	_	_			_	_		Ŀ
	LDC	В	В	W	W	W	W	_	W	W	_		Ŀ
	STC	_	В	W	W	W	W	_	W	W	_		Ŀ
	ANDC, ORC,	В	<u> </u>		$\lceil - \rceil$	_		_	_	_	_	_	Γ.
	XORC	'											

Rev. 4.00 Sep. 23, 2005 Page 314 of 354 REJ09B0025-0400

NOP Block data transfer instructions






Figure B.1 Port 1 Block Diagram (P17)




Figure B.2 Port 1 Block Diagram (P14)






Figure B.3 Port 1 Block Diagram (P16, P15, P12\*, P10)

Note: \* This pin is available only in the H8/36014.

Rev. 4.00 Sep. 23, 2005 Pag REJ09




Figure B.4 Port 1 Block Diagram (P12) (H8/36024)




Figure B.5 Port 1 Block Diagram (P11)




Figure B.6 Port 2 Block Diagram (P22)






Figure B.7 Port 2 Block Diagram (P21)

Rev. 4.00 Sep. 23, 2005 Pag




Figure B.8 Port 2 Block Diagram (P20)






Figure B.9 Port 5 Block Diagram (P57, P56) (H8/36014)




Figure B.10 Port 5 Block Diagram (P57) (H8/36024)




Figure B.11 Port 5 Block Diagram (P56) (H8/36024)

Rev. 4.00 Sep. 23, 2005 Pag




Figure B.12 Port 5 Block Diagram (P55)






Figure B.13 Port 5 Block Diagram (P54 to P50)

Rev. 4.00 Sep. 23, 2005 Pag REJ09




Figure B.14 Port 7 Block Diagram (P76)






Figure B.15 Port 7 Block Diagram (P75)




Figure B.16 Port 7 Block Diagram (P74)






Figure B.17 Port 7 Block Diagram (P73)




Figure B.18 Port 7 Block Diagram (P72)






Figure B.19 Port 7 Block Diagram (P71)

Rev. 4.00 Sep. 23, 2005 Pag

REJ09




Figure B.20 Port 7 Block Diagram (P70)




Figure B.21 Port 8 Block Diagram (P84 to P81)

Rev. 4.00 Sep. 23, 2005 Pag




Figure B.22 Port 8 Block Diagram (P80)




Figure B.23 Port B Block Diagram (PB3 to PB0)

Sleep

## **B.2** Port States in Each Operating State

Reset

Port

P17 to P14, P12 to P10	High impedance	Functioning	Retained	Retained	High impe
P22 to P20	High impedance	Functioning	Retained	Retained	High impe
P57 to P50	High impedance	Functioning	Retained	Retained	High impe
P76 to P70	High impedance	Functioning	Retained	Retained	High impe
P84 to P80	High impedance	Functioning	Retained	Retained	High impe
PB3 to PB0	High impedance	High impedance	High impedance	Retained	High impe

Active

Note: \* High level output when the pull-up MOS is in on state.



Rev. 4.00 Sep. 23, 2005 Pag

REJ09

Subsleep

Standby

		with POR & LVDC	HD64336024GFX	
				HD64336024GFY
				HD64336024GFT
	H8/36023	Masked ROM version	Standard	HD64336023FP
	ve		product	HD64336023FX
				HD64336023FY
			HD64336023FT	
			Product	HD64336023GFP
			with POR & LVDC	HD64336023GFX
			a = 1 = 0	

Masked ROM Standard

product

Product

version

HD64336023GFY HD64336023GFT

HD64F36024GFY

HD64F36024GFT

HD64336024FP

HD64336024FX

HD64336024FY

HD64336024FT

HD64336024GFP

HD64F36024GFY

HD64F36024GFT

HD64336024(\*\*\*)FP

HD64336024(\*\*\*)FX

HD64336024(\*\*\*)FY

HD64336024(\*\*\*)FT

HD64336023(\*\*\*)FP

HD64336023(\*\*\*)FX

HD64336023(\*\*\*)FY

HD64336023(\*\*\*)FT

HD64336024G(\*\*\*)FP LQFP-64

HD64336024G(\*\*\*)FX LQFP-48

HD64336024G(\*\*\*)FY LQFP-48

HD64336024G(\*\*\*)FT QFN-48(T

HD64336023G(\*\*\*)FP LQFP-64

HD64336023G(\*\*\*)FX LQFP-48

HD64336023G(\*\*\*)FY LQFP-48

HD64336023G(\*\*\*)FT QFN-48(T

LQFP-48

QFN-48(T

LQFP-64

LQFP-48

LQFP-48

QFN-48(T

LQFP-64

LQFP-48

LQFP-48

QFN-48(T





	Masked ROM		HD64336022FP	HD64336022(***)FP	LQFP-64
	version	product	HD64336022FX	HD64336022(***)FX	LQFP-48
			HD64336022FY	HD64336022(***)FY	LQFP-48
			HD64336022FT	HD64336022(***)FT	QFN-48(
		Product	HD64336022GFP	HD64336022G(***)FP	LQFP-64
		with POR & LVDC	HD64336022GFX	HD64336022G(***)FX	LQFP-48
		Q LVDC	HD64336022GFY	HD64336022G(***)FY	LQFP-48
			HD64336022GFT	HD64336022G(***)FT	QFN-48(
H8/36014	Flash memory		HD64F36014FP	HD64F36014FP	LQFP-64
	version	product	HD64F36014FX	HD64F36014FX	LQFP-48
			HD64F36014FY	HD64F36014FY	LQFP-48
			HD64F36014FT	HD64F36014FT	QFN-48(
		Product	HD64F36014GFP	HD64F36014GFP	LQFP-64
		& LVDC _	HD64F36014GFX	HD64F36014GFX	LQFP-48
			HD64F36014GFY	HD64F36014GFY	LQFP-48
			HD64F36014GFT	HD64F36014GFT	QFN-48(
	Masked ROM		HD64336014FP	HD64336014(***)FP	LQFP-64
	version	product	HD64336014FX	HD64336014(***)FX	LQFP-48
			HD64336014FY	HD64336014(***)FY	LQFP-48
			HD64336014FT	HD64336014(***)FT	QFN-48(
		Product	HD64336014GFP	HD64336014G(***)FP	LQFP-64
		with POR & LVDC	HD64336014GFX	HD64336014G(***)FX	LQFP-48
		Q LVDC	HD64336014GFY	HD64336014G(***)FY	LQFP-48
			HD64336014GFT	HD64336014G(***)FT	QFN-48(
				Rev. 4.00 Sep. 23, 2	2005 Pag
			RENESAS		2005 Pag REJ09
					11-00

	version	product	HD64F36012FX	HD64F36012FX	LQFP-48
			HD64F36012FY	HD64F36012FY	LQFP-48
			HD64F36012FT	HD64F36012FT	QFN-48(T
		Product	HD64F36012GFP	HD64F36012GFP	LQFP-64
		with POR & LVDC	HD64F36012GFX	HD64F36012GFX	LQFP-48
		u 2100	HD64F36012GFY	HD64F36012GFY	LQFP-48
			HD64F36012GFT	HD64F36012GFT	QFN-48(T
	Masked ROM		HD64336012FP	HD64336012(***)FP	LQFP-64
	version	product	HD64336012FX	HD64336012(***)FX	LQFP-48
			HD64336012FY	HD64336012(***)FY	LQFP-48
			HD64336012FT	HD64336012(***)FT	QFN-48(T
		Product with POR & LVDC	HD64336012GFP	HD64336012G(***)FP	LQFP-64
			HD64336012GFX	HD64336012G(***)FX	LQFP-48
			HD64336012GFY	HD64336012G(***)FY	LQFP-48
			HD64336012GFT	HD64336012G(***)FT	QFN-48(T
H8/36011	Masked ROM		HD64336011FP	HD64336011(***)FP	LQFP-64
	version	product	HD64336011FX	HD64336011(***)FX	LQFP-48
			HD64336011FY	HD64336011(***)FY	LQFP-48
			HD64336011FT	HD64336011(***)FT	QFN-48(T
		Product	HD64336011GFP	HD64336011G(***)FP	LQFP-64
		with POR & LVDC	HD64336011GFX	HD64336011G(***)FX	LQFP-48
		~ 2,00	HD64336011GFY	HD64336011G(***)FY	LQFP-48
			HD64336011GFT	HD64336011G(***)FT	QFN-48(T

Flash memory Standard

HD64F36012FP

HD64F36012FP

LQFP-64

H8/36012

POR & LVDC: Power-on reset and low-voltage detection circuits (\*\*\*): ROM code

Rev. 4.00 Sep. 23, 2005 Page 342 of 354






Figure D.1 FP-64E Package Dimensions

RENESAS

Rev. 4.00 Sep. 23, 2005 Pag




Figure D.2 FP-48F Package Dimensions

Rev. 4.00 Sep. 23, 2005 Page 344 of 354






Figure D.3 FP-48B Package Dimensions

RENESAS

Rev. 4.00 Sep. 23, 2005 Pag

REJ09




Figure D.4 TNP-48 Package Dimensions

Rev. 4.00 Sep. 23, 2005 Page 346 of 354



		5.	When the E7 or E8 is used, NMI is an input/output (open-drain in output mode).
		6.	Use channel 1 of the SCI3 (P21/RXD, P22/TXD
			board programming mode by boot mode.
		No	ote has been deleted.
Section 1 Overview	3	3	Can also be used for the E7 or E8 emulator.
1.2 Internal Block Diagram Figure 1.1 Internal Block Diagram			

**Type** 

4

5

7

93

4. When the E7 or E8 is used, address breaks can either available to the user or for use by the E7 address breaks are set as being used by the E7 address break control registers must not be acco

Can also be used for the E7 or E8 emulator.

Can also be used for the E7 or E8 emulator.

Interface pin for the E10T, E8, or E7 emu E<sub>10</sub>T Section 7 ROM 77 The features of the 32-kbyte (4 kbytes of them are t program area for E7 or E8) flash memory built into t HD64F36024 and HD64F36014 are summarized be

Figure 1.2 Pin

Figure 1.3 Pin

48B, TNP-48)

Section 8 RAM

Arrangement (FP-64E)

Arrangement (FP-48F, FP-

Table 1.1 Pin Functions

must not be accessed.

**Functions** 

REJ09

Rev. 4.00 Sep. 23, 2005 Pag

Table 18.2 DC Characteristics (1)		Item	Symbol	Applicable Pins	Test Condition	M
		Input high	V <sub>IH</sub>	PB3 to PB0	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	V
		voltage				V
		Input low voltage	V <sub>IL</sub>	RXD, RXD_2, RXD_3* <sup>1</sup> , P12 to P10, P17 to P14,	$\mbox{V}_{\rm cc}$ = 4.0 V to 5.5 V	-(
				PB3 to PB0		
Table 18.2 DC	257					
Characteristics (1)		Mode		RES Pin	Internal State	
		Active mo	ode 1	V <sub>cc</sub>	Operates	
		Active mo	ode 2		Operates (φOSC/64)	
		Sleep mo	de 1	V <sub>cc</sub>	Only timers oper	ate

Sleep mode 2

Only timers operate (\phiOSC/64)

Rev. 4.00 Sep. 23, 2005 Page 348 of 354

Characteristics

### PB3 to PB0

Table 18.10 DC Characteristics (1)	273	Mode	RES Pin	Internal State
		Active mode 1	V <sub>cc</sub>	Operates
		Active mode 2	_	Operates (φOSC/64)
		Sleep mode 1	V <sub>cc</sub>	Only timers operat
		Sleep mode 2	_	Only timers operat (φOSC/64)
Appendix D Package Dimensions	343	Swapped with new o	one.	
Figure D.1 FP-64E Package Dimensions				
Figure D.2 FP-48F Package Dimensions	344	Swapped with new o	one.	
Figure D.3 FP-48B Package Dimensions	345	Swapped with new o	one.	
Figure D.4 TNP-48 Package Dimensions	346	Swapped with new o	one.	



Rev. 4.00 Sep. 23, 2005 Page 350 of 354



Absolute address31	Hardware protection
Immediate	Program/program-verify
Memory indirect	Programming units
Program-counter relative	Programming/erasing in user pr
Register direct31	mode
Register indirect31	Software protection
Register indirect with displacement 31	
Register indirect with post-increment 31	
Register indirect with pre-decrement 31	G
	General registers
C	
Clock pulse generators65	I
Condition field	I/O ports
Condition-code register (CCR)14	I/O port block diagrams
CPU9	Instruction set
	Arithmetic operations instruction
	Bit Manipulation instructions
$\mathbf{E}$	Block data transfer instructions
Effective address	Branch instructions
Effective address extension	Data Transfer instructions
Electrical characteristics	Logic Operations instructions
AC Characteristics	Shift Instructions
DC Characteristics	System control instructions
Exception handling45	Internal power supply step-down
Reset exception handling	circuit
Stools status 56	

Erasing units .....

Error protection.....

Rev. 4.00 Sep. 23, 2005 Pag

REJ09

Addressing modes......30



Circuit	233		
LVDR	234	ADDRD	220, 227
LVDR (reset by low voltage detect)		BARH	62, 228
circuit	234	BARL	62, 228
		BDRH	62, 228
		BDRL	62, 228
M		BRR	184, 227
Memory map	10	EBR1	81, 227
Module standby function		FENR	81, 227
		FLMCR1	79, 227
		FLMCR2	80, 227
0		GRA	147, 226
On-board programming modes	92	GRB	147, 227
		GRC	147, 227
Operation field	20	GRD	147, 227
		IEGR1	47, 228
D		IEGR2	48, 229
<b>P</b>		IENR1	49, 229
Package		IRR1	50, 229
Package dimensions		IWPR	51, 229
Pin arrangement		LVDCR	231, 226
Power-down modes		LVDSR	232, 226
Sleep mode		MSTCR1	72, 229
Standby mode		MSTCR2	72, 229
Subsleep mode		PCR1	97, 228
Power-on reset		PCR2	100, 228
Power-on reset circuit	233		104, 228

LVDI ......235

LVDI (interrupt by low voltage detect)



ADDRA ...... 220, 227

ADDRB ...... 220, 227,

ADDRC ...... 220, 227

TCNT	System clocks
TCNTV119, 227, 231, 234	
TCORA 120, 227, 231, 234	T
TCORB 120, 227, 231, 234	Timer V
TCRV0 121, 227, 231, 234	Timer W
TCRV1 125, 227, 231, 234	1111101 11
TCRW 140, 226, 230, 233	
TCSRV 123, 227, 231, 234	V
TCSRWD 168, 227, 231, 234	Vector address
TCWD 169, 227, 231, 234	vector address
TDR 178, 227, 231, 234	
TIERW 141, 226, 230, 233	**7
TIOR0144, 226, 230, 233	W
TIOR1145, 226, 230, 233	Watchdog timer

PUCR5...... 105, 228, 232, 234

SMCR.......191, 226, 230, 233

SYSCR1 ...... 70, 228, 232, 235

REJ09

Rev. 4.00 Sep. 23, 2005 Pag

Clocked synchronous mode .....

Framing error .....

Mark state .....

Multiprocessor communication

function .....

Overrun error .....

Parity error .....

Stack pointer (SP) .....

Rev. 4.00 Sep. 23, 2005 Page 354 of 354



## Renesas 16-Bit Single-Chip Microcomputer Hardware Manual H8/36024 Group, H8/36014 Group

Publication Date: 1st Edition, Mar., 2001

Rev.4.00, Sep. 23, 2005

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

© 2005. Renesas Technology Corp., All rights reserved. Printed in Japan.

#### **RENESAS SALES OFFICES**

http://www.rei

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <449 - (1628) 585-100, Fax: <449 - (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: -8852> 2265-6888, Fax: -862> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632

Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bidg, 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82 > 2-799-63115, Fax: <82 > 2-796-2145

Renesas Technology Malaysia Sdn. Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Tel: <603> 7955-9390, Fax: <603> 7955-9510

# H8/36024Group, H8/36014Group Hardware Manual



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 16-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

M30302FCPFP#U3 MB90F036APMC-GSE1 MB90F428GCPFR-GSE1 MB96F683RBPMC-GSAE1 R5F10MMGDFB#30

R5F111PGGFB#30 R5F117BCGNA#20 DF3026XBL25V DF36014GFTV DF36014GFXV DF36034GFPV R5F11B7EANA#U0

R5F21172DSP#U0 MB90092PF-G-BNDE1 MB90F335APMC1-G-SPE1 MB90F345CAPFR-GSE1 MB90F568PMCR-GE1

MB96F395RSAPMC-GSE2 DF36024GFXV UPD78F1018F1-BA4-A MB96F018RBPMC-GSE1 MB90F867ASPFR-GE1

M30290FCHP#U3A DF2239FA20IV R5F117BCGFP#30 LC88F58B0AU-SQFPH MB90F548GPF-GE1 MB90214PF-GT-310-BND-AE1

MB90F342CESPQC-GSE2 MB90F428GAPF-GSE1 ML620Q504H-NNNTBWBX S912ZVH128F2VLL UPD78F1500AGK-GAK-AX

HD64F3337SF16V MB90F428GCPF-GSE1 MB90F342ESPMC-G-JNE1 MB90022PF-GS-358E1 MB96F395RWAPMC-GSE2

MB96395RSAPMC-GS-110E2 MB90F883CSPMC-GE1 S912ZVHY64F1CLL S912ZVHY64F1VLQ ST10F280 MB96F338RSAPMCR-GK5E2 CY90096PF-G-002-BND-ERE1 ML62Q1569-NNNGAZ0AX ML62Q1739-NNNGAZ0AX ML62Q1749-NNNGAZ0AX

ML62Q1579-NNNGAZ0AX ML62Q1559-NNNGAZ0AX