### Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



## 16

# H8/36109 Group

Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer H8 Family / H8/300H Tiny Series

> H8/36109F HD64F36109 HD64F36109G

Rev. 1.50 Sep. 18, 2007 Page ii of xxxiv



document, please confirm the latest product information with a Renesas sales office. Also, please pa and careful attention to additional and different information to be disclosed by Renesas such as that through our website. (http://www.renesas.com) 5. Renesas has used reasonable care in compiling the information included in this document, but Rene

assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the in-

elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Technology Corp., its affiliated companies and their officers, directors, and employees against any ar

products are attached or affixed, the risk of accident such as swallowing by infants and small children high. You should implement safety measures so that Renesas products may not be easily detached

6. When using or otherwise relying on the information in this document, you should evaluate the information in this document, you should evaluate the information in this document. light of the total system before deciding about the applicability of such information to the intended applicability of such information to the information to the intended applicability of such information to the inf Renesas makes no representations, warranties or quaranties regarding the suitability of its products

particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products. 7. With the exception of products specified by Renesas as suitable for automobile applications. Renesa products are not designed, manufactured or tested for applications or otherwise in systems the failure malfunction of which may cause a direct threat to human life or create a risk of human injury or which

included in this document.

- especially high quality and reliability such as safety systems, or equipment or systems for transportat traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea comi transmission. If you are considering the use of our products for such purposes, please contact a Ren sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes lis (1) artificial life support devices or systems (2) surgical implantations
- (3) healthcare intervention (e.g., excision, administration of medication, etc.)
- (4) any other purposes that pose a direct threat to human life Renesas shall have no liability for damages arising out of the uses set forth in the above and purchas
  - You should use the products described herein within the range specified by Renesas, especially with to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfu damages arising out of the use of Renesas products beyond such specified ranges. 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have s characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use

damages arising out of such applications.

conditions. Please be sure to implement safety measures to guard against the possibility of physical injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design hardware and software including but not limited to redundancy, fire control and malfunction prevention appropriate treatment for aging degradation or any other applicable measures. Among others, since evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final pro system manufactured by you. 11. In case Renesas products listed in this document are detached from the products to which the Renes

products. Renesas shall have no liability for damages arising out of such detachment. 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior w

- approval from Renesas. 13. Please contact a Renesas sales office if you have any questions regarding the information contained document, Renesas semiconductor products, or if you have any other inquiries.
  - RENESAS

Rev. 1.50 Sep. 18, 2007 Page 15, 2007 Page 1

are in their open states, intermediate levels are induced by noise in the vicinity, a through current flows internally, and a malfunction may occur.

### 3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughout throughout the states.

chip and a low level is input on the reset pin. During the period where the states a undefined, the register settings and the output state of each pin are also undefined your system so that it does not malfunction because of processing while it is in the undefined state. For those products which have a reset function, reset the LSI impafter the power supply has been turned on.

### 4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses is pronibited.

The undefined or reserved addresses may be used to expand functions, or test reg may have been be allocated to these addresses. Do not access these registers; the operation is not guaranteed if they are accessed.

- CPU and System-Control Modules
  - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to t module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Earlincludes notes in relation to the descriptions given, and usage notes are given, as require final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. Appendix
- 10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier verbis does not include all of the revised contents. For details, see the actual locations in the

11. Index

manual.



Rev. 1.50 Sep. 18, 2007 Pa

Objective: This manual was written to explain the hardware functions and electrical characteristics of the H8/36109 Group to the target users. Refer to the H8/300H Series Software Manual for a detailed description of

Notes on reading this manual:

- In order to understand the overall functions of the chip
- Read the manual according to the contents. This manual can be roughly categorized in on the CPU, system control functions, peripheral functions, and electrical characterist
- In order to understand the details of the CPU's functions
- Read the H8/300H Series Software Manual.

Register name:

instruction set.

In order to understand the details of a register when its name is known

Read the index that is the final part of the manual to find the page number of the entry register. The addresses, bits, and initial values of the registers are summarized in section

List of Registers.

Example:

implemented on more than one channel: XXX\_N (XXX is the register name and N is the cha number) Bit order: The MSB is on the left and the LSB is on the right.

Number notation: Binary is B'xxxx, hexadecimal is H'xxxx, and decin XXXX.

The following notation is used for cases when the sa similar function, e.g. serial communication interface

Signal notation: An overbar is added to a low-active signal: xxxx

RENESAS

Rev. 1.50 Sep. 18, 2007 Page vi of xxxiv

by tl	ne E7 or E8.	If address	breaks are	set as being	ng used l	y the E	7 or E8,	the	address
cont	rol registers	must not b	e accessed						

- 6. When the E7 or E8 is used, NMI is an input/output pin (open-drain in output mode),
  - P87 are input pins, and P86 is an output pin. 7. Use channel 1 of the SCI3 (P21/RXD, P22/TXD) in on-board programming mode by
- mode. Related Manuals: The latest versions of all related manuals are available from our we Please ensure you have the latest versions of all documents you red

**Document Title** 

http://www.renesas.com/	
H8/36109 Group manuals:	
Document Title	Docume
H8/36109 Group Hardware Manual	This ma
H8/300H Series Software Manual	REJ09B

User's manuals for development tools:

User's Manual
H8S, H8/300 Series Simulator/Debugger User's Manual
H8S, H8/300 Series High-Performance Embedded Workshop 3, Tutorial
H8S, H8/300 Series High-Performance Embedded Workshop 3, User's Manual

H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor



Documo

REJ<sub>10</sub>B

REJ10B REJ10B

REJ10B

All trademarks and registered trademarks are the property of their respective owners. Rev. 1.50 Sep. 18, 2007 Page viii of xxxiv RENESAS

2.2	Regist	ci comiguiation	• • • • • • • • • • • • • • • • • • • •
	2.2.1	General Registers	
	2.2.2	Program Counter (PC)	
	2.2.3	Condition-Code Register (CCR)	
2.3	Data F	ormats	
	2.3.1	General Register Data Formats	
	2.3.2	Memory Data Formats	
2.4	Instruc	etion Set	
	2.4.1	List of Instructions Classified by Function	
	2.4.2	Basic Instruction Formats	
2.5	Addres	ssing Modes and Effective Address Calculation	
	2.5.1	Addressing Modes	
	2.5.2	Effective Address Calculation	
2.6	Basic l	Bus Cycle	
	2.6.1	Access to On-Chip Memory (RAM, ROM)	
	2.6.2	On-Chip Peripheral Modules	
2.7	CPU S	tates	
2.8		Notes	
	2.8.1	Notes on Data Access to Empty Areas	
	2.8.2	EEPMOV Instruction	
	2.8.3	Bit Manipulation Instruction	
Sect	ion 3	Exception Handling	
3.1		tion Sources and Vector Address	
3.2	-	er Descriptions	
	3.2.1	Interrupt Edge Select Register 1 (IEGR1)	
	3.2.2	Interrupt Edge Select Register 2 (IEGR2)	
	3.2.3	Interrupt Enable Register 1 (IENR1)	
	<b>U</b>	, , , , , , , , , , , , , , , , , , ,	
			D 4 EO Con 10 2007 Pa
		RENESAS	Rev. 1.50 Sep. 18, 2007 Page
		•	

Address Space and Memory Map .....

Register Configuration....

2.1

2.2

	3.5.2	Notes on Stack Area Use
	3.5.3	Notes on Rewriting Port Mode Registers
Sect	tion 4	Address Break
4.1	Regis	ter Descriptions
	4.1.1	Address Break Control Register (ABRKCR)
	4.1.2	Address Break Status Register (ABRKSR)
	4.1.3	Break Address Registers E, H, L (BARE, BARH, BARL)
	4.1.4	Break Data Registers H, L (BDRH, BDRL)
4.2	Opera	tion
Sect 5.1		Clock Pulse Generators
5.2		ter Descriptions
	5.2.1	RC Control Register (RCCR)
	5.2.2	RC Trimming Data Protect Register (RCTRMDPR)
	5.2.3	RC Trimming Data Register (RCTRMDR)
	5.2.4	Clock Control/Status Register (CKCSR)
5.3	Syster	n Clock Oscillator
	5.3.1	State Transition of System Clock
	5.3.2	Clock Control Operation
	5.3.3	Clock Change Timing
5.4	Trimn	ning of On-Chip Oscillator Frequency

External Oscillator

Connecting Crystal Resonator

Connecting Ceramic Resonator .....

External Clock Input Method .....

RENESAS

Usage Notes.....

Interrupts after Reset.....

3.5

5.5

5.5.1

5.5.2

5.5.3

Rev. 1.50 Sep. 18, 2007 Page x of xxxiv

3.5.1

6.1.2 System Control Register 2 (SYSCR2)
6.1.3 System Control Register 3 (SYSCR3)
6.1.4 Module Standby Control Register 1 (MSTCR1)
6.1.5 Module Standby Control Register 2 (MSTCR2)
6.1.6 Module Standby Control Register 4 (MSTCR4)
Mode Transitions and States of LSI
6.2.1 Sleep Mode
6.2.2 Standby Mode
6.2.3 Subsleep Mode
6.2.4 Subactive Mode
Operating Frequency in Active Mode
Direct Transition
6.4.1 Direct Transition from Active Mode to Subactive Mode
6.4.2 Direct Transition from Subactive Mode to Active Mode
Module Standby Function
ion 7 ROM
Block Configuration
Register Descriptions
7.2.1 Flash Memory Control Register 1 (FLMCR1)
7.2.2 Flash Memory Control Register 2 (FLMCR2)
7.2.3 Erase Block Register 1 (EBR1)
7.2.4 Flash Memory Power Control Register (FLPWCR)
7.2.5 Flash Memory Enable Register (FENR)
On-Board Programming Modes
7.3.1 Boot Mode
7.3.2 Programming/Erasing in User Programming Mode
Rev. 1.50 Sep. 18, 2007 Pag
RENESAS
`

Register Descriptions

System Control Register 1 (SYSCR1).....

6.1

9.1	Port 1	
	9.1.1	Port Mode Register 1 (PMR1)
	9.1.2	Port Control Register 1 (PCR1)
	9.1.3	Port Data Register 1 (PDR1)
	9.1.4	Port Pull-Up Control Register 1 (PUCR1)
	9.1.5	Pin Functions
9.2	Port 2.	
	9.2.1	Port Control Register 2 (PCR2)
	9.2.2	Port Data Register 2 (PDR2)
	9.2.3	Port Mode Register 3 (PMR3)
	9.2.4	Pin Functions
9.3	Port 3.	
	9.3.1	Port Control Register 3 (PCR3)
	9.3.2	Port Data Register 3 (PDR3)
	9.3.3	Pin Functions
9.4	Port 5.	
	9.4.1	Port Mode Register 5 (PMR5)
		<i>□</i> \

Port Pull-Up Control Register 5 (PUCR5).....

Pin Functions

Port Control Register 7 (PCR7).....

Port Data Register 7 (PDR7)

Pin Functions

Port 7.....

Port 8.....

RENESAS

9.4.2

9.4.3 9.4.4

9.4.5

9.5.1

9.5.2

9.5.3

Rev. 1.50 Sep. 18, 2007 Page xii of xxxiv

9.5

9.6

Section 8 RAM

Section 9 I/O Ports.

		9.10.2	Port Mode Register F (PMRF)
		9.10.3	Pin Functions
Ç	9.11	Port G.	
			Port Control Register G (PCRG)
			Port Data Register G (PDRG)
			Port Mode Register G (PMRG)
			Pin Functions
Ç	9.12	Port H.	
			Port Control Register H (PCRH)
			Port Data Register H (PDRH)
			Pin Functions
Ç	9.13		
		9.13.1	Port Control Register J (PCRJ)
			Port Data Register J (PDRJ)
			Pin Functions
,	Secti	on 10	Realtime Clock (RTC)
	10.1		·S
	10.2		Output Pin
	10.3	-	r Descriptions
		_	Second Data Register/Free Running Counter Data Register (RSECDR)
			Minute Data Register (RMINDR)
			Hour Data Register (RHRDR)
			,
			Dec. 4.50, Occ. 40, 0007, Dec.

Port E

Port Control Register E (PCRE)

Port Data Register E (PDRE).....

Pin Functions

9.9

9.9.1

9.9.2 9.9.3



11.2	Input/Output Pin
11.3	Register Descriptions
	11.3.1 Timer Mode Register B1 (TMB1)
	11.3.2 Timer Counter B1 (TCB1)
	11.3.3 Timer Load Register B1 (TLB1)
11.4	Operation
	11.4.1 Interval Timer Operation
	11.4.2 Auto-Reload Timer Operation
	11.4.3 Event Counter Operation
11.5	Timer B1 Operating Modes
Sect	ion 12 Timer V
	ion 12 Timer V
12.1	
12.1 12.2	Features
Sect: 12.1 12.2 12.3	Features
12.1 12.2	Features
12.1 12.2 12.3	Features Input/Output Pins Register Descriptions 12.3.1 Timer Counter V (TCNTV) 12.3.2 Time Constant Registers A, B (TCORA, TCORB) 12.3.3 Timer Control Register V0 (TCRV0) 12.3.4 Timer Control/Status Register V (TCSRV) 12.3.5 Timer Control Register V1 (TCRV1)

Features

Rev. 1.50 Sep. 18, 2007 Page xiv of xxxiv



13.3.7 Timer RC I/O Control Register 1 (TRCIOR1)
13.3.8 Timer RC Output Enable Register (TRCOER)
13.3.9 Timer RC Digital Filtering Function Select Register (TRCDF)
13.3.10 Timer RC Counter (TRCCNT)
13.3.11 General Registers A, B, C, and D (GRA, GRB, GRC, and GRD)
Operation
13.4.1 Timer Mode Operation
13.4.2 PWM Mode Operation
13.4.3 PWM2 Mode Operation
13.4.4 Digital Filtering Function for Input Capture Inputs
Operation Timing
13.5.1 TRCCNT Counting Timing
13.5.2 Output Compare Output Timing
13.5.3 Input Capture Timing
13.5.4 Timing of Counter Clearing by Compare Match
13.5.5 Buffer Operation Timing
13.5.6 Timing of IMFA to IMFD Flag Setting at Compare Match
13.5.7 Timing of IMFA to IMFD Setting at Input Capture
13.5.8 Timing of Status Flag Clearing
Usage Notes
-
ion 14 Timer RD
Features
Input/Output Pins
Register Descriptions
14.3.1 Timer RD Start Register (TRDSTR)
14.3.2 Timer RD Mode Register (TRDMDR)
14.3.3 Timer RD PWM Mode Register (TRDPMR)
14.3.4 Timer RD Function Control Register (TRDFCR)
Rev. 1.50 Sep. 18, 2007 Pag
RENESAS

14.4	Operation
	14.4.1 Counter Operation
	14.4.2 Waveform Output by Compare Match
	14.4.3 Input Capture Function
	14.4.4 Synchronous Operation
	14.4.5 PWM Mode
	14.4.6 Reset Synchronous PWM Mode
	14.4.7 Complementary PWM Mode
	14.4.8 PWM3 Mode Operation
	14.4.9 Buffer Operation
	14.4.10 Timer RD Output Timing
	14.4.11 Digital Filtering Function for Input Capture Inputs
	14.4.12 Function of Changing Output Pins for GR
14.5	Interrupt Sources
	14.5.1 Status Flag Set Timing
	14.5.2 Status Flag Clearing Timing
14.6	Usage Notes
Secti	ion 15 Watchdog Timer
15.1	Features
15.2	Register Descriptions
	15.2.1 Timer Control/Status Register WD (TCSRWD)
	15.2.2 Timer Counter WD (TCWD)
	15.2.3 Timer Mode Register WD (TMWD)
15.3	Operation

14.3.16 Interface with CPU



	17.3.2 Receive Data Register (RDR)
	17.3.3 Transmit Shift Register (TSR)
	17.3.4 Transmit Data Register (TDR)
	17.3.5 Serial Mode Register (SMR)
	17.3.6 Serial Control Register 3 (SCR3)
	17.3.7 Serial Status Register (SSR)
	17.3.8 Bit Rate Register (BRR)
17.4	Operation in Asynchronous Mode
	17.4.1 Clock
	17.4.2 SCI3 Initialization
	17.4.3 Data Transmission
	17.4.4 Serial Data Reception
17.5	Operation in Clock Synchronous Mode
	17.5.1 Clock
	17.5.2 SCI3 Initialization
	17.5.3 Serial Data Transmission
	17.5.4 Serial Data Reception (Clock Synchronous Mode)
	17.5.5 Simultaneous Serial Data Transmission and Reception
17.6	Multiprocessor Communication Function
	17.6.1 Multiprocessor Serial Data Transmission
	17.6.2 Multiprocessor Serial Data Reception
17.7	Interrupt Requests
17.8	Usage Notes
	17.8.1 Break Detection and Processing
	17.8.2 Mark State and Break Sending
	Rev. 1.50 Sep. 18, 2007 Page
	RENESAS

17.2 Input/Output Pins
17.3 Register Descriptions
17.3.1 Receive Shift Register (RSR)

	18.3.7	I <sup>2</sup> C Bus Transmit Data Register (ICDRT)
	18.3.8	I <sup>2</sup> C Bus Receive Data Register (ICDRR)
	18.3.9	I <sup>2</sup> C Bus Shift Register (ICDRS)
18.4	Operati	on
	18.4.1	I <sup>2</sup> C Bus Format
	18.4.2	Master Transmit Operation
	18.4.3	Master Receive Operation
	18.4.4	Slave Transmit Operation
	18.4.5	Slave Receive Operation
		Clocked Synchronous Serial Format
	18.4.7	Noise Canceller
	18.4.8	Example of Use
18.5	Interruj	pts
18.6	Bit Syn	chronous Circuit
Secti	ion 19	A/D Converter
19.1	Feature	S
19.2	Input/C	Output Pins
19.3	Registe	er Descriptions
	19.3.1	A/D Data Registers A to D (ADDRA to ADDRD)
	19.3.2	A/D Control/Status Register (ADCSR)
	19.3.3	A/D Control Register (ADCR)
19.4	Operati	on
		Single Mode
	19.4.2	Scan Mode
Rev. 1	.50 Sep.	18, 2007 Page xviii of xxxiv
		RENESAS

18.3.3 I<sup>2</sup>C Bus Mode Register (ICMR)...
18.3.4 I<sup>2</sup>C Bus Interrupt Enable Register (ICIER)...
18.3.5 I<sup>2</sup>C Bus Status Register (ICSR)...
18.3.6 Slave Address Register (SAR)...

Secti	011 21	1 ower suppry chedit
21.1	When U	Jsing Internal Power Supply Step-Down Circuit
21.2		Not Using Internal Power Supply Step-Down Circuit
Secti	on 22	List of Registers
22.1		r Addresses (Address Order)
22.2		r Bits
22.3	Registe	r States in Each Operating Mode
Secti	ion 23	Electrical Characteristics
23.1	Absolu	te Maximum Ratings
23.2	Electric	cal Characteristics
	23.2.1	Power Supply Voltage and Operating Ranges
	23.2.2	DC Characteristics
	23.2.3	AC Characteristics
	23.2.4	A/D Converter Characteristics
	23.2.5	Watchdog Timer Characteristics
	23.2.6	Flash Memory Characteristics
	23.2.7	Power-Supply-Voltage Detection Circuit Characteristics (Optional)
	23.2.8	Power-On Reset Circuit Characteristics (Optional)
23.3		on Timing
23.4		Load Condition
23.4	Output	LUAU CUIIUIUII

Section 21 Power Supply Circuit



Main Revisions and Additions in this Edition		
Index		

Rev. 1.50 Sep. 18, 2007 Page xx of xxxiv



Figure 2.5 General Register Data Formats (1)
Figure 2.5 General Register Data Formats (2)
Figure 2.6 Memory Data Formats
Figure 2.7 Instruction Formats.
Figure 2.8 Branch Address Specification in Memory Indirect Mode
Figure 2.9 On-Chip Memory Access Cycle
Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)
Figure 2.11 CPU Operation States
Figure 2.12 State Transitions
Figure 2.13 Example of Timer Configuration with Two Registers Allocated to Same
Address
Section 3 Exception Handling
Figure 3.1 Reset Sequence
Figure 3.2 Interrupt Acceptance Flowchart
Figure 3.3 Stack Status after Exception Handling
Figure 3.4 Interrupt Sequence
Figure 3.5 Port Mode Register Setting and Interrupt Request Flag Clearing Procedure.
Section 4 Address Break

**Section 5 Clock Pulse Generators** 

Figure 5.3 Flowchart of Clock Switching

Figure 2.4 Relationship between Stack Pointer and Stack Area......

Figure 4.1 Block Diagram of Address Break...

Figure 4.2 Address Break Interrupt Operation Example (1)...

Figure 4.2 Address Break Interrupt Operation Example (2)...

(From On-Chip Oscillator Clock to External Clock).....

RENESAS

Rev. 1.50 Sep. 18, 2007 Page

Figure 5.15 Typical Connection to 32.768-kHz Crystal Resonator
Figure 5.16 Equivalent Circuit of 32.768-kHz Crystal Resonator
Figure 5.17 Pin Connection when not Using Subclock
Figure 5.18 Example of Incorrect Board Design
Section 6 Power-Down Modes
Figure 6.1 Mode Transition Diagram
Section 7 ROM
Figure 7.1 Block Configuration of Flash Memory
Figure 7.2 Programming/Erasing Flowchart Example in User Programming Mode
Figure 7.3 Programming/Program-Verify Flowchart
Figure 7.4 Erasure/Erase-Verify Flowchart
Section 9 I/O Ports
Figure 9.1 Port 1 Pin Configuration.
Figure 9.2 Port 2 Pin Configuration.
Figure 9.3 Port 3 Pin Configuration.

Figure 5.14 Block Diagram of Subclock Generator

Figure 9.4 Port 5 Pin Configuration.

Figure 9.5 Port 7 Pin Configuration. Figure 9.6 Port 8 Pin Configuration....

Figure 9.7 Port C Pin Configuration Figure 9.8 Port D Pin Configuration.... Figure 9.9 Port E Pin Configuration Figure 9.10 Port F Pin Configuration Figure 9.11 Port G Pin Configuration....

Figure 9.13 Port J Pin Configuration

Figure 9.12 Port H Pin Configuration....

RENESAS

-	<u> </u>
Figure 12.6	TMOV Output Timing
Figure 12.7	Clear Timing by Compare Match
Figure 12.8	Clear Timing by TMRIV Input
Figure 12.9	Pulse Output Example
	Example of Pulse Output Synchronized to TRGV Input
Figure 12.11	Contention between TCNTV Write and Clear
Figure 12.12	Contention between TCORA Write and Compare Match
Figure 12.13	Internal Clock Switching and TCNTV Operation
Section 13	Timer RC
Figure 13.1	Timer RC Block Diagram
	Free-Running Counter Operation
Figure 13.3	Periodic Counter Operation
Figure 13.4	0 and 1 Output Example (TOA = 0, TOB = 1)
-	Toggle Output Example (TOA = 0, TOB = 1)
Figure 13.6	Toggle Output Example (TOA = 0, TOB = 1)
-	Input Capture Operating Example

Figure 12.3 Increment Timing with External Clock
Figure 12.4 OVF Set Timing
Figure 12.5 CMFA and CMFB Set Timing

RENESAS

Rev. 1.50 Sep. 18, 2007 Page

Figure 13.28	Buffer Operation Timing (Compare Match)
Figure 13.29	Buffer Operation Timing (Input Capture)
Figure 13.30	Timing of IMFA to IMFD Flag Setting at Compare Match
Figure 13.31	Timing of IMFA to IMFD Flag Setting at Input Capture
Figure 13.32	Timing of Status Flag Clearing by CPU
Figure 13.33	Contention between TRCCNT Write and Clear
Figure 13.34	Internal Clock Switching and TRCCNT Operation
Figure 13.35	When Compare Match and Bit Manipulation Instruction to TRCCR1 Occu
	at the Same Timing
Section 14	Timer RD
Figure 14.1	Timer RD Block Diagram
Figure 14.2	Timer RD (Channel 0) Block Diagram
Figure 14.3	Timer RD (Channel 1) Block Diagram
Figure 14.4	Example (1) of Stopping Operation of the Counter (in PWM3 Mode)
Figure 14.5	Example (2) of Stopping Operation of the Counter (in PWM3 Mode)
Figure 14.6	Example of Starting and Stopping Operations of Counters (in PWM3 Mode

Figure 14.7 Example of Outputs in Reset Synchronous PWM Mode and Complementary

Figure 14.8 Accessing Operation of 16-Bit Register

Rev. 1.50 Sep. 18, 2007 Page xxiv of xxxiv

PWM Mode

(between CPU and TRDCNT (16 bits))

RENESAS

_		1 \
Figur	e 14.32	Example of Complementary PWM Mode Setting Procedure
Figur	e 14.33	Canceling Procedure of Complementary PWM Mode
Figur	e 14.34	Example of Complementary PWM Mode Operation (1)
Figur	e 14.35	Example of Complementary PWM Mode Operation (2)
Figur	e 14.36	Timing of Overshooting
Figur	e 14.37	Timing of Undershooting
_		Block Diagram in PWM3 Mode
_		Flowchart of Setting in PWM3 Mode
_		Example of Non-Overlap Pulses
Figur	e 14.41	Compare Match Buffer Operation
Figur	e 14.42	Input Capture Buffer Operation
Figur	e 14.43	Example of Buffer Operation Setting Procedure
Figur	e 14.44	Example of Buffer Operation (1)
		(Buffer Operation for Output Compare Register)
Figur	e 14.45	Example of Compare Match Timing for Buffer Operation
Figur	e 14.46	Example of Buffer Operation (2)
		(Buffer Operation for Input Capture Register)
Figur	e 14.47	Input Capture Timing of Buffer Operation
Figur	e 14.48	Buffer Operation (3)
_		(Buffer Operation in Complementary PWM Mode CMD1 = CMD0 = 1)
Figur	e 14.49	Buffer Operation (4)
		(Buffer Operation in Complementary PWM Mode CMD1 =1, CMD0 = 0
Figur	e 14.50	Example of Output Disable Timing of Timer RD by Writing to TRDOEF

Figure 14.51 Example of Output Disable Timing of Timer RD by External Trigger......

RENESAS

Rev. 1.50 Sep. 18, 2007 Page

Figure 14.63	Conflict between TRDCNT Write and Increment Operations
Figure 14.64	Conflict between GR Write and Compare Match
Figure 14.65	Conflict between TRDCNT Write and Overflow
Figure 14.66	Conflict between GR Read and Input Capture
Figure 14.67	Conflict between Count Clearing and Increment Operations by Input Captu
Figure 14.68	Conflict between GR Write and Input Capture
Figure 14.69	When Compare Match and Bit Manipulation Instruction to TRDOCR Occ
	at the Same Timing
Section 15	Watchdog Timer
	Block Diagram of Watchdog Timer
•	· · · · · · · · · · · · · · · · · · ·
rigule 13.2	Watchdog Timer Operation Example
Section 16	14-Bit PWM
Figure 16.1	Block Diagram of 14-Bit PWM
Figure 16.2	Waveform Output by 14-Bit PWM
Section 17	Serial Communication Interface 3 (SCI3)
	· · · · · · · · · · · · · · · · · · ·
	Block Diagram of SCI3
Figure 17.2	Data Format in Asynchronous Communication
Figure 17.3	Relationship between Output Clock and Transfer Data Phase

(Asynchronous Mode)(Example with 8-Bit Data, Parity, Two Stop Bits).....

(8-Bit Data, Parity, One Stop Bit).....

(Asynchronous Mode).....

(8-Bit Data, Parity, One Stop Bit).....

RENESAS

Figure 17.4 Sample SCI3 Initialization Flowchart

Figure 17.5 Example of SCI3 Transmission in Asynchronous Mode

Figure 17.7 Example of SCI3 Reception in Asynchronous Mode

Figure 17.6 Sample Serial Transmission Data Flowchart

Rev. 1.50 Sep. 18, 2007 Page xxvi of xxxiv

Figure 17.17 Sample Multiprocessor Serial Reception Flowchart (1)
Figure 17.17 Sample Multiprocessor Serial Reception Flowchart (2)
Figure 17.18 Example of SCI3 Reception Using Multiprocessor Format
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)
Figure 17.19 Receive Data Sampling Timing in Asynchronous Mode
Section 18 1 <sup>2</sup> C Bus Interface 2 (IIC2)
Figure 18.1 Block Diagram of I <sup>2</sup> C Bus Interface 2
Figure 18.2 External Circuit Connections of I/O Pins
Figure 18.3 I <sup>2</sup> C Bus Formats
Figure 18.4 I <sup>2</sup> C Bus Timing.
Figure 18.5 Master Transmit Mode Operation Timing (1)
Figure 18.6 Master Transmit Mode Operation Timing (2)
Figure 18.7 Master Receive Mode Operation Timing (1)
Figure 18.8 Master Receive Mode Operation Timing (2)
Figure 18.9 Slave Transmit Mode Operation Timing (1)
Figure 18.10 Slave Transmit Mode Operation Timing (2)
Figure 18.11 Slave Receive Mode Operation Timing (1)
Figure 18.12 Slave Receive Mode Operation Timing (2)
Figure 18.13 Clocked Synchronous Serial Transfer Format
Figure 18.14 Transmit Mode Operation Timing.
Figure 18.15 Receive Mode Operation Timing
Figure 18.16 Block Diagram of Noise Canceller

Figure 17 16 Sample Multiprocessor Serial Transmission Flowchart

Rev. 1.50 Sep. 18, 2007 Page

Figure 20.4 Operational Timing of LVDR Circuit Figure 20.5 Operational Timing of LVDI Circuit Section 21 Power Supply Circuit Figure 21.1 Power Supply Connection when Internal Step-Down Circuit is Used ...... Figure 21.2 Power Supply Connection when Internal Step-Down Circuit is Not Used .... Section 23 Electrical Characteristics Figure 23.1 System Clock Input Timing Figure 23.2 RES Low Width Timing... Figure 23.3 Input Timing..... Figure 23.4 I<sup>2</sup>C Bus Interface Input/Output Timing..... Figure 23.5 SCK3 Input Clock Timing Figure 23.6 SCI Input/Output Timing in Clocked Synchronous Mode..... Figure 23.7 Output Load Circuit

Figure B.1 Port 1 Block Diagram (P17) Figure B.2 Port 1 Block Diagram (P16, P14).....

Figure B.6 Port 1 Block Diagram (P10) Figure B.7 Port 2 Block Diagram (P27, P26, P25, P24, P23).....

Figure B.10 Port 2 Block Diagram (P20) Figure B.11 Port 3 Block Diagram (P37, P36, P35, P34, P33, P32, P31, P30)......

rigule 20.2 Block Diagram of Fower-On Reset Circuit and Low-voltage Detection Cir Figure 20.3 Operational Timing of Power-On Reset Circuit.....

## **Appendix**

Figure B.3 Port 1 Block Diagram (P15) Figure B.4 Port 1 Block Diagram (P12) Figure B.5 Port 1 Block Diagram (P11)

Figure B.8 Port 2 Block Diagram (P22) Figure B.9 Port 2 Block Diagram (P21)

Figure B.12 Port5 Block Diagram (P57, P56)

Rev. 1.50 Sep. 18, 2007 Page xxviii of xxxiv

RENESAS

Figure B.26 Port G Block Diagram (PG7, PG6, PG5) Figure B.27 Port G Block Diagram (PG4, PG3, PG2, PG1, PG0) ..... Figure B.28 Port H Block Diagram (PH7, PH6, PH5, PH4) Figure B.29 Port H Block Diagram (PH3)..... Figure B.30 Port H Block Diagram (PH2)..... Figure B.31 Port H Block Diagram (PH1)..... Figure B.32 Port H Block Diagram (PH0)..... Figure B.33 Port J Block Diagram (PJ1)

Figure B.34 Port J Block Diagram (PJ0)

Figure B.24 Port E Block Diagram (PE7, PE6, PE5, PE4, PE3, PE2, PE1, PE0) ...... Figure B.25 Port F Block Diagram (PF7, PF6, PF5, PF4, PF3, PF2, PF1, PF0) ......

Figure D.1 FP-100A Package Dimensions Figure D.2 FP-100U Package Dimensions

Rev. 1.50 Sep. 18, 2007 Page

Rev. 1.50 Sep. 18, 2007 Page xxx of xxxiv



	· · · · · · · · · · · · · · · · · · ·
Table 2.6	Bit Manipulation Instructions (2)
Table 2.7	Branch Instructions
Table 2.8	System Control Instructions
Table 2.9	Block Data Transfer Instructions
Table 2.10	Addressing Modes
Table 2.11	Absolute Address Access Ranges
Table 2.12	Effective Address Calculation (1)
Table 2.12	Effective Address Calculation (2)
Section 3	Exception Handling
Table 3.1	Exception Sources and Vector Address
Table 3.2	Interrupt request and ICR.
Table 3.3	Interrupt Wait States
	Address Break
Table 4.1	Access and Data Bus Used
Section 5	Clock Pulse Generators
Table 5.1	Crystal Resonator Parameters
Section 6	Power-Down Modes
Table 6.1	Operating Frequency and Waiting Time
Table 6.2	Transition Mode after SLEEP Instruction Execution and Transition Mode
1 4010 0.2	to Interrupt
Table 6.3	Internal State in Each Operating Mode
Section 7	
Table 7.1	Setting Programming Modes
Table 7.2	Boot Mode Operation
1 autc 7.2	Boot Wode Operation

1 able 2.4

Table 2.5

Table 2.6

RENESAS

Rev. 1.50 Sep. 18, 2007 Page

Shift Instructions

Bit Manipulation Instructions (1).....

Section 12	Timer V
Table 12.1	Pin Configuration
Table 12.2	Clock Signals to Input to TCNTV and Counting Conditions
Section 13	Timer RC
Table 13.1	Timer RC Functions
Table 13.2	Pin Configuration
Table 13.3	Pin Configuration in PWM2 Mode and GR Registers
Section 14	Timer RD
Table 14.1	Timer RD Functions
Table 14.2	Channel Configuration of Timer RD
Table 14.3	Pin Configuration
Table 14.4	Initial Output Level of FTIOB0 Pin
Table 14.5	Output Pins in Reset Synchronous PWM Mode
Table 14.6	Register Settings in Reset Synchronous PWM Mode
Table 14.7	Output Pins in Complementary PWM Mode
Table 14.8	Register Settings in Complementary PWM Mode
Table 14.9	Pin Configuration in PWM3 Mode and GR Registers
Table 14.10	Register Combinations in Buffer Operation
Section 16	14-Bit PWM
Table 16.1	Pin Configuration
Section 17	Serial Communication Interface 3 (SCI3)
Table 17.1	Channel Configuration
Table 17.2	Pin Configuration
Table 17.3	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1

Pin Configuration....

Timer B1 Operating Modes

Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2

RENESAS

.. .

Table 11.1

Table 11.2

Table 17.3

Rev. 1.50 Sep. 18, 2007 Page xxxii of xxxiv

Circuits (Optional) Table 20.1 LVDCR Settings and Select Functions  Section 23 Electrical Characteristics Table 23.1 Absolute Maximum Ratings  Table 23.2 DC Characteristics (1)	tage D
Table 23.1 Absolute Maximum Ratings	
Table 23.2 DC Characteristics (2)	
Table 23.3 AC Characteristics	
Table 23.4 I <sup>2</sup> C Bus Interface Timing	
Table 23.5 Serial Communication Interface (SCI) Timing	
Table 23.6 A/D Converter Characteristics	
Table 23.7 Watchdog Timer Characteristics	
Table 23.8 Flash Memory Characteristics	
Table 23.9 Power-Supply-Voltage Detection Circuit Characteristics	
Table 23.10 Power-On Reset Circuit Characteristics	
Appendix	
Table A.1 Instruction Set	
Table A.2 Operation Code Map (1)	

Pin Configuration....

Analog Input Channels and Corresponding ADDR Registers.....

A/D Conversion Time (Single Mode).....

**Table 19.1** 


**Table 19.2** 

**Table 19.3** 

Table A.2 Table A.2

Table A.3

Table A.4 Table A.5



Operation Code Map (2)

Operation Code Map (3) Number of Cycles in Each Instruction

Number of Cycles in Each Instruction



Rev. 1.50 Sep. 18, 2007 Page xxxiv of xxxiv



RTC (can be used as a free running counter)
Timer B1 (8-bit timer)

\_. . . . . .

Timer V (8-bit timer)

Timer RC (16-bit timer)

Timer RD (16-bit timer)

14-bit PWM

Watchdog timer

SCI3 (Asynchronous or clock synchronous serial communication interface)

I<sup>2</sup>C bus interface 2 (conforms to the I<sup>2</sup>C bus interface format that is advocated by Phi

10-bit A/D converter

POR/LVD (Power-on reset and low-voltage detection circuit) (optional)

• On-chip memory

Electronics)

		1	Model			
Product Classification		Standard Version	On-Chip Power- On Reset and Low-Voltage Detection Circuit Version	ROM	RAM	
Flash memory version (F-ZTAT <sup>™</sup> version)	H8/36109F	HD64F36109	HD64F36109G	128 kbytes	5 kbytes	


Note: F-ZTAT<sup>™</sup> is a trademark of Renesas Technology Corp.



Re

Rev. 1.50 Sep. 18, 2007 Page 2 of 584 REJ09B0240-0150








Figure 1.2 Pin Assignments (FP-100A)

Rev. 1.50 Sep. 18, 2007 Page 4 of 584 REJ09B0240-0150

RENESAS




Figure 1.3 Pin Assignments (FP-100U)

RENESAS

Rev. 1.50 Sep. 18, 2007 P

Clock pins	OSC1	18	15	Input
	OSC2/ CLKOUT	17	14	Output
	X1	12	9	Input
	X2	11	8	Output
System control	RES	14	11	Input
	TEST	15	12	Input



RENESAS

IIIput

Input

Input

1

10

Analog power supply pin for the converter. When the A/D convert used, connect this pin to the syst

Analog ground pin for the A/D co Connect this pin to the system pe

Internal step-down power supply

Connect a capacitor of around 0 between this pin and the Vss pin

These pins connect with crystal of ceramic resonator for the system can be used to input an external When using the on-chip oscillato system clock can be output from

See section 5, Clock Pulse Gene

These pins connect with a 32.76 crystal resonator for the subclocl section 5, Clock Pulse Generato

Reset pin. The pull-up resistor (t

 $k\Omega$ ) is incorporated. When driver

Test pin. Connect this pin to Vss

for a typical connection.

typical connection.

chip is reset.

power supply.

stabilization.

pin.

supply (0 V).

**AVss** 

VCL

4

13

	TMRIV	89	86	Input
	TRGV	73	70	Input
Timer RC	FTCI	56	53	Input
	FTIOA to FTIOD	49 to 52	46 to 49	I/O
	TRGC	49	46	Input
	TRCOI	8	5	Input
Timer RD_0	FTIOA0	40	37	I/O
	FTIOB0	41	38	I/O
	FTIOC0	43	40	I/O
	FTIOD0	44	41	I/O
	FTIOA1	45	42	I/O
	FTIOB1 to FTIOD1	46 to 48	43 to 45	I/O
	TRDOI_0	9	6	Input

Timer V

**TMOV** 

**TMCIV** 

91

90

88

87

Output

Input





This is an output pin for wavefo

generated by the output compa

Output compare output/input ca

Output compare output/input ca input/external clock input pin. Output compare output/input ca

Output compare output/input ca input/PWM synchronous output reset or in complementary PWN Output compare output/input ca

Output compare output/input ca input/PWM output pin (at a rese complementary PWM mode). Output compare output/input ca

REJ09

External event input pin.

Counter reset input pin. Count start trigger input pin. External event input pin.

input/PWM output pin. External trigger input pin. Input pin for the timer output enable/disable signal.

input/PWM output pin.

input/PWM output pin.

input/PWM output pin. Input pin for the timer output enable/disable signal.

	FTIOD3	0. 10 00	0.1000	., 0	input/PWM output pin
	TRDOI_1	10	7	Input	Input pin for the timer output enable/disable signal.
I <sup>2</sup> C bus interface 2 (IIC2)	SDA	84	81	I/O	IIC data I/O pin. Can directly driv by NMOS open-drain output. Wh this pin, external pull-up resistor required.
	SCL	85	82	I/O	IIC clock I/O pin. Can directly drived by NMOS open-drain output. Whethis pin, external pull-up resistor required.
Serial communication interface 3 (SCI3)	TXD, TXD_2, TXD_3	59, 88, 55	56, 85, 52	Output	Transmit data output pin
	RXD, RXD_2, RXD_3	58, 87, 54	55, 84, 51	Input	Receive data input pin
	SCK3, SCK3_2, SCK3_3	57, 86, 53	54, 83, 50	I/O	Clock I/O pin

FTIOA3

FTIOB3 to

36

I/O

I/O

Output compare output/input cap

input/PWM output pin (at a reset complementary PWM mode)

Output compare output/input cap

33

37 to 39 34 to 36

Rev. 1.50 Sep. 18, 2007 Page 8 of 584

P87 to P85	21 to 23	18 to 20	I/O	
PC3 to PC0	83 to 80	80 to 77	I/O	
PD7 to PD0	48 to 43, 41, 40	45 to 40, 38, 37	I/O	
PE7 to PE0	39 to 32	36 to 29	I/O	
PG7 to PG0	10 to 8, 6, 5, 3 to 1	7 to 5, 3, 2, 100 to 98	I/O	
PH7 to PH0	52 to 49, 56 to 53	49 to 46, 53 to 50	I/O	
PJ1, PJ0	17, 18	14, 15	I/O	

P1/ to

P14, P12 to

P10 P27 to

P20

P37 to P30

P57 to P50

P77 to P74,

P72 to P70 /3 to / 1,

64 to 57

24 to 31

85, 84, 79

92 to 89,

88 to 86

to 74

65

69, 68, 66, 66, 65,

70 to 68, I/O

I/O

I/O

I/O

I/O

63, 62

61 to 54

21 to 28

82, 81,

76 to 71 89 to 86,

85 to 83

7-bit i/O port

8-bit I/O port

8-bit I/O port

8-bit I/O port

7-bit I/O port

3-bit I/O port

4-bit I/O port

8-bit I/O port

8-bit I/O port

8-bit I/O port

8-bit I/O port

2-bit I/O port

REJ09

Rev. 1.50 Sep. 18, 2007 P

Rev. 1.50 Sep. 18, 2007 Page 10 of 584 REJ09B0240-0150

RENESAS

- General-register architecture
  - Sixteen 16-bit general registers also usable as sixteen 8-bit registers and eight 16-bit or eight 32-bit registers
  - 62 basic instructions
  - 8/16/32-bit data transfer and arithmetic and logic instructions

Multiply and divide instructions

- Powerful bit-manipulation instructions
- Eight addressing modes

Register direct [Rn]

Register indirect [@ERn]

Register indirect with displacement [@(d:16,ERn) or @(d:24,ERn)]

Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]

Absolute address [@aa:8, @aa:16, @aa:24] Immediate [#xx:8, #xx:16, or #xx:32]

Program-counter relative [@(d:8,PC) or @(d:16,PC)]

- Memory indirect [@@aa:8]
- 16-Mbyte address space
- High-speed operation
  - All frequently-used instructions execute in two to four states

- 8/16/32-bit register-register add/subtract: 2 state
- $8 \times 8$ -bit register-register multiply: 14 states
- 16 ÷ 8-bit register-register divide: 14 states
- $16 \times 16$ -bit register-register multiply: 22 states
- 32 ÷ 16-bit register-register divide: 22 states




Figure 2.1 Memory Map

Rev. 1.50 Sep. 18, 2007 Page 12 of 584 REJ09B0240-0150






Figure 2.2 CPU Registers

The R registers divide into 8-bit registers designated by the letters RH (R0H to R7H) and to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-b registers.

The usage of each register can be selected independently.




Figure 2.3 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-regist function, and is used implicitly in exception handling and subroutine calls. Figure 2.4 shorelationship between the stack pointer and the stack area.

### Figure 2.4 Relationship between Stack Pointer and Stack Area

#### 2.2.2 **Program Counter (PC)**

This 24-bit counter indicates the address of the next instruction the CPU will execute. T of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. ( instruction is fetched, the least significant PC bit is regarded as 0). The PC is initialized start address is loaded by the vector address generated during reset exception-handling s

#### 2.2.3 **Condition-Code Register (CCR)**

half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The I bit is init by reset exception-handling sequence, but other bits are not initialized.

This 8-bit register contains internal CPU status information, including an interrupt mask

Some instructions leave flag bits unchanged. Operations can be performed on the CCR l LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as conditions for conditional branch (Bcc) instructions.

For the action of each instruction on the flag bits, see appendix A.1, Instruction List.



Rev. 1.50 Sep. 18, 2007 Pa

STC, ANDC, ORC, and XORC instructions. 3 Ν Undefined R/W Negative Flag Stores the value of the most significant bit of d sign bit. 2 Ζ Undefined R/W Zero Flag Set to 1 to indicate zero data, and cleared to 0 indicate non-zero data. 1 ٧ Undefined R/W Overflow Flag

Undefined

Undefined

R/W

R/W

User Bit

4

0

U

С

The carry flag is also used as a bit accumulate manipulation instructions.

Rev. 1.50 Sep. 18, 2007 Page 16 of 584

REJ09B0240-0150

RENESAS

or NEG.B instruction is executed, this flag is set there is a carry or borrow at bit 3, and cleared otherwise. When the ADD.W, SUB.W, CMP.W NEG.W instruction is executed, the H flag is set there is a carry or borrow at bit 11, and cleared otherwise. When the ADD.L, SUB.L, CMP.L, o instruction is executed, the H flag is set to 1 if 1 carry or borrow at bit 27, and cleared to 0 other

Can be written and read by software using the

Set to 1 when an arithmetic overflow occurs, a

Set to 1 when a carry occurs, and cleared to 0

Add instructions, to indicate a carry

Subtract instructions, to indicate a borrow

Shift and rotate instructions, to indicate a c

cleared to 0 at other times.

otherwise. Used by:

Carry Flag




Figure 2.5 General Register Data Formats (1)

[Legend]
ERn: General register ER
En: General register E
Rn: General register R
RnH: General register RH
RnL: General register RL
MSB: Most significant bit
LSB: Least significant bit

Figure 2.5 General Register Data Formats (2)

Rev. 1.50 Sep. 18, 2007 Page 18 of 584

REJ09B0240-0150






Figure 2.6 Memory Data Formats

(EAd)	Destination operand
(EAs)	Source operand
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
٨	Logical AND
V	Logical OR
$\oplus$	Logical XOR
$\rightarrow$	Move
~	NOT (logical complement)
:3/:8/:16/:2	24 3-, 8-, 16-, or 24-bit length
Note: *	General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit to R7, E0 to E7), and 32-bit registers/address register (ER0 to ER7).

General register (32-bit register or address register)

General register (source)\*

General register\*

Rev. 1.50 Sep. 18, 2007 Page 20 of 584



Rs

Rn ERn

		MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+,
PUSH	W/L	$Rn \to @-SP$ Pushes a general register onto the stack. PUSH.W Rn is ident MOV.W Rn, $@-SP$ . PUSH.L ERn is identical to MOV.L ERn, $@-SP$ .
[Legend] B: Byte		

Pops a general register from the stack. POP.W Rn is identical

W: Word

L: Longword Note: \* Refers to the operand size.

ADDS SUBS	L	$Rd \pm 1 \rightarrow Rd$ , $Rd \pm 2 \rightarrow Rd$ , $Rd \pm 4 \rightarrow Rd$ Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit
DAA DAS	В	Rd (decimal adjust) $\to$ Rd Decimal-adjusts an addition or subtraction result in a general rereferring to the CCR to produce 4-bit BCD data.
MULXU	B/W	$Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registe 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
MULXS	B/W	$Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
DIVXU	B/W	$Rd \div Rs \rightarrow Rd$

16-bit quotient and 16-bit remainder.

Increments or decrements a general register by 1 or 2. (Byte op

Performs unsigned division on data in two general registers: eitl bits  $\div$  8 bits  $\rightarrow$  8-bit quotient and 8-bit remainder or 32 bits  $\div$  16

can be incremented or decremented by 1 only.)

DEC

[Legend]

B: Byte W: Word

L: Longword

Note: \* Refers to the operand size.

Rev. 1.50 Sep. 18, 2007 Page 22 of 584

REJ09B0240-0150

EXTU	W/L	Rd (zero extension) → Rd Extends the lower 8 bits of a 16-bit register to word size, or the bits of a 32-bit register to longword size, by padding with zeros left.
EXTS	W/L	Rd (sign extension) → Rd  Extends the lower 8 bits of a 16-bit register to word size, or the bits of a 32-bit register to longword size, by extending the sign

general register.

Takes the two's complement (arithmetic complement) of data i

[Legend]

B: Byte W: Word

L: Longword

Note: \* Refers to the operand size.

NOT	B/W/L	$^{\sim}$ (Rd) $\rightarrow$ (Rd) Takes the one's complement (logical complement) of general recontents.
[Legend]		
B: Byte		
W: Word		
L: Longword		
Note: * F	Refers to the	operand size.
Table 2.5	Shift Instr	ructions

Instruction	Size*	Function
SHAL SHAR	B/W/L	Rd (shift) $\rightarrow$ Rd Performs an arithmetic shift on general register contents.
SHLL SHLR	B/W/L	$Rd$ (shift) $\rightarrow Rd$ Performs a logical shift on general register contents.
ROTL ROTR	B/W/L	Rd (rotate) → Rd Rotates general register contents.
ROTXL	B/W/L	Rd (rotate) → Rd

Rotates general register contents through the carry flag.

[Legend] B: Byte

**ROTXR** 

W: Word

L: Longword

Note: \* Refers to the operand size.

Rev. 1.50 Sep. 18, 2007 Page 24 of 584

RENESAS

BTST	В	$^\sim$ ( <bit-no.> of <ead>) <math>\to</math> Z Tests a specified bit in a general register or memory operand a or clears the Z flag accordingly. The bit number is specified by immediate data or the lower three bits of a general register.</ead></bit-no.>
BAND	В	$C \wedge (\text{-bit-No} \text{ of } \text{-EAd}) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or operand and stores the result in the carry flag.
BIAND	В	$C \land \sim (\text{-bit-No}) \text{ of } < EAd>) \to C$ ANDs the carry flag with the inverse of a specified bit in a generalister or memory operand and stores the result in the carry flag bit number is specified by 3-bit immediate data.
BOR	В	$C \lor (\text{shit-No.}\text{> of } \text{}) \to C$ ORs the carry flag with a specified bit in a general register or n operand and stores the result in the carry flag.
BIOR	В	$C \lor \sim (\;of\;) \to C$

general register.

Inverts a specified bit in a general register or memory operand number is specified by 3-bit immediate data or the lower three

ORs the carry flag with the inverse of a specified bit in a gener or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.

[Legend]

B: Byte

Refers to the operand size.

		carry flag.
BILD	В	$\sim$ ( <bit-no.> of <ead>) <math>\rightarrow</math> C Transfers the inverse of a specified bit in a general register or m operand to the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
BST	В	$C \rightarrow$ ( <bit-no.> of <ead>) Transfers the carry flag value to a specified bit in a general regis memory operand.</ead></bit-no.>
BIST	В	$\sim$ C $\rightarrow$ ( <bit-no.> of <ead>) Transfers the inverse of the carry flag value to a specified bit in general register or memory operand. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
[Logopol]		

# [Legend]

B: Byte

Note: \* Refers to the operand size.

Rev. 1.50 Sep. 18, 2007 Page 26 of 584

JMP

BSR

BCC(BHS)

BCS(BLO)

BNE

BEQ

BVC

BVS

BPL

BMI	Minus	N = 1
BGE	Greater or equal	$N \oplus V = 0$
BLT	Less than	N ⊕ V = 1
BGT	Greater than	$Z_{\vee}(N \oplus V) = 0$
BLE	Less or equal	$Z\vee(N\oplus V)=1$

Branches unconditionally to a specified address.

Branches to a subroutine at a specified address.

Carry clear

Not equal

Equal

Plus

(high or same)

Carry set (low)

Overflow clear

Overflow set

C = 0

C = 1

Z = 0

Z = 1

V = 0

V = 1

N = 0

JSR	_	Branches to a subroutine at a specified address.
RTS		Returns from a subroutine

Bcc is the general name for conditional branch instructions. Note:

		by word access.	,
ANDC	В	CCR $\wedge$ #IMM $\rightarrow$ CCR Logically ANDs the CCR with immediate data.	
ORC	В	$CCR \lor \#IMM \to CCR$ Logically ORs the CCR with immediate data.	
XORC	В	$CCR \oplus \#IMM \rightarrow CCR$ Logically XORs the CCR with immediate data.	
NOP	_	PC + 2 → PC Only increments the program counter.	

[Legend]

B: Byte

W: Word

Note: \* Refers to the operand size.

REJ09B0240-0150



else next;

Transfers a data block. Starting from the address set in ER5, t data for the number of bytes set in R4L or R4 to the address to in ER6.

Execution of the next instruction begins as soon as the transfe completed.



on the operand. The operation field always includes the first four bits of the instruction. S instructions have two operation fields.

### (2) Register Field


Specifies a general register. Address registers are specified by 3 bits, and data registers by 4 bits. Some instructions have two register fields. Some have no register field.

#### (3) Effective Address Extension

8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement. A 24-address or displacement is treated as a 32-bit data in which the upper 8 bits are 0 (H'00).

#### (4) Condition Field

Specifies the branching condition of Bcc instructions.



**Figure 2.7 Instruction Formats** 

Rev. 1.50 Sep. 18, 2007 Page 30 of 584

REJ09B0240-0150



Bit-manipulation instructions use register direct, register indirect, or the absolute addres (@aa:8) to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST ins

or immediate (3-bit) addressing mode to specify a bit number in the operand.

## Table 2.10 Addressing Modes

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:24,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@ @ aa:8

#### **(1)** Register Direct—Rn

The register field of the instruction specifies an 8-, 16-, or 32-bit general register contain operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

#### **(2)** Register Indirect—@ERn

The register field of the instruction code specifies an address register (ERn), the lower 2 which contain the address of the operand on memory.



added to the address register contents (32 ons) and the sum is stored in the address reg The value added is 1 for byte access, 2 for word access, or 4 for longword access. For

or longword access, the register value should be even.

Register indirect with pre-decrement—@-ERn

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the regis in the instruction code, and the lower 24 bits of the result is the address of a memory The result is also stored in the address register. The value subtracted is 1 for byte acce word access, or 4 for longword access. For the word or longword access, the register should be even.

## Absolute Address—@aa:8, @aa:16, @aa:24

The instruction code contains the absolute address of a memory operand. The absolute ad may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24) For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 10 absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can acce

entire address space. The access ranges of absolute addresses for the group of this LSI are those shown in table

## Table 2.11 Absolute Address Access Ranges

Absolute Address	Access Range
8 bits (@aa:8)	H'FFFF00 to H'FFFFFF
16 bits (@aa:16)	H'000000 to H'007FFF
	H'FF8000 to H'FFFFFF
24 bits (@aa:24)	H'000000 to H'FFFFFF

Rev. 1.50 Sep. 18, 2007 Page 32 of 584

This mode is used in the BSR instruction. An 8-bit or 16-bit displacement contained in t instruction is sign-extended and added to the 24-bit PC contents to generate a branch ad PC value to which the displacement is added is the address of the first byte of the next is so the possible branching range is –126 to +128 bytes (–63 to +64 words) or –32766 to bytes (–16383 to +16384 words) from the branch instruction. The resulting value should even number.

### (8) Memory Indirect—@@aa:8

This mode can be used by the JMP and JSR instructions. The instruction code contains a absolute address specifying a memory operand. This memory operand contains a branch The memory operand is accessed by longword access. The first byte of the memory ope ignored, generating a 24-bit branch address. Figure 2.8 shows how to specify branch address memory indirect mode.

The upper bits of the absolute address are all assumed to be 0, so the address range is  $0 \times 0$  (H'0000 to H'00FF). Note that the first part of the address range is also the exception vertex.






Figure 2.8 Branch Address Specification in Memory Indirect Mode





Rev. 1.50 Sep. 18, 2007 Page 34 of 584 REJ09B0240-0150





[Legend]

r, rm,rn: Register field
op: Operation field
disp: Displacement
IMM: Immediate data
abs: Absolute address

in byte of word size. Figure 2.9 shows the on-chip memory access cycle.




Figure 2.9 On-Chip Memory Access Cycle

Rev. 1.50 Sep. 18, 2007 Page 36 of 584 REJ09B0240-0150






Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)




Figure 2.11 CPU Operation States

## Figure 2.12 State Transitions

## 2.8 Usage Notes

### 2.8.1 Notes on Data Access to Empty Areas

The address space of this LSI includes empty areas in addition to the ROM, RAM, and I/O registers areas available to the user. When data is transferred from CPU to empty are transferred data will be lost. This action may also cause the CPU to malfunction. When transferred from an empty area to CPU, the contents of the data cannot be guaranteed.

### 2.8.2 EEPMOV Instruction

EEPMOV is a block-transfer instruction and transfers the byte size of data indicated by R4L, which starts from the address indicated by ER5, to the address indicated by ER6. Start and ER6 so that the end address of the destination address (value of ER6 + R4 or Edoes not exceed H'FFFFFF (the value of ER6 must not change from H'FFFFFF to H'000 during execution).

## 2.8.3 Bit Manipulation Instruction

The BSET, BCLR, BNOT, BST, and BIST instructions read data from the specified add byte units, manipulate the data of the target bit, and write data to the same address again units. Special care is required when using these instructions in cases where two registers assigned to the same address, or when a bit is directly manipulated for a port or a register containing a write-only bit, because this may rewrite data of a bit other than the bit to be manipulated.



Rev. 1.50 Sep. 18, 2007 Pa

- 2. The CPU sets or resets the bit to be manipulated with the bit-manipulation instruction
- 3. The written data is written again in byte units to the timer load register.

The timer is counting, so the value read is not necessarily the same as the value in the tim register. As a result, bits other than the intended bit in the timer counter may be modified modified value may be written to the timer load register.




Figure 2.13 Example of Timer Configuration with Two Registers Allocated to Same Address

PCR5	0	0	1	1	1	1	1	
PDR5	1	0	0	0	0	0	0	

BSET instruction executed instruction

BSET	#0,	@PDR5	The BSET instruction is executed for port 5.
------	-----	-------	--

After executing BSET instruction

		P57	P56	P55	P54	P53	P52	P51	
	Input/output	Input	Input	Output	Output	Output	Output	Output	
	Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	
	PCR5	0	0	1	1	1	1	1	
	PDR5	0	1	0	0	0	0	0	

- Description on operation
- 1. When the BSET instruction is executed, first the CPU reads port 5.

input). P55 to P50 are output pins, so the CPU reads the value in PDR5. In this example PD

value of H'80, but the value read by the CPU is H'40.

- 2. Next, the CPU sets bit 0 of the read data to 1, changing the PDR5 data to H'41.
- 3. Finally, the CPU writes H'41 to PDR5, completing execution of BSET instruction.

Since P57 and P56 are input pins, the CPU reads the pin states (low-level and high-l

Input/output	Input	Input	Output	Output	Output	Output	Output	
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	
PCR5	0	0	1	1	1	1	1	
PDR5	1	0	0	0	0	0	0	
RAM0	1	0	0	0	0	0	0	
•								

## BSET instruction executed

BSET #0, @RAMO

The BSET instruction is executed designating the work area (RAM0).

The work area (RAM0) value is written to PDR5.

# • After executing BSET instruction

MOV.B @RAMO, ROL MOV.B ROL, @PDR5

Rev. 1.50 Sep. 18, 2007 Page 42 of 584

	,							
	P57	P56	P55	P54	P53	P52	P51	
Input/output	Input	Input	Output	Output	Output	Output	Output	
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	
PCR5	0	0	1	1	1	1	1	
PDR5	1	0	0	0	0	0	0	
RAM0	1	0	0	0	0	0	0	

Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0

# BCLR instruction executed

BCLR #0, @PCR5 The BCLR instruction is executed for PCR5.

## After executing BCLR instruction

Their executing Belief instruction								
. <u> </u>	P57	P56	P55	P54	P53	P52	P51	
Input/output	Output	Output	Output	Output	Output	Output	Output	
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	
PCR5	1	1	1	1	1	1	1	
PDR5	1	0	0	0	0	0	0	

- Description on operation 1. When the BCLR instruction is executed, first the CPU reads PCR5. Since PCR5 is a
  - register, the CPU reads a value of H'FF, even though the PCR5 value is actually H'3
- 2. Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE.
- 3. Finally, H'FE is written to PCR5 and BCLR instruction execution ends.



Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1

## BCLR instruction executed

BCLR #0, @RAMO

The BCLR instructions executed for the PCR5 wo (RAM0).

The work area (RAM0) value is written to PCR5.

## • After executing BCLR instruction

MOV.B @RAMO, ROL MOV.B ROL, @PCR5

0

0

P57 P56 P55 P54 P53 P52 P51 Input/output Output Input Input Output Output Output Output Pin state High Low Low Low Low Low Low level level level level level level level PCR5 0 0 1 1 1 1 1 PDR5 1 0 0 0 0 0 0

1

1

1

1

1

RAM0

Exception handling starts when a trap instruction (TRAPA) is executed. A vector additional corresponding to a vector number from 0 to 3 which are specified in the instruction of generated. Exception handling can be executed at all times in the program execution regardless of the setting of the I bit in CCR.

## Interrupts

External interrupts other than the NMI and internal interrupts other than the address masked by the I bit in CCR, and kept pending while the I bit is set to 1. Exception has starts when the current instruction or exception handling ends, if an interrupt is required.

Priority level

The priority levels of interrupt sources other than the NMI and address break can be each module by the interrupt control register (ICR).

## 3.1 Exception Sources and Vector Address

Table 3.1 shows the vector addresses and priority of each exception handling. When more one interrupt is requested, handling is performed from the interrupt with the highest priority level can be set for an interrupt source to which a bit in ICR is assigned. When plevel 1 (priority is given) is set for an interrupt source other than the NMI and address be execution of the exception handling for the interrupt request has priority that for an interrequest whose source is set to priority level 0.

	IRQ2	16
	IRQ3	17
	WKP	18
RTC	Overflow	19
_	Reserved for system use	20, 21
Timer V	Compare match A Compare match B Overflow	22
SCI3	Receive data full Transmit data empty Transmit end Receive error	23
IIC2	Transmit data empty Transmit end Receive data full Arbitration lost/overrun error NACK detection Stop condition detected	24

Trap instruction #2

Trap instruction #3

Break conditions satisfied

the SLEEP instruction

IRQ0

IRQ1

Direct transition by executing

Low-voltage detection interrupt\*

Address break

External interrupt

CPU

pin



10

11

12

13

14

15

H'000028 to H'00002B

H'00002C to H'00002F

H'000030 to H'000033

H'000034 to H'000037

H'000038 to H'00003B

H'00003C to H'00003F

H'000040 to H'000043

H'000044 to H'000047

H'000048 to H'00004B

H'00004C to H'00004F

H'000050 to H'000053 H'000058 to H'00005B

H'00005C to H'00005F

H'000060 to H'000063

ICRA7

ICRA6

ICRA5

ICRA4

ICRA3

ICRA2

ICRA1

ICRB6

ICRB5

ICRB4

	Overflow			
Timer RD_1	Compare match/input capture A1 to D1 Overflow	38	H'000098 to H'00009B	ICRD6
Timer RD_2	Compare match/input capture A2 to D2 Overflow	39	H'00009C to H'00009F	ICRD5
Timer RD_3	Compare match/input capture A3 to D3 Overflow	40	H'0000A0 to H'0000A3	ICRD4
Clock switching	When the system clock sources are switched from the external-input signal to the internal-generated signal	41	H'0000A4 to H'0000A7	ICRD3
	w-voltage detection interrupt is aveset and low-voltage detection cir		lly in the product with a	ın on-ch

Receive data full

Overflow

Transmit data empty Transmit end Receive error

A/D conversion end

Input capture A/compare match A

Input capture B/compare match B Input capture C/compare match C Input capture D/compare match D

Compare match/input capture A0 to D0

SCI3\_3

Timer RC

A/D converter

Timer RD 0

35

36

37

Rev. 1.50 Sep. 18, 2007 Pa

H 000088 TO H 00008B ICHC2

H'00008C to H'00008F

H'000090 to H'000093

H'000094 to H'000097

ICRC1

ICRC0

ICRD7

- Wakeup interrupt flag register (IWPR)
  - Interrupt control registers A to D (ICRA to ICRD)

#### 3.2.1 **Interrupt Edge Select Register 1 (IEGR1)**

IEGR1 selects the direction of an edge that generates interrupt requests of pins  $\overline{\text{NMI}}$  and ĪRQ0.

D:4	Dit Name	Initial	D //	Description
Bit	Bit Name	Value	R/W	Description
7	NMIEG	0	R/W	NMI Edge Select
				0: Falling edge of NMI pin input is detected
				1: Rising edge of NMI pin input is detected
6 to 4	_	All 1	_	Reserved
				These bits are always read as 1.
3	IEG3	0	R/W	IRQ3 Edge Select
				0: Falling edge of IRQ3 pin input is detected
				1: Rising edge of IRQ3 pin input is detected
2	IEG2	0	R/W	IRQ2 Edge Select
				0: Falling edge of IRQ2 pin input is detected
				1: Rising edge of IRQ2 pin input is detected
1	IEG1	0	R/W	IRQ1 Edge Select
				0: Falling edge of IRQ1 pin input is detected
				1: Rising edge of IRQ1 pin input is detected
0	IEG0	0	R/W	IRQ0 Edge Select
				0: Falling edge of IRQ0 pin input is detected
				1: Rising edge of IRQ0 pin input is detected

3	WPEG3	0	R/W	WKP3 Edge Select
				0: Falling edge of $\overline{\text{WKP3}}$ pin input is detected
				1: Rising edge of $\overline{\text{WKP3}}$ pin input is detected
2	WPEG2	0	R/W	WKP2 Edge Select
				0: Falling edge of $\overline{\text{WKP2}}$ pin input is detected
				1: Rising edge of $\overline{\text{WKP2}}$ pin input is detected
1	WPEG1	0	R/W	WKP1Edge Select
				0: Falling edge of WKP1 pin input is detected
				1: Rising edge of WKP1 pin input is detected

R/W

R/W

WPEG4

WPEG0

0

0

4

0

1: Rising edge of WKP5(ADTRG) pin input is

0: Falling edge of WKP4 pin input is detected
1: Rising edge of WKP4 pin input is detected

0: Falling edge of WKP0 pin input is detected
1: Rising edge of WKP0 pin input is detected

WKP4 Edge Select

WKP0 Edge Select

REJ09

Rev. 1.50 Sep. 18, 2007 Pa

				enabled.
5	IENWP	0	R/W	Wakeup Interrupt Enable
				This bit is an enable bit for signals $\overline{\text{WKP5}}$ to $\overline{\text{W}}$ When this bit is set to 1, an interrupt request
4	_	1	_	Reserved
				This bit is always read as 1.
3	IEN3	0	R/W	IRQ3 Interrupt Enable
				When this bit is set to 1, an interrupt request $\overline{\text{IRQ3}}$ signal is enabled.
2	IEN2	0	R/W	IRQ2 Interrupt Enable
				When this bit is set to 1, an interrupt request $\overline{\text{IRQ2}}$ signal is enabled.
1	IEN1	0	R/W	IRQ1 Interrupt Enable
				When this bit is set to 1, an interrupt request $\overline{\text{IRQ1}}$ signal is enabled.
0	IEN0	0	R/W	IRQ0 Interrupt Enable
				When this bit is set to 1, an interrupt request $\overline{\mbox{IRQ0}}$ signal is enabled.

palded

A bit in an interrupt enable register to disable the interrupt or a bit in an interrupt flag reg be cleared while the interrupt is masked (I=1). If the execution of clearing the above bit interrupt request occurs at the same time while I=0, the exception handling for the interregular executed after the bit has been cleared.

Rev. 1.50 Sep. 18, 2007 Page 50 of 584

4 to 0	_	All 1	 Reserved

A bit in an interrupt enable register to disable the interrupt or a bit in an interrupt flag rebe cleared while the interrupt is masked (I=1). If the execution of clearing the above b interrupt request occurs at the same time while I=0, the exception handling for the interceuted after the bit has been cleared.

IRR1 is a status flag register for a direct transition interrupt, an RTC interrupt, and IRQ.

These bits are always read as 1.

## 3.2.5 Interrupt Flag Register 1 (IRR1)

interrupts.

Initial Bit **Bit Name** Value R/W Description 7 **IRRDT** R/W 0 Direct Transition Interrupt Request Flag [Setting condition] When a direct transition is made by executing SLEEP instruction while the DTON bit in SYS to 1. [Clearing condition] When writing 0

				[Setting condition]
				When the $\overline{\text{IRQ3}}$ pin is specified as an interrupt the specified edge is detected.
				[Clearing condition]
				When writing 0
2	IRRI2	0	R/W	IRQ2 Interrupt Request Flag
				[Setting condition]
				When the $\overline{\text{IRQ2}}$ pin is specified as an interrupt the specified edge is detected.
				[Clearing condition]
				When writing 0
1	IRRI1	0	R/W	IRQ1 Interrupt Request Flag
				[Setting condition]

[Clearing condition]
When writing 0

0

R/W

RENESAS

When the IRQ1 pin is specified as an interrupt

When the IRQ0 pin is specified as an interrupt

the specified edge is detected.

IRQ0 Interrupt Request Flag

the specified edge is detected.

[Clearing condition] When writing 0

[Setting condition]

Rev. 1.50 Sep. 18, 2007 Page 52 of 584

IRRI0

0

				when the timer by counter overnows
				[Clearing condition]
				When writing 0
4 to 0	_	All 1	_	Reserved
				These bits are always read as 1.

## 3.2.7 Wakeup Interrupt Flag Register (IWPR)

IWPR is a status flag register for  $\overline{WKP5}$  to  $\overline{WKP0}$  interrupt requests.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 1	_	Reserved
				These bits are always read as 1.
5	IWPF5	0	R/W	WKP5 Interrupt Request Flag
				[Setting condition]
				When the $\overline{\text{WKP5}}$ pin is specified as an interruand the specified edge is detected
				[Clearing condition]
				When writing 0
4	IWPF4	0	R/W	WKP4 Interrupt Request Flag
				[Setting condition]
				When $\overline{\text{WKP4}}$ pin is specified as an interrupt in the specified edge is detected
				[Clearing condition]
				When writing 0

			[Clearing condition]
			When writing 0
 IWPF1	0	R/W	WKP1 Interrupt Request Flag
			[Setting condition]
			When the WKP1 pin is specified as an interrup and the specified as an edge is detected
			[Clearing condition]
			When writing 0.
IWPF0	0	R/W	WKP0 Interrupt Request Flag
			[Setting condition]
			When the WKPO pin is specified as an interrup and the specified edge is detected

[Clearing condition] When writing 0

and the specified edge is detected.

Rev. 1.50 Sep. 18, 2007 Page 54 of 584

1

0

### priority level 1 (priority)

n = A to D

Note: \* The initial values of the reserved bits are also all 0.

Table 3.2 Interrupt request and ICR

Registers Bit **ICRA ICRB** ICRC ICRI **Bit Name** 7 ICRn7 Timer B1 Direct Time transition Time 6 ICRn6 Timer V IRQ0. Low-voltage detection 5 ICRn5 SCI3 IRQ1 Time 4 IIC2 ICRn4 IRQ2 SCI3\_2 Time 3 ICRn3 IRQ3 Cloc switc 2 ICRn2 WKP SCI3\_3 1 ICRn1 RTC Timer RC 0 ICRn0 A/D converter

n = A to D

-: Reserved. These bits are always read as 0.



Rev. 1.50 Sep. 18, 2007 Pa

Low voltage Detection Circuits (Optional).

The reset exception handling sequence is as follows:

- 1. Set the I bit in the condition code register (CCR) to 1.
- The CPU generates the vector address for the reset exception handling (from H'00000 H'000003), the data in the address is sent to the program counter (PC) as the start add program execution starts from the address.

## 3.4 Interrupt Exception Handling

### 3.4.1 External Interrupts

As the external interrupts, there are the NMI, IRQ3 to IRQ0, and WKP5 to WKP0 interru

- NMI Interrupt
  - An NMI interrupt is generated when the edge of the  $\overline{\text{NMI}}$  signal is input. The detecting selected from rising or falling, depending on the setting of the NMIEG bit in IEGR1.
  - Since the NMI interrupt is given the highest priority level, it can always be accepted to of the setting of the I bit in CCR.
- IRQ3 to IRQ0 Interrupts

IRQ3 to IRQ0 interrupts are generated when the edges of the  $\overline{\text{IRQ3}}$  to  $\overline{\text{IRQ0}}$  signals at These four interrupts are given different vector addresses, and the detecting edge of each be selected from rising or falling, depending on the settings of bits IEG3 to IEG0 IEGR1.

When the IRQ3 to IRQ0 pins are specified as an interrupt input by PMR1 and the spe edge is input, the corresponding bit in IRR1 is set to 1, requesting the interrupt to the These interrupts can be masked by setting bits IEN3 to IEN0 in IENR1.

Rev. 1.50 Sep. 18, 2007 Page 56 of 584






Figure 3.1 Reset Sequence

## 3.4.3 Interrupt Handling Sequence

Interrupts are controlled by an interrupt controller.

Interrupt operation is described below.

interrupt request is held pending.

- 1. If an NMI or an interrupt with its enable bit set to 1 is generated, an interrupt request sent to the interrupt controller.
- 2. When multiple interrupt requests are generated, the interrupt controller requests the in handling with the highest priority level which has been set in ICR to the CPU. Other requests are held pending. When the priority levels are the same, the interrupt control
- an interrupt request according to the default priority levels shown in table 3.1.3. The CPU accepts the NMI and address break regardless of the setting of the I bit. Oth interrupt requests are accepted, if the I bit is cleared to 0 in CCR; if the I bit is set to 1
- 4. If the CPU accepts the interrupt after execution of the current instruction is completed interrupt exception handling will begin. First, both PC and CCR are pushed onto the stack status at this time is shown in figure 3.3. The PC value pushed onto the stack is address of the first instruction to be executed upon return from interrupt handling.
- 5. Then, the I bit in CCR is set to 1, masking further interrupts excluding the NMI and a break. Upon return from interrupt handling, the values of I bit and other bits in CCR verstored and returned to the values prior to the start of interrupt exception handling.
- 6. Next, the CPU generates the vector address corresponding to the accepted interrupt, a transfers the address to PC as a start address of the interrupt handler. Then a program executing from the address indicated in PC.

RENESAS




Figure 3.2 Interrupt Acceptance Flowchart

Rev. 1.50 Sep. 18, 2007 Pa

[Legend]

PCE: Bits 23 to 16 of program counter (PC) PCH: Bits 15 to 8 of program counter (PC) PCL: Bits 7 to 0 of program counter (PC)

CCR: Condition code register

SP: Stack pointer

Notes: 1. PC shows the address of the first instruction to be executed upon return from the interrupt handling routine.

Register contents must always be saved and restored by word length, starting from an even-numbered address.

Figure 3.3 Stack Status after Exception Handling

Rev. 1.50 Sep. 18, 2007 Page 60 of 584

REJ09B0240-0150

RENESAS




Figure 3.4 Interrupt Sequence

RENESAS

Rev. 1.50 Sep. 18, 2007 Pa

saving of the analogot to stack	•	
Vector fetch	4	
nstruction fetch	4	
nternal processing	4	

Notes: 1. For internal interrupts, the number of states is 1.

2. Not including EEPMOV instruction.

### 3.5.2 Notes on Stack Area Use

When word data is accessed, the least significant bit of the address is regarded as 0. Accestack always takes place in words, so the stack pointer (SP: ER7) should never indicate address. Use PUSH Rn (MOV.W Rn, @-SP) or POP Rn (MOV.W @SP+, Rn) to save or register values.

## 3.5.3 Notes on Rewriting Port Mode Registers

When a port mode register is rewritten to switch the functions of external interrupt pins,  $\overline{IRQ0}$ , and  $\overline{WKP5}$  to  $\overline{WKP0}$ , the interrupt request flag may be set to 1.

When switching pin functions, mask the interrupt before setting the bit in the port mode After accessing the port mode register, execute at least one instruction (e.g., NOP), then interrupt request flag from 1 to 0.

Figure 3.5 shows a port mode register setting and interrupt request flag clearing procedu




Figure 3.5 Port Mode Register Setting and Interrupt Request Flag Clearing Pr



Rev. 1.50 Sep. 18, 2007 Pa

Rev. 1.50 Sep. 18, 2007 Page 64 of 584

REJ09B0240-0150






Figure 4.1 Block Diagram of Address Break

Rev. 1.50 Sep. 18, 2007 Pa

ABRKCR sets address break conditions.

Bit	Bit Name	Initial Value	R/W	Description
7	RTINTE	1	R/W	RTE Interrupt Enable
				When this bit is 0, the interrupt immediately aft executing RTE is masked and then one instruct be executed. When this bit is 1, the interrupt is masked.
6	CSEL1	0	R/W	Condition Select 1 and 0
5	CSEL0	0	R/W	These bits set address break conditions.
				00: Instruction execution cycle
				01: CPU data read cycle
				10: CPU data write cycle
				11: CPU data read/write cycle
4	ACMP2	0	R/W	Address Compare 2 to 0
3	ACMP1	0	R/W	These bits set the comparison condition betwe
2	ACMP0	0	R/W	address set in BAR and the internal address b
				000: Compares 24-bit addresses
				001: Compares upper 20-bit addresses
				010: Compares upper 16-bit addresses
				011: Compares upper 12-bit addresses
				1xx: Reserved

Rev. 1.50 Sep. 18, 2007 Page 66 of 584 REJ09B0240-0150



[Legend]
1 Logonar

x: Don't care.

When an address break is set in the data read cycle or data write cycle, the data bus used depend on the combination of the byte/word access and address. Table 4.1 shows the ac data bus used. When an I/O register space with an 8-bit data bus width is accessed in words.

byte access is generated twice. For details on data widths of each register, see section 22

**Table 4.1** Access and Data Bus Used

Register Addresses (Address Order).

	Word	Access	Byte Access		
	Even Address	Odd Address	Even Address	Odd A	
ROM space	Upper 8 bits	Lower 8 bits	Upper 8 bits	Upper	
RAM space	Upper 8 bits	Lower 8 bits	Upper 8 bits	Upper	
I/O register with 8-bit data bus width	Upper 8 bits	Upper 8 bits	Upper 8 bits	Upper	
I/O register with 16-bit data bus width	Upper 8 bits	Lower 8 bits	_	_	

				When 0 is written after ABIF=1 is read
6	ABIE	0	R/W	Address Break Interrupt Enable
				When this bit is 1, an address break interrupt is enabled.
5 to 0	_	All 1	_	Reserved
				These bits are always read as 1.

## 4.1.3 Break Address Registers E, H, L (BARE, BARH, BARL)

BAR (BARE, BARH, BARL) is a 24-bit readable/writable register that sets the address f generating an address break interrupt. The initial value of this register is H'FFFFF. Whe the address break condition to the instruction execution cycle, set the first byte address of instruction.

## 4.1.4 Break Data Registers H, L (BDRH, BDRL)

BDR (BDRH, BDRL) is a 16-bit readable/writable register that sets the data for generating address break interrupt. BDRH is compared with the upper 8-bit data bus. BDRL is compared by byte, the upper 8-bit data bus. When memory or registers are accessed by byte, the upper 8-bit is used for even and odd addresses in the data transmission. Therefore, comparison data reset in BDRH for byte access. For word access, the data bus used depends on the address. section 4.1.1, Address Break Control Register (ABRKCR), for details. The initial value of register is undefined.




Figure 4.2 Address Break Interrupt Operation Example (1)



Rev. 1.50 Sep. 18, 2007 Pa




Figure 4.2 Address Break Interrupt Operation Example (2)

Rev. 1.50 Sep. 18, 2007 Page 70 of 584

REJ09B0240-0150






Figure 5.1 Block Diagram of Clock Pulse Generators

The system clock  $(\phi)$  and subclock  $(\phi_{SUB})$  are basic clocks on which the CPU and on-chip peripheral modules operate. The system clock is divided by a value from 2 to 8192 in prand the subclock is divided by a value from 8 to 128 in prescaler W. These divided cloc supplied to respective on-chip peripheral modules. The on-chip oscillator can generate sclock  $\phi_{RC}$ , which is produced by dividing  $R_{OSC}$  by 2, 4, or 8, and the  $\phi_{40M}$  clock supplied to and timer RD.

Rev. 1.50 Sep. 18, 2007 Pa

- Frequency trimming
  - The initial frequency of the on-chip oscillator is within the range shown above, so use need to trim the frequency. If needed, users can adjust the on-chip oscillator frequency range by rewriting the trimming registers.
- Interrupt can be requested to the CPU when the system clock is changed from the extension clock to the on-chip oscillator clock.

## 5.2 Register Descriptions

Clock oscillators are controlled by the following registers.

- RC control register (RCCR)
- RC trimming data protect register (RCTRMDPR)
- RC trimming data register (RCTRMDR)
- Clock control/status register (CKCSR)

				1: 40MHz
5	VCLSEL	0	R/W	Power Supply Select for On-Chip Oscillator
				0: Selects VBGR
				1: Selects VCL
				When VCL is selected, the accuracy of the on-oscillator frequency cannot be guaranteed.
4 to 2	_	All 0	_	Reserved
				These bits are always read as 0.
1	BCPSC1	1	R/W	Division Ratio Select for On-Chin Oscillator

R/W

0: 32MHz

[Legend]	

0

Division Ratio Select for On-Chip Oscillator These bits select the operating clock frequency mode or sleep mode when the on-chip oscillator

The division ratio for dividing  $R_{\text{osc}}$  changes righ

These bits can only be written to when the CKS

The system clock is generated by dividing this this clock is supplied to timer RC or timer RD (

Don't care

RCPSC0

X:

rewriting this bit.

CKCSR is 0. 0X: R<sub>osc</sub>/2 10: R<sub>osc</sub>/4 11: R<sub>osc</sub>/8

REJ09

Rev. 1.50 Sep. 18, 2007 Pa

O	1 1 1 1 4 4 1	U	1 t/ V V	1 Totoot Information write Enable
				Bits 5 and 4 can be written to when this bit is set
				[Setting condition]
				When writing 0 to the WRI bit and writing 1 to PRWE bit
				[Clearing conditions]
				Reset
				When writing 0 to the WRI bit and writing 0 to PRWE bit
5	LOCKDW	0	R/W	Trimming Data Register Lock Down
				The RC trimming data register (RCTRMDR) can written to when this bit is set to 1. Once this bit is this register cannot be written to until a reset is in if 0 is written to this bit.
				[Setting condition]
				• When writing 0 to the WRI bit and writing 1 to TRMDRWE bit while the PRWE bit is 1.
				[Clearing condition]

Reset

Rev. 1.50 Sep. 18, 2007 Page 74 of 584



•	When writing 0 to the WRI bit and writing 0
	TRMDRWE bit while the PRWE bit is 1.

These bits are always read as 1.

3 to 0 All 1 Reserved

#### 5.2.3 **RC Trimming Data Register (RCTRMDR)**

Initial

RCTRMDR stores the trimming data of the on-chip oscillator frequency.

Bit	Bit Name	Value	R/W	Description
7	TRMD7	(0)*	R/W	Trimming Data
6	TRMD6	(0)*	R/W	The trimming data is loaded to this register righ
5	TRMD5	(0)*	R/W	reset. The read data from these bits is always u
4	TRMD4	(0)*	R/W	The on-chip oscillator frequency can be trimme
3	TRMD3	(0)*	R/W	rewriting these bits. The frequency of the on-ch oscillator changes right after rewriting these bits
2	TRMD2	(0)*	R/W	bits are initialized to H'00.
1	TRMD1	(0)*	R/W	Changes in frequency are shown below (bit 7 is
0	TRMD0	(0)*	R/W	bit):
				(Min.) H'80 $\leftarrow$ H'FF $\leftarrow$ H'00 $\rightarrow$ H'01 $\rightarrow$ H'7F (Ma

Note: \* These values are initialized while loading the trimming data.

				This bit is always read as 0.
4	OSCSEL	0	R/W	LSI Operating Clock Select
				This bit selects the system clock of this LSI.
				0: Selects the on-chip oscillator clock as the syst
				1: Selects the external clock as the system clock
				[Setting condition]
				<ul> <li>When writing 1 while the CKSWIF bit is 0*</li> </ul>
				[Clearing condition]
				When writing 0
				Note: * When the on-chip oscillator is in the st state (the RCTSP bit in RCCR is set to not write 1 to this bit. When this bit is v 1, the on-chip oscillator should be in o
3	CKSWIE	0	R/W	Clock Switch Interrupt Enable
				Setting this bit to 1 enables the clock switch interrequest.
2	CKSWIF	0	R/W	Clock Switch Interrupt Request Flag
				[Setting condition]
				<ul> <li>When the external clock is switched to the or oscillator clock</li> </ul>
				[Clearing condition]
				<ul> <li>When writing 0 after reading 1</li> </ul>

0

0

Reserved

1

Hi-Z

OSC<sub>2</sub>

OSC1 (external cloc

OSC<sub>1</sub>

RENESAS

REJ09B0240-0150

5

### 5.3.1 State Transition of System Clock

The system clock of this LSI is generated from the on-chip oscillator clock after a reset. clock sources can be switched from the on-chip oscillator clock to the external clock and versa by the user software.

Figure 5.2 shows the state transition of the system clock.




Figure 5.2 State Transition of System Clock



Rev. 1.50 Sep. 18, 2007 Pa




Figure 5.3 Flowchart of Clock Switching (From On-Chip Oscillator Clock to External Clock)






Figure 5.4 Flowchart of Clock Switching (From External Clock to On-Chip Oscillator Clock)

Rev. 1.50 Sep. 18, 2007 Pa




Figure 5.5 Timing Chart of Switching from On-Chip Oscillator Clock to Externa

Rev. 1.50 Sep. 18, 2007 Page 80 of 584






Figure 5.6 Timing Chart to Switch from External Clock to On-Chip Oscillator




Figure 5.7 Example of Trimming Flow for On-Chip Oscillator Frequency

Rev. 1.50 Sep. 18, 2007 Page 82 of 584 REJ09B0240-0150

RENESAS

# Figure 5.8 Timing Chart of Trimming of On-Chip Oscillator Frequency

The on-chip oscillator frequency is obtained by the expression below. Since the input-c input is sampled at the rate of  $\phi_{pc}$ , the calculated result includes a sampling error of  $\pm 1$   $\phi$ cycle.

$$\phi RC = \frac{-(M + \alpha) - M}{t_A} (MHz)$$

φRC: Frequency of divided on-chip oscillator clock (MHz)

Cycle of reference clock (µs) Timer RC counter value M:



Captu




Figure 5.9 Block Diagram of External Oscillator

## 5.5.1 Connecting Crystal Resonator

Figure 5.10 shows an example of connecting a crystal resonator. An AT-cut parallel-reso crystal resonator should be used. Figure 5.11 shows the equivalent circuit of a crystal resonator having the characteristics given in table 5.1 should be used.




Figure 5.10 Example of Connection to Crystal Resonator




Figure 5.11 Equivalent Circuit of Crystal Resonator

Rev. 1.50 Sep. 18, 2007 Page 84 of 584






Figure 5.12 Example of Connection to Ceramic Resonator

## 5.5.3 External Clock Input Method

To use the external clock, input the external clock on pin OSC1 and leave pin OSC2 ope 5.13 shows an example of connection. The duty cycle of the external clock signal must 55%.




Figure 5.13 Example of External Clock Input



Rev. 1.50 Sep. 18, 2007 Pa

Note: Resistance is a reference value.

## Figure 5.14 Block Diagram of Subclock Generator

## 5.6.1 Connecting 32.768-kHz Crystal Resonator

Clock pulses can be supplied to the subclock divider by connecting a 32.768-kHz crystal resonator, as shown in figure 5.15. Figure 5.16 shows the equivalent circuit of the 32.768 crystal resonator.




Figure 5.15 Typical Connection to 32.768-kHz Crystal Resonator




Figure 5.16 Equivalent Circuit of 32.768-kHz Crystal Resonator

Rev. 1.50 Sep. 18, 2007 Page 86 of 584



## Figure 5.17 Pin Connection when not Using Subclock

#### 5.7 **Prescaler**

#### 5.7.1 Prescaler S

Prescaler S is a 13-bit counter using the system clock ( $\phi$ ) as its input clock. The outputs, divided clocks, are used as internal clocks by the on-chip peripheral modules. Prescaler initialized to H'0000 by a reset, and starts counting on exit from the reset state. In standb and subsleep mode, the system clock pulse generator stops. Prescaler S also stops and is

to H'0000. It cannot be read from or written to by the CPU.

The outputs from prescaler S is shared by the on-chip peripheral modules. The division be set separately for each on-chip peripheral module. In active mode and sleep mode, th input to prescaler S is a system clock with the division ratio specified by bits MA2 to M SYSCR2.

#### 5.7.2 Prescaler W

Prescaler W is a 5-bit counter using a 32.768 kHz signal divided by 4 ( $\phi_w/4$ ) as its input divided output is used for clock time base operation of timer A. Prescaler W is initialize by a reset, and starts counting on exit from the reset state. Even in standby mode, subact or subsleep mode, prescaler W continues functioning so long as clock signals are suppli  $X_1$  and  $X_2$ .



Rev. 1.50 Sep. 18, 2007 Pa

## 5.8.2 Notes on Board Design

When using a crystal resonator (ceramic resonator), place the resonator and its load capac close as possible to pins OSC1 and OSC2. Other signal lines should be routed away from oscillator circuit to prevent induction from interfering with correct oscillation (see figure




Figure 5.18 Example of Incorrect Board Design

REJ09B0240-0150

RENESAS

- frequency can be selected from among  $\varphi$ ,  $\varphi/\delta$ ,  $\varphi/10$ ,  $\varphi/52$ , and  $\varphi/64$ .
- Subactive mode The CPU and all on-chip peripheral modules operate on the subclock. The subclock can be selected from  $\phi w/2$ ,  $\phi w/4$ , or  $\phi w/8$ .
  - Sleep mode
  - The CPU halts. On-chip peripheral modules operate on the system clock. • Subsleep mode
  - The CPU halts. On-chip peripheral modules operate on the subclock.

  - Standby mode
  - The CPU and all on-chip peripheral modules halt. When the clock time-base functio selected, the RTC operates.
  - Module standby function Independent of the above modes, power consumption can be reduced by halting indi chip peripheral modules that are not in use.

- Module standby control register 4 (MSTCR4)
- Serial Mode Control Register (SMCR)

## 6.1.1 System Control Register 1 (SYSCR1)

SYSCR1, SYSCR2, and SYSCR3 control the power-down modes.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	SSBY	0	R/W	Software Standby
				This bit selects the mode to transit after the ex of the SLEEP instruction.
				0: Enters sleep mode or subsleep mode.
				1: Enters standby mode.
				For details, see table 6.2.

RENESAS

on-chip oscillator is used as the system clock after the transition. The relationship between setting and the number of cycles is shown in A clock used for counting the number of cycle divided regardless of the setting in bits MA2 t SYSCR2. When the system clock source after transition is the external oscillator or on-chip

> the  $\phi_{osc}$  or  $\phi$ RC clock is used for counting, res These bits also specify the waiting time until t external oscillator settles when system clock

> are switched from the on-chip oscillator to the clock by user software. The relationship of wa times between the above transition and clock is shown below. The number of cycles for ext oscillator settling should be specified so that

> value multiplied by the external oscillator freq 6.5 ms or more. In this case, a clock used for the number of cycles is the  $\varphi_{\text{\tiny BC}}$  clock divided k

setting in bits MA2 to MA0 in SYSCR2. Nstby  $\leq$  Nwait  $\leq$  2  $\times$  Nstby

oscillator settling

from a standby mode

Nwait: The number of waiting cycles for exter

Nstby: The number of waiting cycles when re

1: Sampling rate is  $\phi_{\rm osc}/4$  or  $\phi_{\rm Rc}/4$ 2 to 0

All 0 Reserved

These bits are always read as 0.

Table 6.1 **Operating Frequency and Waiting Time** 

Bit Name Cycle Count			-	Operating Frequency							
STS3	STS2	STS1	STS0	for Waiting Time	20 MHz	16 MHz	10 MHz	8 MHz	4 MHz	2 MHz	1 MHz
х	0	0	0	8,192 cycles	0.4	0.5	0.8	1.0	2.0	4.1	8.1
х	0	0	1	16,384 cycles	0.8	1.0	1.6	2.0	4.1	8.2	16.4
х	0	1	0	32,768 cycles	1.6	2.0	3.3	4.1	8.2	16.4	32.8
х	0	1	1	65,536 cycles	3.3	4.1	6.6	8.2	16.4	32.8	65.5
х	1	0	0	131,072 cycles	6.6	8.2	13.1	16.4	32.8	65.5	131.1
1	1	0	1	1,024 cycles	0.05	0.06	0.10	0.13	0.26	0.51	1.02
1	1	1	0	128 cycles	0.00	0.00	0.01	0.02	0.03	0.06	0.13
1	1	1	1	16 cycles	0.00	0.00	0.00	0.00	0.00	0.00	0.02
0	1	0	1	4,096 cycles	0.20	0.25	0.40	0.51	1.02	2.05	4.01
0	1	1	0	2,048 cycles	0.10	0.13	0.20	0.26	0.51	1.02	2.05
0	1	1	1	512 cycles	0.02	0.03	0.05	0.06	0.13	0.26	0.51

[Legend]

x: Don't care

Note: Time unit is ms.

RENESAS

4	MA2	0	R/W	Active Mode Clock Select 2 to 0
3	MA1	0	R/W	These bits select the operating clock frequency
2	MAO	0	R/W	active and sleep modes. The operating clock changes to the set frequency after the SLEEF instruction is executed. When the on-chip osc selected as the system clock source, the on-coscillator output is further divided.
				0xx: $\phi_{OSC}$ or $\phi_{RC}$
				100: $\phi_{\rm osc}/8$ or $\phi_{\rm Bc}/8$
				101: $\phi_{\rm osc}/16$ or $\phi_{\rm Rc}/16$
				110: $\phi_{\rm osc}/32$ or $\phi_{\rm Rc}/32$
				111: $\phi_{\rm osc}/64$ or $\phi_{\rm BC}/64$

R/W

R/W

SYSCR1.

For details, see table 6.2.

1x:  $\phi_w/2$ [Legend] Don't care.

0

0

1

0

x:

SA1

SA0

00: φ<sub>w</sub>/8 01:  $\phi_{w}/4$ 

REJ09

Subactive Mode Clock Select 1 and 0

SLEEP instruction is executed.

These bits select the operating clock frequen subactive and subsleep modes. The operatin frequency changes to the set frequency after

of a SLEEP instruction, as well as bit SSB1 c

6 to 0	_	All 1	_	Reserved
				These bits are always read as 0.

## 6.1.4 Module Standby Control Register 1 (MSTCR1)

MSTCR1 allows the on-chip peripheral modules to enter a standby state in module units.

		1141-1		
Bit	Bit Name	Initial Value	R/W	Description
7	_	0	_	Reserved
				This bit is always read as 0.
6	MSTIIC	0	R/W	IIC2 Module Standby
				IIC2 enters the standby mode when this bit is
5	MSTS3	0	R/W	SCI3 Module Standby
				SCI3 enters the standby mode when this bit is
4	_	0	_	Reserved
				This bit is always read as 0.
3	MSTWD	0	R/W	Watchdog Timer Module Standby
				Watchdog timer enters the standby mode who is set to 1. When the on-chip oscillator is sele the watchdog timer clock, the watchdog timer regardless of the setting of this bit
2	_	0	_	Reserved
				This bit is always read as 0.

MSTCR2 allows the on-chip peripheral modules to enter a standby state in module units

Initial

Bit	Bit Name	Value	R/W	Description
7	MSTS3_2	0	R/W	SCI3_2 Module Standby
				SCI3_2 enters the standby mode when this b
6	_	0	_	Reserved
5	_	0	_	These bits are always read as 0.
4	MSTTB1	0	R/W	Timer B1 Module Standby
				Timer B1 enters the standby mode when this to 1
3 to 1	_	All 0	_	Reserved
				These bits are always read as 0.
0	MSTPWM	0	R/W	PWM Module Standby

REJ09

PWM enters the standby mode when this bit

			set to 1
5	MSTTRD0 0	R/W	Timer RD_0 Module Standby
			Timer RD_0 enters the standby mode when th set to 1
4	MSTTRD1 0	R/W	Timer RD_1 Module Standby

set to 1

Reserved

Timer RD\_1 enters the standby mode when the

These bits are always read as 0.


All 0

3 to 0



Rev. 1.50 Sep. 18, 2007 Page 96 of 584

by an interrupt. Table 0.5 shows the internal states of the E51 in each mode.



2. Details on the mode transition conditions are given in table 6.2.

Figure 6.1 Mode Transition Diagram



Rev. 1.50 Sep. 18, 2007 Pa

1	X	0*	0	Active mode (direct transition)	_
	X	X	1	Subactive mode (direct transition)	_
[Legend]					

X: Don't care.

Note:

When a state transition is performed while SMSEL is 1, timer V, SCI3, SCI3\_2 and the A/D converter are reset, and all registers are set to their initial values. these functions after entering active mode, reset the registers.

Rev. 1.50 Sep. 18, 2007 Page 98 of 584

Peripheral functions	RTC	Functioning	Functioning	•	the timekeeping t ected, and retaine	
	Timer V	Functioning	Functioning	Reset	Reset	Res
	Watchdog timer	Functioning	Functioning	Retained (fund selected as a d	ctioning if the inte	rnal c
	SCI3, SCI3_2, SCI3_3	Functioning	Functioning	Reset	Reset	Res
	IIC2	Functioning	Functioning	Retained*	Retained	Ret
	Timer B1	Functioning	Functioning	Retained*	Retained	Ret
	Timer RD	Functioning	Functioning	Retained (the counter is incremented by a subclock if the internal clock φ is selected as a count clock*)		Ret
	Timer RC	Functioning	Functioning			Ret
	14-bit PWM	Functioning	Functioning	Retained*	Retained	Ret
	A/D converter	Functioning	Functioning	Reset	Reset	Res
Note: *	Registers can be read or written in subactive mode.					

Functioning

Functioning

Functioning

Functioning

External

interrupts

IRQ3 to IRQ0

WKP5 to

WKP0

Functioning

Functioning



COI reta out higl imp stat

Fur

Fur

Functioning

Functioning

### 6.2.2 Standby Mode

stop functioning. However, as long as the rated voltage is supplied, the contents of CPU on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM will be retained as long as the voltage set by the RAM data retention voltage is provided. ports go to the high-impedance state.

In standby mode, the system clock oscillator stops, so the CPU and on-chip peripheral models.

The standby mode is cleared by an interrupt. When an interrupt is requested, the system oscillator starts. After the time set in bits STS2 to STS0 in SYSCR1 and bit STS3 in SYS elapsed, the standby mode is lifted and the interrupt exception handling starts. The standb is not lifted if the I bit in CCR is set to 1 or the requested interrupt is disabled in the interrupt enable register.

When the  $\overline{RES}$  signal goes low, the on-chip oscillator starts oscillation. Since clock signal supplied to the entire chip as soon as the on-chip oscillator starts oscillation, the  $\overline{RES}$  signal be kept low over a given time. After the given time, the CPU starts the reset exception has when the  $\overline{RES}$  signal is driven high.

Rev. 1.50 Sep. 18, 2007 Page 100 of 584

REJ09B0240-0150

RENESAS

according to the LSON bit in SYSCR2 is 0. After the time set in bits STS2 to STS0 in S and bit STS3 in SYSCR has elapsed, a transition is made to active mode.

When the RES signal goes low, the on-chip oscillator starts oscillation. Since clock sign supplied to the entire chip as soon as the on-chip oscillator starts oscillation, the RES signals be kept low over a given time. After the given time, the CPU starts the reset exception h when the  $\overline{RES}$  signal is driven high.

#### 6.2.4 **Subactive Mode**

The operating frequency in subactive mode is selected from  $\phi_w/2$ ,  $\phi_w/4$ , and  $\phi_w/8$  by the SA0 bits in SYSCR2. After the SLEEP instruction is executed, the operating frequency the frequency which is set before the execution.

When the SLEEP instruction is executed in subactive mode, a transition to sleep mode, mode, standby mode, active mode, or subactive mode is made, depending on the combination SYSCR1 and SYSCR2.

When the RES signal goes low, the on-chip oscillator starts oscillation. Since clock sign supplied to the entire chip as soon as the on-chip oscillator starts oscillation, the RES signals. be kept low over a given time. After the given time, the CPU starts the reset exception h

### **Operating Frequency in Active Mode** 6.3

when the RES signal is driven high.

This LSI operates in active mode at the frequency specified by bits MA2, MA1, and MA SYSCR2. The operating frequency changes to the set frequency after the SLEEP instruc execution.



by means of an interrupt.

### 6.4.1 Direct Transition from Active Mode to Subactive Mode

The time from the start of the SLEEP instruction execution to the end of the interrupt exchandling (the direct transition time) is calculated by equation (1).

Direct transition time = {(number of SLEEP instruction execution cycles) + (number of i clock cycles)}× (tcyc before transition) + (number of interrupt exception handling cycles (tsubcyc after transition) .... (1)

Example 1: Case when the CPU operating clock changes from  $\phi_{osc}$  to  $\phi_{w}/8$ 

Direct transition time = 
$$(2 + 1) \times t_{osc} + 16 \times 8 t_{w} = 3 t_{osc} + 128 t_{w}$$

Example 2: Case when the system clock source is Rosc/4 and the division ratio is 16; the operating clock changes from  $\phi/16$  to  $\phi_w/2$ 

Direct transition time = 
$$(2 + 1) \times 4 t_{ROSC} \times 16 + 16 \times 2 t_{w} = 192 t_{ROSC} + 32 t_{w}$$

## [Legend]

t<sub>osc</sub>: OSC clock cycle time

t<sub>ROSC</sub>: Period of oscillation of the on-chip oscillator

t<sub>w</sub>: Watch clock cycle time

 $t_{cyc}$ : System clock ( $\phi$ ) cycle time

 $t_{\text{subcyc}}$ : Subclock  $(\phi_{\text{SUB}})$  cycle time



Direct transition time = 
$$(2 + 1) \times 8 t_w + (32768 + 16) \times t_{osc} = 24 t_w + 32784 t_{osc}$$

Example 2: Case when the CPU operating clock changes from  $\phi_w/4$  to Rosc/2, and a way of 4096 cycles is set

Direct transition time = 
$$(2 + 1) \times 4 t_w + (4096 + 16) \times t_{ROSC} = 12 t_w + 8224 t_{OSC}$$

### [Legend]

t<sub>osc</sub>: OSC clock cycle time

 $t_{ROSC}$ : Period of oscillation of the on-chip oscillator

t<sub>w</sub>: Watch clock cycle time

tcyc: System clock (φ) cycle time

tsubcyc: Subclock ( $\phi_{SUB}$ ) cycle time

## 6.5 Module Standby Function

The module-standby function can be set to any peripheral module. In the module standb clock supply to modules stops to enter the power-down mode. Setting a bit in MSTCR1 MSTCR2, MSTCR4, or SMCR that corresponds to each module to 1 enables each on-cl peripheral module to enter the module standby state and the module standby state is can clearing the bit to 0.


Rev. 1.50 Sep. 18, 2007 Page 104 of 584



- The flash memory can be reprogrammed up to 1,000 times.
- On-board programming
  - On-board programming/erasing can be done in boot mode, in which the boot pro into the chip is started to erase or program of the entire flash memory. In normal programming mode, individual blocks can be erased or programmed.
- Programmer mode
  - Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode.
- Automatic bit rate adjustment
  - For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to the transfer bit rate of the host.
- Programming/erasing protection
- Sets software protection against flash memory programming/erasing.

flash memory can be read with low power consumption.

- Power-down mode
  - Operation of the power supply circuit can be partly halted in subactive mode. As



#### 7.2.1 Flash Memory Control Register 1 (FLMCR1)

Initial

FLMCR1 is a register that makes the flash memory change to programming mode, prog mode, erasing mode, or erase-verify mode. For details on register setting, refer to sectio Flash Memory Programming/Erasing.

Bit	Bit Name	Value	R/W	Description
7	_	0	_	Reserved
				This bit is always read as 0.
6	SWE	0	R/W	Software Write Enable
				When this bit is set to 1, flash memory programming/erasing is enabled. When this be cleared to 0, other FLMCR1 register bits and bits cannot be set.
5	ESU	0	R/W	Erasure Setup
				When this bit is set to 1, the flash memory character the erasure setup state. When it is cleared to erasure setup state is cancelled. Set this bit to setting the E bit to 1 in FLMCR1.
4	PSU	0	R/W	Program Setup
				When this bit is set to 1, the flash memory character the program setup state. When it is cleared to program setup state is cancelled. Set this bit before setting the P bit in FLMCR1.
3	EV	0	R/W	Erase-Verify
				When this bit is set to 1, the flash memory characteristic erase-verify mode. When it is cleared to 0, eramode is cancelled.

When this bit is set to 1 while SWE=1 and PSI flash memory changes to programming mode. is cleared to 0, programming mode is cancelle

## 7.2.2 Flash Memory Control Register 2 (FLMCR2)

FLMCR2 is a register that displays the state of flash memory programming/erasing. FLM read-only register, and should not be written to.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	FLER	0	R	Flash Memory Error
				Indicates that an error has occurred during an operation on flash memory (programming or en When FLER is set to 1, flash memory goes to protection state.
				See section 7.5.3, Error Protection, for details.
6 to 0	_	All 0	_	Reserved
				These bits are always read as 0.

4	EB4	0	R/W	When this bit is set to 1, 28 kbytes of H'00100 H'007FFF will be erased.
3	EB3	0	R/W	When this bit is set to 1, 1 kbyte of H'000C00 H'000FFF will be erased.
2	EB2	0	R/W	When this bit is set to 1, 1 kbyte of H'000800 H'000BFF will be erased.
1	EB1	0	R/W	When this bit is set to 1, 1 kbyte of H'000400 H'0007FF will be erased.
0	EB0	0	R/W	When this bit is set to 1, 1 kbyte of H'000000

R/W

5

EB5

0

H'017FFF will be erased.

H'00FFFF will be erased.

H'0003FF will be erased.

When this bit is set to 1, 32 kbytes of H'00800

REJ09

Rev. 1.50 Sep. 18, 2007 Pag

				When this bit is 0 and a transition is made to so mode, the flash memory enters the power-dow When this bit is 1, the flash memory remains in normal mode even after a transition is made to subactive mode.
6 to 0	_	All 0	_	Reserved
				These bits are always read as 0.
				-

### 7.2.5 Flash Memory Enable Register (FENR)

Initial

Bit 7 (FLSHE) in FENR enables or disables the CPU access to the flash memory control FLMCR1, FLMCR2, EBR1, and FLPWCR.

		IIIIIIIai		
Bit	Bit Name	Value	R/W	Description
7	FLSHE	0	R/W	Flash Memory Control Register Enable
				Flash memory control registers can be access this bit is set to 1. Flash memory control regist cannot be accessed when this bit is set to 0.
6	_	0	R/W	Reserved
				This bit can be read from or written to, but sho set to 1.
5 to 0	_	All 0	_	Reserved
				These bits are always read as 0.

via SCI3. After erasing the entire flash memory, the programming control program is ex This can be used for programming initial values in the on-board state or for a forcible re programming/erasing can no longer be done in user programming mode. In user program mode, individual blocks can be erased and programmed by branching to the user programming/erasure control program prepared by the user.

**Table 7.1 Setting Programming Modes** 

TEST	NMI	P85	PC0	PC1	PC2	LSI State after Reset End
0	1	Х	Х	Х	Х	User Mode
0	0	1	Х	Х	Х	Boot Mode
1	Х	Х	0	0	0	Programmer Mode
	_					

[Legend]

X : Don't care.

#### 7.3.1 **Boot Mode**

Table 7.2 shows the boot mode operations between reset end and branching to the progr control program.

- 1. When boot mode is used, the flash memory programming control program must be p the host beforehand. Prepare a programming control program in accordance with the description in section 7.4, Flash Memory Programming/Erasing.
- 2. SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit of bit, and no parity.



Rev. 1.50 Sep. 18, 2007 Pag

- the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer


subroutine calls, etc.

- - and system clock frequency of this LSI within the ranges listed in table 7.3.
- 5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area l to H'FFFEEF is the area to which the programming control program is transferred fro host. The boot program area cannot be used until the execution state in boot mode sw
- the programming control program. 6. Before branching to the programming control program, the chip terminates transfer of
- by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate v

- - remains set in BRR. Therefore, the programming control program can still use it for t program data or verify data with the host. The TxD pin is high (PCR22 = 1, P22 = 1). contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of
- programming control program, as the stack pointer (SP), in particular, is used implicit 7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, wai

least 20 states, and then setting the TEST pin and NMI pin. Boot mode is also cleared

- WDT overflow occurs.
- Do not change the TEST pin and NMI pin input levels in boot mode.



programming mode by branching to a user programming/erasure control program. The use set branching conditions and provide on-board means of supplying programming data. The memory must contain the user programming/erasure control program or a program that p the user programming/erasure control program from external memory. As the flash memory cannot be read during programming/erasing, transfer the user programming/erasure contr program to on-chip RAM, as in boot mode. Figure 7.2 shows a sample procedure for programming/erasing in user programming mode. Prepare a user programming/erasure co program in accordance with the description in section 7.4, Flash Memory Programming/I

On-board programming/erasing of an individual flash memory block can also be perform




Figure 7.2 Programming/Erasing Flowchart Example in User Programming N

Rev. 1.50 Sep. 18, 2007 Page 114 of 584

REJ09B0240-0150



### 7.4.1 Programming/Program-Verify

shown in figure 7.3 should be followed. Performing programming operations according flowchart will enable data or programs to be written to the flash memory without subjection to voltage stress or sacrificing program data reliability.

When writing data or programs to the flash memory, the programming/program-verify f

- Programming must be done to an empty address. Do not reprogram an address to wh programming has already been performed.
- 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer mu performed even if writing fewer than 128 bytes. In this case, HFF data must be written extra addresses.
- 3. Prepare the following data storage areas in RAM: A 128-byte programming data area byte reprogramming data area, and a 128-byte additional-programming data area. Per reprogramming data computation according to table 7.4, and additional programmin computation according to table 7.5.
- additional-programming data area to the flash memory. The program address and 12 data are latched in the flash memory. The lower 8 bits of the start address in the flash destination area must be H'00 or H'80.
  5. The time during which the P bit is set to 1 is the programming time. Table 7.6 shows

4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data

- allowable programming times.
- 6. The watchdog timer (WDT) is set to prevent overprogramming due to program runa An overflow cycle of approximately 6.6 ms is allowed.
- 7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose bits are B'00. Verify data can be read in words or in longwords from the address to dummy write was performed.



Rev. 1.50 Sep. 18, 2007 Pag




Figure 7.3 Programming/Program-Verify Flowchart

Rev. 1.50 Sep. 18, 2007 Page 116 of 584

REJ09B0240-0150



Reprogramming Data	Verify Data	Additional-Program Data
0	0	0
0	1	1
1	0	1
1	1	1

#### **Table 7.6 Programming Time**

n (Number of Writes)	Programming Time	In Additional Programming	Comments
1 to 6	30	10	
7 to 1,000	200	_	
Note: Time shown in	าแร		

REJ09

Comments

Additional-program No additional progr No additional progr

No additional progr

5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lo bits are B'00. Verify data can be read in longwords from the address to which a dumn was performed.

overflow cycle of approximately 19.8 ms is allowed.

6. If the read data is not erased successfully, set erasing mode again, and repeat the erase verify sequence as before. The maximum number of repetitions of the erase/erase-ver sequence is 100.

#### 7.4.3 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, including the NMI interrupt, are disabled while flash memory is being proor erased, or while the boot program is executing, for the following three reasons:

- 1. Interrupt during programming/erasing may cause a violation of the programming or e algorithm, with the result that normal operation cannot be assured. 2. If interrupt exception handling starts before the vector address is written or during
- programming/erasing, a correct vector cannot be fetched and the CPU malfunctions.
- 3. If an interrupt occurs during boot program execution, normal boot mode sequence can carried out.

Rev. 1.50 Sep. 18, 2007 Page 118 of 584




Figure 7.4 Erasure/Erase-Verify Flowchart

RENESAS

Rev. 1.50 Sep. 18, 2007 Pag

entered unless the  $\overline{RES}$  pin is held low until oscillation stabilizes after powering on. In the a reset during operation, hold the  $\overline{RES}$  pin low for the  $\overline{RES}$  pulse width specified in the A Characteristics section.

### 7.5.2 Software Protection

Software protection can be implemented against programming/erasing of all flash memory by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the P in FLMCR1 does not cause a transition to programming mode or erasing mode. By setting erase block register 1 (EBR1), erase protection can be set for individual blocks. When EF to H'00, erase protection is set for all blocks.

### 7.5.3 Error Protection

In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the programming algorithm, and the programming/erasing operation is forcibly aborted. Aborting the programming/erasing operation prevents damage to the flash memory due to overprogram overerasing.

When the following errors are detected during programming/erasing of flash memory, the bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory of the relevant address area is read during programming/eras (including vector read and instruction fetch)
   Immediately after exception handling excluding a reset during programming/erasing.
- Immediately after exception handling excluding a reset during programming/erasing
- When a SLEEP instruction is executed during programming/erasing



### 7.7 Power-Down States for Flash Memory

In user mode, the flash memory will operate in either of the following states:

- Normal operating mode
   The flash memory can be read and written to at high speed.
- Power-down operating mode
   The power supply circuit of flash memory can be partly halted. As a result, flash me be read with low power consumption.
- Standby mode
   All flash memory circuits are halted.

Table 7.7 shows the correspondence between the operating modes of this LSI and the flamemory. In subactive mode, the flash memory can be set to operate in power-down mode PDWND bit in FLPWCR. When the flash memory returns to its normal operating state power-down mode or standby mode, a period to stabilize operation of the power supply that were stopped is needed. When the flash memory returns to its normal operating state STS2 to STS0 in SYSCR1 and bit STS3 in SYSCR3 must be set so that the waiting time or more, even when the external clock is being used.



Rev. 1.50 Sep. 18, 2007 Pag

Rev. 1.50 Sep. 18, 2007 Page 122 of 584

REJ09B0240-0150



Rev. 1.50 Sep. 18, 2007 Pag

Rev. 1.50 Sep. 18, 2007 Page 124 of 584

REJ09B0240-0150



For functions in each port, see appendix B.1, I/O Port Block Diagrams. For the executio manipulation instructions to the port control register and port data register, see section 2 Manipulation Instruction.

### 9.1 Port 1

Port 1 is a general I/O port also functioning as IRQ interrupt input pins, an RTC output bit PWM output pin, a timer B1 input pin, and a timer V input pin. Figure 9.1 shows its configuration.




Figure 9.1 Port 1 Pin Configuration

Port 1 has the following registers.

- Port mode register 1 (PMR1)
- Port control register 1 (PCR1)
- Port data register 1 (PDR1)
- Port pull-up control register 1 (PUCR1)



Rev. 1.50 Sep. 18, 2007 Pag

				1: IRQ2 input pin
5	IRQ1	0	R/W	Selects the function of pin P15/IRQ1/TMIB1.
				0: General I/O port
				1: IRQ1/TMIB1 input pin
4	IRQ0	0	R/W	Selects the function of pin P14/IRQ0.
				0: General I/O port
				1: IRQ0 input pin
3	TXD2	0	R/W	Selects the function of pin P72/TXD_2.
				0: General I/O port
				1: TXD_2 output pin
2	PWM	0	R/W	Selects the function of pin P11/PWM.
				0: General I/O port
				1: PWM output pin
1	TXD	0	R/W	Selects the function of pin P22/TXD.
				0: General I/O port
				1: TXD output pin
0	TMOW	0	R/W	Selects the function of pin P10/TMOW.
				0: General I/O port

0: General I/O port

1: TMOW output pin

Rev. 1.50 Sep. 18, 2007 Page 126 of 584 REJ09B0240-0150

_	_	_
PCR12	0	W
PCR11	0	W
PCR10	0	W

#### 9.1.3 Port Data Register 1 (PDR1)

PDR1 is a general I/O port data register of port 1.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	P17	0	R/W	PDR1 stores output data for port 1 pins.
6	P16	0	R/W	If PDR1 is read while PCR1 bits are set to 1,
5	P15	0	R/W	stored in PDR1 are read. If PDR1 is read while bits are cleared to 0, the pin states are read read read read read read read
4	P14	0	R/W	of the value stored in PDR1.
3	_	1		Bit 3 is a reserved bit. This bit is always read
2	P12	0	R/W	·
1	P11	0	R/W	
0	P10	0	R/W	

0	PUCR10	0	R/W	
1	PUCR11		R/W	
2	PUCR12	0	R/W	
3	_	1	_	

#### 9.1.5 **Pin Functions**

The correspondence between the register specification and the port functions is shown be

## • P17/IRQ3/TRGV pin

Register	PMR1	PCR1	
Bit Name	IRQ3	PCR17	Pin Function
Setting value	0	0	P17 input pin
		1	P17 output pin
	1	Х	IRQ3 input/TRGV input pin

[Legend] X: Don't care.

Register	PINIR1	PCR1	
Bit Name	IRQ1	PCR15	Pin Function
Setting value	0	0	P15 input pin
		1	P15 output pin
	1	Х	IRQ1 input/TMIB1 input pin

[Legend] X: Don't care.

## • P14/IRQ0 pin

Register	PMR1	PCR1	
Bit Name	IRQ0	PCR14	Pin Function
Setting value	0	0	P14 input pin
		1	P14 output pin
	1	Х	ĪRQ0 input pin

[Legend] X: Don't care.

## • P12 pin

Register	PCR1	
Bit Name	PCR12	Pin Function
Setting value	0	P12 input pin
	1	P12 output pin



Register	PMR1	PCR1	
Bit Name	TMOW	PCR10	Pin Function
Setting value	0	0	P10 input pin
		1	P10 output pin
	1	Х	TMOW output pin
[Legend] X: I	Don't care.		

Rev. 1.50 Sep. 18, 2007 Page 130 of 584

REJ09B0240-0150



Figure 9.2 Port 2 Pin Configuration

Port 2 has the following registers.

- Port control register 2 (PCR2)
- Port data register 2 (PDR2)
- Port mode register 3 (PMR3)

### 9.2.1 Port Control Register 2 (PCR2)

PCR2 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 2

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PCR27	0	W	When each of the port 2 pins P24 to P20 fund
6	PCR26	0	W	general I/O port, setting a PCR2 bit to 1 make
5	PCR25	0	W	corresponding pin an output port, while cleari to 0 makes the pin an input port.
4	PCR24	0	W	
3	PCR23	0	W	
2	PCR22	0	W	
1	PCR21	0	W	
0	PCR20	0	W	



### 9.2.3 Port Mode Register 3 (PMR3)

PMR3 selects the CMOS output or NMOS open-drain output for port 2.

Bit	Bit Name	Initial Value	R/W	Description
7	POF27	0	R/W	When the bit is set to 1, the corresponding pin
6	POF26	0	R/W	by PMOS and it functions as the NMOS open-
5	POF25	0	R/W	output. When cleared to 0, the pin functions as CMOS output.
4	POF24	0	R/W	·
3	POF23	0	R/W	
2 to 0	<u> </u>	All 1	_	Reserved
				These bits are always read as 1.

Rev. 1.50 Sep. 18, 2007 Page 132 of 584

## • P26 pin

Register	PCR2	
Bit Name	PCR26	Pin Function
Setting Value	0	P26 input pin
	1	P26 output pin

## • P25 pin

Register	PCR2	
Bit Name	PCR25	Pin Function
Setting Value	0	P25 input pin
	1	P25 output pin

## • P24 pin

Register	PCR2	
Bit Name	PCR24	Pin Function
Setting Value	0	P24 input pin
	1	P24 output pin

Rev. 1.50 Sep. 18, 2007 Pag REJ09

[Legend] X: [	Don't care.			
• P21/RXD p	oin			
Register	SCR3	PCR2		
Bit Name	RE	PCR21	Pin Function	
Setting Value	0	0	P21 input pin	
		1	P21 output pin	

Pin Function

P22 input pin

P22 output pin

TXD output pin

RXD input pin

PCR2

PCR20

0

1

Χ

Χ

Χ

**Pin Function** 

P20 input pin

P20 output pin

SCK3 output pin

SCK3 output pin

SCK3 input pin

SMR

COM

[Legend] X: Don't care.

Bit Name

Setting Value

TXD

1

1

CKE1

PCR22

0 1

Χ

Χ

SCR3

CKE0

• P20/S	CK3 pin
---------	---------

Register

**Bit Name** 

Setting Val	ue 0	0	0	
	0	0	1	
	0	1	Х	
	1	Х	Χ	
[Legend]	X: Don't care	<del>)</del> .		

Rev. 1.50 Sep. 18, 2007 Page 134 of 584 RENESAS REJ09B0240-0150

### Figure 9.3 Port 3 Pin Configuration

Port 3 has the following registers.

- Port control register 3 (PCR3)
- Port data register 3 (PDR3)

#### 9.3.1 **Port Control Register 3 (PCR3)**

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PCR37	0	W	Setting a PCR3 bit to 1 makes the correspon
6	PCR36	0	W	an output port, while clearing the bit to 0 makes
5	PCR35	0	W	an input port.
4	PCR34	0	W	
3	PCR33	0	W	
2	PCR32	0	W	
1	PCR31	0	W	
0	PCR30	0	W	

PCR3 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 3

P33	0	R/W
P32	0	R/W
P31	0	R/W
P30	0	R/W

#### 9.3.3 **Pin Functions**

The correspondence between the register specification and the port functions is shown be

• P37 pin

Register	PCR3	
Bit Name	PCR37	Pin Function
Setting Value	0	P37 input pin
	1	P37 output pin

• P36 pin

Register	PCR3	
Bit Name	PCR36	Pin Function
Setting Value	0	P36 input pin
	1	P36 output pin

<ul> <li>P33 pin</li> </ul>		
Register	PCR3	
Bit Name	PCR33	Pin Function
Setting Value	0	P33 input pin
	1	P33 output pin
• P32 pin Register	PCR3	
	. • • • •	
Bit Name	PCR32	 Pin Function
	PCR32	Pin Function P32 input pin
Bit Name	PCR32	
Bit Name	PCR32 0 1	P32 input pin
Bit Name Setting Value	<b>PCR32</b>	P32 input pin
Bit Name Setting Value  P31 pin	PCR32 0 1	P32 input pin

P31 output pin

Bit Name

Setting Value 0

PCR34

1

1

Pin Function

P34 input pin

P34 output pin

Rev. 1.50 Sep. 18, 2007 Pag

input pin. Each pin of port 5 is shown in figure 9.4. The register setting of the I<sup>2</sup>C bus into priority for functions of the pins P57/SCL and P56/SDA. Since the output buffer for pins P57 has the NMOS push-pull structure, it differs from an output buffer with the CMOS st in the high-level output characteristics (see section 23, Electrical Characteristics).




Figure 9.4 Port 5 Pin Configuration

Port 5 has the following registers.

- Port mode register 5 (PMR5)
- Port control register 5 (PCR5)
- Port data register 5 (PDR5)
- Port pull-up control register 5 (PUCR5)

Rev. 1.50 Sep. 18, 2007 Page 138 of 584 REJ09B0240-0150



				1: WKP5 input pin
4	WKP4	0	R/W	Selects the function of pin P54/WKP4.
				0: General I/O port
				1: WKP4 input pin
3	WKP3	0	R/W	Selects the function of pin P53/WKP3.
				0: General I/O port
				1: WKP3 input pin
2	WKP2	0	R/W	Selects the function of pin P52/WKP2.
				0: General I/O port
				1: WKP2 input pin
1	WKP1	0	R/W	Selects the function of pin P51/WKP1.
				0: General I/O port
				1: WKP1 input pin
0	WKP0	0	R/W	Selects the function of pin P50/WKP0.
				0: General I/O port

0: General I/O port

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

1: WKP0 input pin

#### **Port Data Register 5 (PDR5)** 9.4.3

PDR5 is a general I/O port data register of port 5.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	P57	0	R/W	PDR5 stores output data for port 5 pins.
6	P56	0	R/W	If PDR5 is read while PCR5 bits are set to 1, the
5	P55	0	R/W	stored in PDR5 are read. If PDR5 is read while
4	P54	0	R/W	bits are cleared to 0, the pin states are read re of the value stored in PDR5.
3	P53	0	R/W	
2	P52	0	R/W	
1	P51	0	R/W	
0	P50	0	R/W	

Rev. 1.50 Sep. 18, 2007 Page 140 of 584

3	PUCR53	0	R/W	state when these bits are cleared to 0.
2	PUCR52	0	R/W	
1	PUCR51	0	R/W	
0	PUCR50	0	R/W	

#### **Pin Functions** 9.4.5

The correspondence between the register specification and the port functions is shown be

# • P57/SCL pin

Register	ICCR1	PCR5		
Bit Name	ICE	PCR57	Pin Function	
Setting Value	0	0	P57 input pin	
		1	P57 output pin	
	1	Х	SCL I/O pin	
[Legend] X: Don't care				

SCL performs the NMOS open-drain output, that enables a direct bus drive.

Rev. 1.50 Sep. 18, 2007 Pag

## • P55/WKP5 pin

Register	PMR5	PCR5	
Bit Name	WKP5	PCR55	Pin Function
Setting Value	0	0	P55 input pin
		1	P55 output pin
	1	Х	WKP5 input pin
[Legend] X: [	Don't care.		

• P54/WKP4 pin

Register	PMR5	PCR5	
Bit Name	WKP4	PCR54	Pin Function
Setting Value	0	0	P54 input pin
		1	P54 output pin
	1	Х	WKP4 input pin

[Legend] X: Don't care.

REJ09B0240-0150



	Register	PINK5	PCR5	
	Bit Name	WKP2	PCR52	Pin Function
	Setting Value	0	0	P52 input pin
			1	P52 output pin
		1	Х	WKP2 input pin

[Legend] X: Don't care.

## • P51/WKP1 pin

Register	PMR5	PCR5	
Bit Name	WKP1	PCR51	Pin Function
Setting Value	0	0	P51 input pin
		1	P51 output pin
	1	Х	WKP1 input pin

[Legend] X: Don't care.

## • P50/WKP0 pin

Register	PMR5	PCR5	
Bit Name	WKP0	PCR50	Pin Function
Setting Value	0	0	P50 input pin
		1	P50 output pin
	1	Х	WKP0 input pin

[Legend] X: Don't care.



Rev. 1.50 Sep. 18, 2007 Pag REJ09




Figure 9.5 Port 7 Pin Configuration

Port 7 has the following registers.

- Port control register 7 (PCR7)
- Port data register 7 (PDR7)

## 9.5.1 Port Control Register 7 (PCR7)

PCR7 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 7.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PCR77	0	W	When each of the port 7 pins P77 to P74 and F
6	PCR76	0	W	P70 functions as a general I/O port, setting a F
5	PCR75	0	W	to 1 makes the corresponding pin an output po clearing the bit to 0 makes the pin an input por
4	PCR74	0	W	Bit 3 is a reserved bit.
3	_	_	_	
2	PCR72	0	W	
1	PCR71	0	W	
0	PCR70	0	W	

Rev. 1.50 Sep. 18, 2007 Page 144 of 584

REJ09B0240-0150



3	_	1	_	Bit 3 is a reserved bit. This bit is always read
2	P72	0	R/W	
1	P71	0	R/W	
0	P70	0	R/W	

#### 9.5.3 **Pin Functions**

The correspondence between the register specification and the port functions is shown be

# • P77 pin

Register	PCR7	
Bit Name	PCR77	Pin Function
Setting Value	0	P77 input pin
	1	P77 output pin

• P76/TMOV pin

Register	TCSRV	PCR7	
Bit Name	OS3 to OS0	PCR76	Pin Function
Setting Value	0000	0	P76 input pin
		1	P76 output pin
	Other than above	X	TMOV output pin
[Legend] X: D	on't care.		

RENESAS

Rev. 1.50 Sep. 18, 2007 Pag REJ09

Setting Value	0	P74 input/	TMRIV input pin	
	1	P74 outpu	:/TMRIV input pin	
• P72/TXD_2	2 pin			
Register	PMR1	PCR7		
Register Bit Name	PMR1	PCR7	 Pin Function	

P72 output pin

TXD\_2 output pin

Pin Function

1

Χ

[Legend] X: Don't care.

P71/RXD 2 pin

Bit Name

PCR74

1 / 1/1012 _2 pm			
Register	SCR3_2	PCR7	
Bit Name	RE	PCR71	Pin Function
Setting Value	0	0	P71 input pin
		1	P71 output pin
	1	Х	RXD_2 input pin
[Legend] X: [	Oon't care.		

Rev. 1.50 Sep. 18, 2007 Page 146 of 584

#### 9.6 Port 8

Port 8 is a general I/O port. Each pin of port 8 is shown in figure 9.6.




Figure 9.6 Port 8 Pin Configuration

Port 8 has the following registers.

- Port control register 8 (PCR8)
- Port data register 8 (PDR8)

#### 9.6.1 Port Control Register 8 (PCR8)

PCR8 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 8

Bit	Bit Name	Initial Value	R/W	Description
				•
7	PCR87	0	W	When each of the port 8 pins P87 to P80 fund
6	PCR86	0	W	general I/O port, setting a PCR8 bit to 1 make
5	PCR85	0	W	corresponding pin an output port, while clearing
5	FUNOS	U	VV	to 0 makes the pin an input port.
4 to 0	_	_	_	Reserved



Rev. 1.50 Sep. 18, 2007 Pag

4 to 0	_	All 1	—	Reserved
				These bits are always read as 1.

#### 9.6.3 Pin Functions

The correspondence between the register specification and the port functions is shown be

• P87 pin

Register	PCR8	
Bit Name	PCR87	Pin Function
Setting Value	0	P87 input pin
	1	P87 output pin

• P86 pin

Register	PCR8	
Bit Name	PCR86	Pin Function
Setting Value	0	P86 input pin
	1	P86 output pin



Figure 9.7 Port C Pin Configuration

Port C has the following registers.

- Port control register C (PCRC)
- Port data register C (PDRC)

#### 9.7.1 Port Control Register C (PCRC)

PCRC selects inputs/outputs in bit units for pins to be used as general I/O ports of port of

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	_	_	Reserved
3	PCRC3	0	W	Setting a PCR9 bit to 1 makes the correspond
2	PCRC2	0	W	an output port, while clearing the bit to 0 make an input port.
1	PCRC1	0	W	an input port.
0	PCRC0	0	W	

1 PC1 0 R/W values stored in PDRC are read. If PDRC is re PCRC bits are cleared to 0, the pin states are regardless of the value stored in PDRC.

## 9.7.3 Pin Functions

The correspondence between the register specification and the port functions is shown be

• PC3 pin

Register	PCRC	
Bit Name	PCRC3	Pin Function
Setting Value	0	PC3 input pin
	1	PC3 output pin

PC2 pin

Register	PCRC	
Bit Name	PCRC2	Pin Function
Setting Value	0	PC2 input pin
	1	PC2 output pin

Rev. 1.50 Sep. 18, 2007 Page 150 of 584

Bit Name	PCRC0	Pin Function
Setting Value	0	PC0 input pin
	1	PC0 output pin

## **9.8** Port D

Port D is a general I/O port also functioning as timer RD\_0 I/O pins. Each pin of port D in figure 9.8. The setting for the timer RD\_0 function has priority over those for other fu




Figure 9.8 Port D Pin Configuration

Port D has the following registers.

- Port control register D (PCRD)
- Port data register D (PDRD)

PCRD0	0	W	
PCRD1	0	W	
PCRD2	0	W	
PCRD3	0	W	

# 9.8.2 Port Data Register D (PDRD)

PDRD is a general I/O port data register of port D.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PD7	0	R/W	PDRD stores output data for port D pins.
6	PD6	0	R/W	If PDRD is read while PCRD bits are set to 1,
5	PD5	0	R/W	values stored in PDRD are read. If PDRD is re
4	PD4	0	R/W	PCRD bits are cleared to 0, the pin states are regardless of the value stored in PDRD.
3	PD3	0	R/W	
2	PD2	0	R/W	
1	PD1	0	R/W	
0	PD0	0	R/W	

Rev. 1.50 Sep. 18, 2007 Page 152 of 584

	0	00	0	Χ	XXXX	0	PD7 inpui
						1	PD7 outp
			1	1	XXXX	Х	FTIOD1
				0	0XXX	0	PD7 inpu
						1	PD7 outp
					101X or 1001	Х	FTIOD1
					11XX or 1000	0	PD7 inpu
						1	PD7 outp
		Other than 00	X	Х	XXXX	Х	FTIOD1
[Legend]	X: Don't ca	re.					

input pin

PD7 out

1

Value

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

RENESAS

				11XX or 1000
		Other than X 00	Х	XXXX
[Legend]	X: Don't ca	re.		

1

0

Rev. 1.50 Sep. 18, 2007 Page 154 of 584



input pin

PD6 output

FTIOC1 ou

PD6 input/f input pin

PD6 output

FTIOC1 ou

PD6 input/f

FTIOC1 ou

input pin PD6 output

1

Χ

0

1

Χ

0

1

Χ

XXXX

0XXX

101X or

1001

					1XX or 000
		Other than 00	Х	X	XXX
[Legend]	X: Don't care.				

1

REJ09

1

Χ

Χ

0

1

Χ

XXX

01X or 001

PD5 outp

FTIOB1

FTIOB1

PD5 inpu input pin

PD5 outp

FTIOB1

	1	01X or 001	X	FTIOA1 o
		1XX or 000	0	PD4 input input pin
			1	PD4 outpu
Other than 00	Х	XXX	X	FTIOA1 o

PD4 outpu

[Legend] X: Don't care.

Rev. 1.50 Sep. 18, 2007 Page 156 of 584 REJ09B0240-0150



					1	PD3 out
	1		1	XXXX	Х	FTIOD0
		-	0	0XXX	0	PD3 inpuinput pin
					1	PD3 outp
				101X or 1001	Х	FTIOD0
				11XX or 1000	0	PD3 inpui
					1	PD3 outp
	Other than > 00	<	X	XXXX	Х	FTIOD0
[Legend] X: Don't ca	are.					



Rev. 1.50 Sep. 18, 2007 Pag

				0
		Other than	X	X
		00	**	
[Legend]	X: Don't care			

Rev. 1.50 Sep. 18, 2007 Page 158 of 584



1

input/FT input pin

PD2 out

FTIOC0 pin

PD2 out

FTIOC0

input/FT input pin

PD2 out

FTIOC0 pin

pin

PD2

PD2 input/FT input pin

1

Χ

0

1

Χ

0

1

Χ

XXXX

0XXX

101X or

11XX or

1001

1000

XXXX

		Oth
		00

er than X Χ

XXX

0

001 1XX or 000

1 PD1 outp Χ FTIOB0 d

PD1 inpu input pin

[Legend] X: Don't care.



REJ09

)	00	0	XXX	Χ	FTIOA0 outp
		1	01X or 001	Х	FTIOA0 outp
			1XX or 000	0	PD0 input/F7 input pin
				1	PD0 output p
	Other than 00	Х	XXX	0	PD0 input/F7 input pin
				1	PD0 output p

[Legend] X: Don't care.

0

#### 9.9 Port E

Port E is a general I/O port also functioning as timer RD\_1 I/O pins. Each pin of port E is in figure 9.9. The setting of the timer RD\_1 function has priority over those for other function




Figure 9.9 Port E Pin Configuration

7	PCRE7	0	W	When each of the port E pins functions as a g
6	PCRE6	0	W	port, setting a PCRE bit to 1 makes the corresponding an autout port, while clearing the bit to 0.
5	PCRE5	0	W	pin an output port, while clearing the bit to 0 r pin an input port.
4	PCRE4	0	W	
3	PCRE3	0	W	
2	PCRE2	0	W	
1	PCRE1	0	W	
0	PCRE0	0	W	

#### 9.9.2 **Port Data Register E (PDRE)**

PDRE is a general I/O port data register of port E.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PE7	0	R/W	PDRE stores output data for port E pins.
6	PE6	0	R/W	If PDRE is read while PCRE bits are set to 1,
5	PE5 0	R/W	values stored in PDRE are read. If PDRE is r	
4	PE4	0	R/W	PCRE bits are cleared to 0, the pin states are regardless of the value stored in PDRE.
3	PE3	0	R/W	Š
2	PE2	0	R/W	
1	PE1	0	R/W	
0	PE0	0	R/W	

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

			1	1	XXXX
				0	0XXX
					101X or 1001
					11XX or 1000
		Other than 00	Х	Х	XXXX
[Legend]	X: Don't car	e.			

Χ

0

input pin

PE7 output

PE7 input/F input pin

PE7 output

FTIOD3 ou

PE7 input/F

PE7 output

FTIOD3 ou

PE7 input/F

PE7 output

FTIOD3 ou

input pin

input pin

1

0

1

Χ

0

1

Х

0

1

Χ

XXXX

REJ09B0240-0150

Value

0

Rev. 1.50 Sep. 18, 2007 Page 162 of 584 RENESAS

		Other than X	X	XXXX
[Legend]	X: Don't ca	are.		

1

0

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

pin

pin

pin

PE6 output pin

FTIOC3 output p

PE6 input/FTIO0

PE6 output pin

FTIOC3 output p

PE6 input/FTIO0

PE6 output pin

FTIOC3 output p

1

Χ

0

1

Χ

0

Χ

XXXX

0XXX

101X or

1001 11XX or


1000

		1		1	XXX	Χ	FTIOB3 output pi
				0	01X or 001	Х	FTIOB3 output pir
					1XX or 000	0	PE5 input/FTIOB3
						1	PE5 output pin
		Other than X	(	Х	XXX	Х	FTIOB3 output pir
[Legend]	X: Don't c	are.					

pin

PE5 output pin

1





	1		01X or 001	Х	FTIOA3 output p
			1XX or 000	0	PE4 input/FTIOA pin
				1	PE4 output pin
	Other than 3	X	XXX	Х	FTIOA3 output p
[Legend] X: Don't care.					

1

PE4 output pin



Rev. 1.50 Sep. 18, 2007 Pag

REJ09

		Other than X	Х	XXXX
[Legend]	X: Don't ca	are.		

1

Rev. 1.50 Sep. 18, 2007 Page 166 of 584

pin

pin

pin

PE3 output pin

FTIOD2 output pi

PE3 input/FTIOD:

PE3 output pin

FTIOD2 output pi

PE3 input/FTIOD:

PE3 output pin

FTIOD2 output pi

1

Χ

0

1

Χ

0

1 X

XXXX

0XXX

101X or

1001 11XX or

1000

		Other than X	Х	XXXX
[Legend]	X: Don't ca	are.		

1

0

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

pin

pin

pin

PE2 output pin

FTIOC2 output p

PE2 input/FTIO0

PE2 output pin
FTIOC2 output p

PE2 input/FTIO0

PE2 output pin

FTIOC2 output p

1

Χ

0

1

Χ

0

Χ

XXXX

0XXX

101X or

1001 11XX or

1000

	Ot
	00
Legend]	X: Don't care.

Other than X

00

1

1

Χ

XXX

000

XXX

01X or 001 1XX or Χ

Χ

0

1

Χ

FTIOB2 output pi

FTIOB2 output pi

PE1 input/FTIOB

PE1 output pin

FTIOB2 output pi

Rev. 1.50 Sep. 18, 2007 Page 168 of 584

		Other than 00	X	XXX
[Legend]	X: Don't care.			

00

RENESAS

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

pin

pin

PE0 output pin

FTIOA2 output p

FTIOA2 output p

PE0 input/FTIO

PE0 output pin

FTIOA2 output p

1

Χ

Χ

0

1

0

XXX

001 1XX or

000

01X or

0

1

→ PF0/AN0

Figure 9.10 Port F Pin Configuration

Port F has the following registers.

- Port data register F (PDRF)
- Port mode register F (PMRF)

#### 9.10.1 Port Data Register F (PDRF)

PDRF is a general input port data register of port F.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PF7	_	R	If PDRF is read, the pin states are read.
6	PF6	_	R	However, if a port F pin is specified as an anal
5	PF5	_	R	channel by ADCSR in the A/D converter, the b as 0.
4	PF4	_	R	as 0.
3	PF3	_	R	
2	PF2	_	R	
1	PF1	_	R	
0	PF0	_	R	

Rev. 1.50 Sep. 18, 2007 Page 170 of 584

REJ09B0240-0150



#### 9.10.3 Pin Functions

The correspondence between the register specification and the port functions is shown be

• PF7/AN7 pin

Register	ADCR	ADCSR				
Bit Name	СНЗ	SCAN	CH2	CH1	CH0	Pin Function
Setting Value	0	Х	1	1	1	AN7 input pin
		C	Other than	above		PF7 input pin

[Legend] X: Don't care.

#### • PF6/AN6 pin

Register	ADCR		A	ADCSR		
Bit Name	СНЗ	SCAN	CH2	CH1	CH0	Pin Function
Setting Value	0	0	1	1	0	AN6 input pin
		1	1	1	Х	
		(	Other than		PF6 input pin	

[Legend] X: Don't care.



Rev. 1.50 Sep. 18, 2007 Pag REJ09

## • PF4/AN4 pin

Register	ADCR					
Bit Name	СНЗ	SCAN	CH2	CH1	CH0	Pin Function
Setting Value	0	0	1	0	0	AN4 input pin
		1	1	Х	Х	
		C	Other than	above		PF4 input pin

[Legend] X: Don't care.

#### • PF3/AN3 pin

Register	ADCR					
Bit Name	СНЗ	SCAN	CH2	CH1	CH0	Pin Function
Setting Value	0	Х	0	1	1	AN3 input pin
		C	Other than		PF3 input pin	

[Legend] X: Don't care.

#### • PF2/AN2 pin

Register	ADCR					
Bit Name	СНЗ	SCAN	CH2	CH1	CH0	Pin Function
Setting Value	0	0	0	1	0	AN2 input pin
		1	0	1	Х	
		C	Other than	above		PF2 input pin

[Legend] X: Don't care.

Rev. 1.50 Sep. 18, 2007 Page 172 of 584 REJ09B0240-0150



#### • PF0/AN0 pin

	Register	PMRF	ADCR					
	Bit Name	PF0	СНЗ	SCAN	CH2	CH1	CH0	Pin Function
1	Setting Value	0	0	0	0	0	0	AN0 input p
				1	0	Х	Х	
				Other t	PF0 input pi			

[Legend] X: Don't care.

#### 9.11 Port G

Port G is a general input port also functioning as A/D converter analog input pins, timer pins, and timer RD input pins. Each pin of port G is shown in figure 9.11.




Figure 9.11 Port G Pin Configuration



Rev. 1.50 Sep. 18, 2007 Pag

REJ09

7	PCRG7	0	W	When each of the port G pins functions as a ge
6	PCRG6	0	W	I/O port, setting a PCRG bit to 1 makes the
5	PCRG5	0	W	corresponding pin an output port, while clearin to 0 makes the pin an input port.
4	PCRG4	0	W	
3	PCRG3	0	W	
2	PCRG2	0	W	
1	PCRG1	0	W	
0	PCRG0	0	W	

Description

R/W

#### 9.11.2 Port Data Register G (PDRG)

**Bit Name** 

Bit

PDRG is a general I/O port data register of port G.

Value

Bit	Bit Name	Initial Value	R/W	Description
7	PG7	0	R/W	PDRG stores output data for port G pins.
6	PG6	0	R/W	If PDRG is read while PCRG bits are set to 1,
5	PG5	0	R/W	values stored in PDRG are read. If PDRG is re
4	PG4	0	R/W	PCRG bits are cleared to 0, the pin states are regardless of the value stored in PDRG. Howe
3	PG3	1	R/W	port G pin is specified as an analog input char
2	PG2	0	R/W	ADCSR or ADCR in the A/D converter, the bit as 0 even when the PGRG bit is cleared.
1	PG1	0	R/W	as 0 even when the Fand bit is cleared.
0	PG0	0	R/W	

Rev. 1.50 Sep. 18, 2007 Page 174 of 584

				1: AN14/TRCOI input pin
4	_	1	_	Reserved
				This bit is always read as 1.
3	PMRG3	0	R/W	These bits select the trigger source of the A/D
2	PMRG2	0	R/W	00: A/D converter is activated by the ADTRG s
				01: A/D converter is activated by timer RD_0
				10: A/D converter is activated by timer RD_1
				11: Reserved
1	PMRG1	0	R/W	Selects the edge of the ADTRG signal.
				0: Falling edge
				1: Rising edge
0	PMRG0	0	R/W	This bit selects the function of pin PH0/SCK3_
				0: General I/O port
				1: ADTRG input pin

R/W

PMRG5

0

5

0: General I/O port

0: General I/O port

1: AN14/TRDOI\_0 input pin

This bit selects the function of pin PG5/AN13/1

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

0	0	PG7 input pin
	1	PG7 output pin

[Legend] X: Don't care.

## • PG6/AN14/TRDOI\_0 pin

Register	ADCR	1	AD	CSR		PMRG	PCRG	
Bit Name	СНЗ	SCAN	CH2	CH1	CH0	PMRG6	PCRG6	Pin Function
Setting Value	1	Χ	1	1	0	Х	Х	AN14 input pin
	1	1	1	1	1	Х	Х	_
		Oth	er than	above		1	Х	TRDOI_0 input
						0	0	PG6 input pin
							1	PG6 output pin

[Legend] X: Don't care.

[Legend] X: Don't care.

**ADCR** 

#### • PG4/AN12 pin

Register

Bit Name	CH3	SCAN	CH2	CH1	CH0	PCRG4	Pin Function
Setting Value	1	Х	1	0	0	Х	AN12 input pir
	1	1	1	Χ	Х	Х	
		Oth	er than	above		0	PG4 input pin
						1	PG4 output pi

**ADCSR** 

**PCRG** 

[Legend] X: Don't care.

## • PG3/AN11 pin

Register	ADCR		AI	DCSR		PCRG	
Bit Name	CH3	SCAN	CH2	CH1	CH0	PCRG3	Pin Function
Setting Value	1	Χ	0	1	1	Χ	AN11 input p
		Oth	er than	above		0	PG3 input pir
						1	PG3 output p

[Legend] X: Don't care.

Rev. 1.50 Sep. 18, 2007 Pag REJ09

## • PG1/AN9 pin

Register	ADCR		ΑC	CSR		PCRG	
Bit Name	CH3	SCAN	CH2	CH1	CH0	PCRG1	Pin Function
Setting Value	1	Х	0	0	1	Х	AN9 input pin
	1	1	0	1	0	Χ	<del></del>
	1	1	0	1	1	Χ	<del></del>
		Oth	er than a	above		0	PG1 input pin
						1	PG1 output pin

[Legend] X: Don't care.

**ADCR** 

## • PG0/AN8 pin

Register

Bit Name	СНЗ	SCAN	CH2	CH1	CH0	PCRG0	Pin Function
Setting Value	1	Х	0	0	0	Χ	AN8 input pin
	1	1	0	Х	Х	Х	<del></del>
	Other than above					0	PG0 input pin
						1	PG0 output pin

**ADCSR** 

**PCRG** 

[Legend] X: Don't care.



Figure 9.12 Port H Pin Configuration

Port H has the following registers.

- Port control register H (PCRH)
- Port data register H (PDRH)

#### 9.12.1 Port Control Register H (PCRH)

PCRH selects inputs/outputs in bit units for pins to be used as general I/O ports of port I

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PCRH7	0	W	When each of the port H pins PH7 to PH0 fur
6	PCRH6	0	W	a general I/O port, setting a PCRH bit to 1 ma
5	PCRH5	0	W	corresponding pin an output port, while clearil to 0 makes the pin an input port.
4	PCRH4	0	W	
3	PCRH3	0	W	
2	PCRH2	0	W	
1	PCRH1	0	W	
0	PCRH0	0	W	



Rev. 1.50 Sep. 18, 2007 Pag

REJ09

3	PH3	0	R/W
2	PH2	0	R/W
1	PH1	0	R/W
0	PH0	0	R/W

#### 9.12.3 **Pin Functions**

The correspondence between the register specification and the port functions is shown be

# • PH7/FTIOD pin

Register	TRCOER	TR	CMR	TRCIOR1		PCRH		
Bit Name	ED	PWM2	PWMD	IOD2	IOD1	IOD0	PCRH7	Pin Function
Setting	1	Χ	Χ	Χ	Χ	Χ	0	PH7 input/FTIOD i
Value							1	PH7 output pin
	0	0	Х	Х	Х	Х	0	PH7 input/FTIOD i
							1	PH7 output pin
		1	1	Х	Χ	Χ	Х	FTIOD (PWM) out
			0	0	1	Χ	Х	FTIOD output pin
					0	1	Х	FTIOD output pin
						0	0	PH7 input/FTIOD i
							1	PH7 output pin
				1	Χ	Χ	0	PH7 input/FTIOD i
							1	PH7 output pin

[Legend] X: Don't care.

Rev. 1.50 Sep. 18, 2007 Page 180 of 584

RENESAS

[Legend]	X: Don't care.		
[==90]	, <u>_</u>		
• DH5/E	TIOD min		
<ul> <li>PH5/FTIOB pin</li> </ul>			

Register

**Bit Name** 

Setting

Value

Χ

**TRCOER** 

EΒ

1

0

**TRCMR** PWM2 PWMB IOB2 IOB1 Χ Χ

1

TRCIOR0 Χ

0

Χ

1

0

Χ

Χ

0 1

0

1

IOB0 Χ

Χ

Χ

0

Χ

Χ

PCRH5 1

**PCRH** 

PH5 input/FTIOB PH5 output FTIOB (PWM2) o

**Pin Function** 

FTIOC output pin

PH6 input/FTIOC

PH6 input/FTIOC

PH6 output pin

PH6 output pin

[Legend] X: Don't care.

0 1

Χ 1 0

Χ 0 1

Χ

1 0 Χ

Χ

Χ

Χ 1 0 Χ Χ Χ 0 1 0

1

FTIOB output pin FTIOB output pin PH5 input/FTIOB PH5 output

PH5 input/FTIOB

PH5 output

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

FTIOB (PWM) ou



[Legend]	X: Don't care.	

on FTCI input pin

PH3 output/FTCI input pin

Bit Name	PCRH3
Catting Value	^

Bit Name	PCRH3	Pin Function
Setting Value	0	PH3 input/F

Register

PH3/FTCI pin

1

**PCRH** 

1

Х

1

0

Χ

0

Χ

Х

Χ

0

1

0

1

FIIOA output pin

FTIOA output pin

PH4 input/FTIOA in /TRGC input pin

PH4 input/FTIOA in /TRGC input pin

PH4 output pin

PH4 output pin

[Legend] X: Don't care.

RENESAS

Register	SCR3_3	PCRH		
Bit Name	RE	PCRH1	Pin Function	
Setting Value	0	0	PH1 input pin	
		1	PH1 output pin	
	1	Χ	RXD_3 input pin	

[Legend] X: Don't care.

# • PH0/SCK3\_3/ADTRG pin

Register	sc	R3_3	SMR3_3	PMRG	PCRH	
Bit Name	CKE1	CKE0	COM	PMRG0	PCRH0	Pin Function
Setting	0	0	0	0	0	PH0 input pin
Value					1	PH0 output pin
				1	Χ	ADTRG input pin
	0	0	1	Х	Х	SCK3_3 output pin
	0	1	Χ	Х	Χ	SCK3_3 output pin
	1	Х	Х	Х	Х	SCK3_3 input pin

[Legend] X: Don't care.



Rev. 1.50 Sep. 18, 2007 Pag

Figure 9.13 Port J Pin Configuration

Port J has the following registers.

- Port control register J (PCRJ)
- Port data register J (PDRJ)

## 9.13.1 Port Control Register J (PCRJ)

PCRJ selects inputs/outputs in bit units for pins to be used as general I/O ports of port J.

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	_	_	_	Reserved
1	PCRJ1	0	W	When each of the port J pins PJ1 to PJ0 functi
0	PCRJ0	0	W	general I/O port, setting a PCRJ bit to 1 makes corresponding pin an output port, while clearing to 0 makes the pin an input port.
				· · · · · · · · · · · · · · · · · · ·

Rev. 1.50 Sep. 18, 2007 Page 184 of 584

REJ09B0240-0150



## 9.13.3 Pin Functions

The correspondence between the register specification and the port functions is shown by

# • PJ1/OSC2/CLKOUT pin

Register	CKCSR		ster CKCSR PCRJ		
Bit Name	PMRJ1	PMRJ0	PCRJ1	Pin Function	
Setting Value	0	Χ	0	PJ1 input pin	
			1	PJ1 output pin	
	1	0	Х	CLKOUT output pin	
		1	Х	OSC2 output pin	

[Legend] X: Don't care.

## • PJ0/OSC1 pin

Register	CKCSR	PCRJ	
Bit Name	PMRJ0	PCRJ0	Pin Function
Setting Value	0	0	PJ0 input pin
		1	PJ0 output pin
	1	Х	OSC1 input pin

[Legend] X: Don't care.



Rev. 1.50 Sep. 18, 2007 Pag

Rev. 1.50 Sep. 18, 2007 Page 186 of 584

REJ09B0240-0150



- Readable/writable counter of seconds, minutes, hours, and day-of-week with BCD co
  - Periodic (seconds, minutes, hours, days, and weeks) interrupts
  - 8-bit free running counter
  - Selection of clock source




Figure 10.1 Block Diagram of RTC



Rev. 1.50 Sep. 18, 2007 Pag


The RTC has the following registers.

- Second data register/free running counter data register (RSECDR)
- Minute data register (RMINDR)
- Hour data register (RHRDR)
- Day-of-week data register (RWKDR)
- RTC control register 1 (RTCCR1)
- RTC control register 2 (RTCCR2)
- Clock source select register (RTCCSR)

### 10.3.1 Second Data Register/Free Running Counter Data Register (RSECDR)

RSECDR counts the BCD-coded second value. The setting range is decimal 00 to 59. It is read register used as a counter, when it operates as a free running counter. For more infor on reading seconds, minutes, hours, and day-of-week, see section 10.4.3, Data Reading P

Bit	Bit Name	Initial Value	R/W	Description
7	BSY	_	R	RTC Busy
				This bit is set to 1 when the RTC is updating (or the values of second, minute, hour, and day-or data registers. When this bit is 0, the values of minute, hour, and day-of-week data registers radopted.





## 10.3.2 Minute Data Register (RMINDR)

RMINDR counts the BCD-coded minute value on the carry generated once per minute to RSECDR counting. The setting range is decimal 00 to 59.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	BSY	_	R	RTC Busy
				This bit is set to 1 when the RTC is updating the values of second, minute, hour, and day-data registers. When this bit is 0, the values of minute, hour, and day-of-week data registers adopted.
6	MN12	_	R/W	Counting Ten's Position of Minutes
5	MN11	_	R/W	Counts on 0 to 5 for 60-minute counting.
4	MN10	_	R/W	
3	MN03	_	R/W	Counting One's Position of Minutes
2	MN02	_	R/W	Counts on 0 to 9 once per minute. When a ca
1	MN01	_	R/W	generated, 1 is added to the ten's position.
0	MN00	_	R/W	

				minute, hour, and day-of-week data registers n adopted.
6	_	0	_	Reserved
				This bit is always read as 0.
5	HR11	_	R/W	Counting Ten's Position of Hours
4	HR10	_	R/W	Counts on 0 to 2 for ten's position of hours.
3	HR03	_	R/W	Counting One's Position of Hours
2	HR02	_	R/W	Counts on 0 to 9 once per hour. When a carry
1	HR01	_	R/W	generated, 1 is added to the ten's position.
0	HR00	_	R/W	

data registers. When this bit is 0, the values of

Rev. 1.50 Sep. 18, 2007 Page 190 of 584 REJ09B0240-0150



				adopted.
6	_	0	_	Reserved
5	_	0	_	These bits are always read as 0.
4	_	0	_	
3	_	0	_	
2	WK2	_	R/W	Day-of-Week Counting
1	WK1	_	R/W	Day-of-week is indicated with a binary code
0	WK0	_	R/W	000: Sunday
				001: Monday
				010: Tuesday
				011: Wednesday
				100: Thursday
				101: Friday
				110: Saturday

minute, hour, and day-of-week data registers

111: Reserved (setting prohibited)

Rev. 1.50 Sep. 18, 2007 Pag

to 23.  5 PM — R/W a.m./p.m. 0: Indicates a.m. when RTC is in the 12-hour r 1: Indicates p.m. when RTC is in the 12-hour r 4 RST 0 R/W Reset 0: Normal operation 1: Resets registers and control circuits except and this bit. Clear this bit to 0 after having b 1.  3 INT — R/W Interrupt Generation Timing 0: Generates a second, minute, hour, or day-operiodic interrupt during RTC busy period. 1: Generates a second, minute, hour, or day-operiodic interrupt during RTC busy period.					10 11.
0: Indicates a.m. when RTC is in the 12-hour r 1: Indicates p.m. when RTC is in the 12-hour r 4 RST 0 R/W Reset 0: Normal operation 1: Resets registers and control circuits except and this bit. Clear this bit to 0 after having b 1.  3 INT - R/W Interrupt Generation Timing 0: Generates a second, minute, hour, or day-operiodic interrupt during RTC busy period. 1: Generates a second, minute, hour, or day-operiodic interrupt immediately after completic busy period.  2 to 0 - All 0 - Reserved					<ol> <li>RTC operates in 24-hour mode. RHRDR col to 23.</li> </ol>
1: Indicates p.m. when RTC is in the 12-hour r  4 RST 0 R/W Reset 0: Normal operation 1: Resets registers and control circuits except and this bit. Clear this bit to 0 after having b 1.  3 INT — R/W Interrupt Generation Timing 0: Generates a second, minute, hour, or day-operiodic interrupt during RTC busy period. 1: Generates a second, minute, hour, or day-operiodic interrupt immediately after completic busy period.  2 to 0 — All 0 — Reserved	5	PM	_	R/W	a.m./p.m.
4 RST 0 R/W Reset 0: Normal operation 1: Resets registers and control circuits except and this bit. Clear this bit to 0 after having b 1.  3 INT - R/W Interrupt Generation Timing 0: Generates a second, minute, hour, or day-operiodic interrupt during RTC busy period. 1: Generates a second, minute, hour, or day-operiodic interrupt immediately after completion busy period.  2 to 0 - All 0 - Reserved					0: Indicates a.m. when RTC is in the 12-hour n
0: Normal operation 1: Resets registers and control circuits except and this bit. Clear this bit to 0 after having b 1.  3 INT — R/W Interrupt Generation Timing 0: Generates a second, minute, hour, or day-operiodic interrupt during RTC busy period. 1: Generates a second, minute, hour, or day-operiodic interrupt immediately after completibusy period.  2 to 0 — All 0 — Reserved					1: Indicates p.m. when RTC is in the 12-hour n
1: Resets registers and control circuits except and this bit. Clear this bit to 0 after having be 1.  3 INT — R/W Interrupt Generation Timing  0: Generates a second, minute, hour, or day-operiodic interrupt during RTC busy period.  1: Generates a second, minute, hour, or day-operiodic interrupt immediately after completion busy period.  2 to 0 — All 0 — Reserved	4	RST	0	R/W	Reset
and this bit. Clear this bit to 0 after having b  1.  3 INT — R/W Interrupt Generation Timing  0: Generates a second, minute, hour, or day-o periodic interrupt during RTC busy period.  1: Generates a second, minute, hour, or day-o periodic interrupt immediately after completi busy period.  2 to 0 — All 0 — Reserved					0: Normal operation
0: Generates a second, minute, hour, or day-o periodic interrupt during RTC busy period.  1: Generates a second, minute, hour, or day-o periodic interrupt immediately after completi busy period.  2 to 0 — All 0 — Reserved					and this bit. Clear this bit to 0 after having be
periodic interrupt during RTC busy period.  1: Generates a second, minute, hour, or day-o periodic interrupt immediately after completi busy period.  2 to 0 — All 0 — Reserved	3	INT	_	R/W	Interrupt Generation Timing
periodic interrupt immediately after completi busy period.  2 to 0 — All 0 — Reserved					<ol> <li>Generates a second, minute, hour, or day-or periodic interrupt during RTC busy period.</li> </ol>
					<ol> <li>Generates a second, minute, hour, or day-or periodic interrupt immediately after completi busy period.</li> </ol>
These bits are always read as 0.	2 to 0	_	All 0		Reserved
					These bits are always read as 0.

0: RTC operates in 12-hour mode. RHRDR co





Figure 10.2 Definition of Time Expression



				1: Enables a week periodic interrupt
3	DYIE	_	R/W	Day Periodic Interrupt Enable
				0: Disables a day periodic interrupt
				1: Enables a day periodic interrupt
2	HRIE	_	R/W	Hour Periodic Interrupt Enable
				0: Disables an hour periodic interrupt
				1: Enables an hour periodic interrupt
1	MNIE	_	R/W	Minute Periodic Interrupt Enable
				0: Disables a minute periodic interrupt
				1: Enables a minute periodic interrupt
0	SEIE	_	R/W	Second Periodic Interrupt Enable
				0: Disables a second periodic interrup
				1: Enables a second periodic interrupt

R/W

R/W

Free Running Counter Overflow Interrupt Ena

0: Disables an overflow interrupt 1: Enables an overflow interrupt

Week Periodic Interrupt Enable 0: Disables a week periodic interrupt

5

4

FOIE

WKIE

RENESAS

Rev. 1.50 Sep. 18, 2007 Pag

				This bit is always read as 0.
6	RCS6	0	R/W	Clock Output Selection
5	RCS5	0	R/W	Selects a clock output from the TMOW pin whe TMOW in PMR1 to 1.
				00: φ/4
				01: <sub>φ</sub> /8
				10: <sub>\$\phi\$</sub> /16
				11: φ/32
4	_	0	_	Reserved
				This bit is always read as 0.
3	RCS3	1	R/W	Clock Source Selection
2	RCS2	0	R/W	0000: φ/8····· Free running counter oper
1	RCS1	0	R/W	0001: φ/32····· Free running counter oper
0	RCS0	0	R/W	0010: φ/128······ Free running counter oper
				0011: φ/256······ Free running counter oper
				0100: φ/512······ Free running counter oper
				0101: φ/2048······ Free running counter oper
				0110: φ/4096······ Free running counter oper
				0111: φ/8192······ Free running counter oper

Reserved

[Legend] Don't care

7

0

1XXX: 32.768 kHz···RTC operation

RENESAS

Rev. 1.50 Sep. 18, 2007 Page 194 of 584

REJ09B0240-0150

Figure 10.3 shows the procedure for the initial setting of the RTC. To set the RTC again follow this procedure.




Figure 10.3 Initial Setting Procedure

- bit is set to 1, the registers are updated, and the BSY bit is cleared to 0.
- 2. Making use of interrupts, read from the second, minute, hour, and day-of week register the IRRTA flag in IRR1 is set to 1 and the BSY bit is confirmed to be 0.
- 3. Read from the second, minute, hour, and day-of week registers twice in a row, and if no change in the read data, the read data is used.




Figure 10.4 Example: Reading of Inaccurate Time Data

### Table 10.2 Interrupt Sources

Interrupt Name

Overflow interrupt	Occurs when the free running counter is overflowed.	FOIE
Week periodic interrupt	Occurs every week when the day-of-week date register value becomes 0.	WKIE
Day periodic interrupt	Occurs every day when the day-of-week date register is counted.	DYIE
Hour periodic interrupt	Occurs every hour when the hour date register is counted.	HRIE
Minute periodic interrupt	Occurs every minute when the minute date register is counted.	MNIE
Second periodic interrupt	Occurs every second when the second date register is counted.	SCIE

Interrupt En

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

Interrupt Source

Rev. 1.50 Sep. 18, 2007 Page 198 of 584

REJ09B0240-0150






Figure 11.1 Block Diagram of Timer B1

## 11.2 Input/Output Pin

Table 11.1 shows the timer B1 pin configuration.

**Table 11.1 Pin Configuration** 

Name	Abbreviation	I/O	Function
Timer B1 event input	TMIB1	Input	Event input to TCB1



Rev. 1.50 Sep. 18, 2007 Pag REJ09 IMB1 selects the auto-reload function and input clock.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	TMB17	0	R/W	Auto-Reload Function Select
				0: Interval timer function selected
				1: Auto-reload function selected
6 to 3	_	All 1	_	Reserved
				These bits are always read as 1.
2	TMB12	0	R/W	Clock Select
1	TMB11	0	R/W	000: Internal clock: φ/8192
0	TMB10	0	R/W	001: Internal clock: φ/2048
				010: Internal clock: φ/512
				011: Internal clock: φ/256
				100: Internal clock: φ/64
				101: Internal clock: φ/16
				110: Internal clock: φ/4
				111: External event (TMIB1): rising or falling e
				Note: * The edge of the external event signal selected by bit IEG1 in the interrupt e select register 1 (IEGR1). See section Interrupt Edge Select Register 1 (IEG details. Before setting TMB12 to TME IRQ1 in the port mode register 1 (PM should be set to 1.

Rev. 1.50 Sep. 18, 2007 Page 200 of 584

1Lb1 is an o-bit write-only register for setting the reload value of 1Cb1. When a reload set in TLB1, the same value is loaded into TCB1 as well, and TCB1 starts counting up f value. When TCB1 overflows during operation in auto-reload mode, the TLB1 value is into TCB1. Accordingly, overflow periods can be set within the range of 1 to 256 input TLB1 is allocated to the same address as TCB1. TLB1 is initialized to H'00.

#### 11.4 **Operation**

#### 11.4.1 **Interval Timer Operation**

When bit TMB17 in TMB1 is cleared to 0, timer B1 functions as an 8-bit interval timer. reset, TCB1 is cleared to H'00 and bit TMB17 is cleared to 0, so up-counting and intervresume immediately. The operating clock of timer B1 is selected from seven internal clo output by prescaler S, or an external clock input at pin TMB1. The selection is made by TMB12 to TMB10 in TMB1.

overflow, setting flag IRRTB1 in IRR2 to 1. If IENTB1 in IENR2 is 1, an interrupt is re the CPU.

After the count value in TMB1 reaches H'FF, the next clock signal input causes timer B

At overflow, TCB1 returns to H'00 and starts counting up again. During interval timer of (TMB17 = 0), when a value is set in TLB1, the same value is set in TCB1.

TCB1.

#### 11.4.3 **Event Counter Operation**

Timer B1 can operate as an event counter in which TMIB1 is set to an event input pin. Ex event counting is selected by setting bits TMB12 to TMB10 in TMB1 to 1. TCB1 counts rising or falling edge of an external event signal input at pin TMB1.

When timer B1 is used to count external event input, bit IRQ1 in PMR1 should be set to IEN1 in IENR1 should be cleared to 0 to disable IRQ1 interrupt requests.

#### 11.5 **Timer B1 Operating Modes**

Table 11.2 shows the timer B1 operating modes.

**Table 11.2 Timer B1 Operating Modes** 

Operat	ing Mode	Reset	Active	Sleep	Subactive	Subsleep	St
TCB1	Interval	Reset	Functions	Functions	Halted	Halted	На
	Auto-reload	Reset	Functions	Functions	Halted	Halted	Ha
TMB1		Reset	Functions	Retained	Retained	Retained	Re

Rev. 1.50 Sep. 18, 2007 Page 202 of 584 REJ09B0240-0150



- Choice of seven clock signals is available.
  - Choice of six internal clock sources ( $\phi/128$ ,  $\phi/64$ ,  $\phi/32$ ,  $\phi/16$ ,  $\phi/8$ ,  $\phi/4$ ) or an external • Counter can be cleared by compare match A or B, or by an external reset signal. If the
    - stop function is selected, the counter can be halted when cleared.

both edges of the TRGV input can be selected.

- Timer output is controlled by two independent compare match signals, enabling puls with an arbitrary duty cycle, PWM output, and other applications.
- Three interrupt sources: compare match A, compare match B, timer overflow
- Counting can be initiated by trigger input at the TRGV pin. The rising edge, falling




Figure 12.1 Block Diagram of Timer V

# 12.2 Input/Output Pins

Table 12.1 shows the timer V pin configuration.

**Table 12.1 Pin Configuration** 

Name	Abbreviation	1/0	Function
Timer V output	TMOV	Output	Timer V waveform output
Timer V clock input	TMCIV	Input	Clock input to TCNTV
Timer V reset input	TMRIV	Input	External input to reset TCNTV
Trigger input	TRGV	Input	Trigger input to initiate counting

Rev. 1.50 Sep. 18, 2007 Page 204 of 584 REJ09B0240-0150



### 12.3.1 Timer Counter V (TCNTV)

TCNTV is an 8-bit up-counter. The clock source is selected by bits CKS2 to CKS0 in the control register V0 (TCRV0). The TCNTV value can be read and written by the CPU at TCNTV can be cleared by an external reset input signal, or by compare match A or B. To clearing signal is selected by bits CCLR1 and CCLR0 in TCRV0.

When TCNTV overflows, OVF is set to 1 in timer control/status register V (TCSRV).

TCNTV is initialized to H'00.

### 12.3.2 Time Constant Registers A, B (TCORA, TCORB)

TCORA and TCORB have the same function.

TCORA and TCORB are 8-bit readable/writable registers.

TCORA and TCNTV are compared at all times. When the TCORA and TCNTV conten CMFA is set to 1 in TCSRV. If CMIEA is also set to 1 in TCRV0, a CPU interrupt is re Note that they must not be compared during the T3 state of a TCORA write cycle.

Timer output from the TMOV pin can be controlled by the identifying signal (compare and the settings of bits OS3 to OS0 in TCSRV.

TCORA and TCORB are initialized to H'FF.



Rev. 1.50 Sep. 18, 2007 Pag

				When this bit is set to 1, interrupt request from CMFA bit in TCSRV is enabled.
5	OVIE	0	R/W	Timer Overflow Interrupt Enable
				When this bit is set to 1, interrupt request from bit in TCSRV is enabled.
4	CCLR1	0	R/W	Counter Clear 1 and 0
3	CCLR0	0	R/W	These bits specify the clearing conditions of TO
				00: Clearing is disabled
				01: Cleared by compare match A
				10: Cleared by compare match B
				<ol> <li>Cleared on the rising edge of the TMRIV pi operation of TCNTV after clearing depends TRGE in TCRV1.</li> </ol>
2	CKS2	0	R/W	Clock Select 2 to 0
1	CKS1	0	R/W	These bits select clock signals to input to TCN
0	CKS0	0	R/W	the counting condition in combination with ICK

TCRV1.

Refer to table 12.2.

Rev. 1.50 Sep. 18, 2007 Page 206 of 584



RENESAS

REJ09B0240-0150

	•			
		1	0	Internal clock: counts on φ/64, falling
			1	Internal clock: counts on φ/128, fallin
1	0	0	_	Clock input prohibited
		1	_	External clock: counts on rising edge
	1	0	_	External clock: counts on falling edg
		1	_	External clock: counts on rising and edge

### 12.3.4 Timer Control/Status Register V (TCSRV)

Initial

Value

0

**Bit Name** 

**CMFB** 

Bit

7

TCSRV indicates the status flag and controls outputs by using a compare match.

R/W

R/W

				When the TCNTV value matches the TCORE
				Clearing condition:
				After reading CMFB = 1, cleared by writing 0
6	CMFA	0	R/W	Compare Match Flag A
				Setting condition:
				When the TCNTV value matches the TCOR/
				Clearing condition:

**Description** 

Compare Match Flag B Setting condition:

After reading CMFA = 1, cleared by writing 0

2	OS2	0	R/W	These bits select an output method for the TO the compare match of TCORB and TCNTV.
				00: No change
				01: 0 output
				10: 1 output
				11: Output toggles
1	OS1	0	R/W	Output Select 1 and 0
0	OS0	0	R/W	These bits select an output method for the TO the compare match of TCORA and TCNTV.
				00: No change
				01: 0 output
				10: 1 output
				11: Output toggles

OS3 and OS2 select the output level for compare match B. OS1 and OS0 select the output for compare match A. The two output levels can be controlled independently. After a rese timer output is 0 until the first compare match.

				10: Falling edge is selected
				11: Rising and falling edges are both selected
2	TRGE	0	R/W	TCNT starts counting up by the input of the is selected by TVEG1 and TVEG0.
				0: Disables starting counting-up TCNTV by the TRGV pin and halting counting-up TC TCNTV is cleared by a compare match.
				<ol> <li>Enables starting counting-up TCNTV by t the TRGV pin and halting counting-up TC TCNTV is cleared by a compare match.</li> </ol>
1	_	1	_	Reserved
				This bit is always read as 1.
0	ICKS0	0	R/W	Internal Clock Select 0
				This bit selects clock signals to input to TCN combination with CKS2 to CKS0 in TCRV0.
				Refer to table 12.2.

R/W

These bits select the TRGV input edge. 00: TRGV trigger input is prohibited

01: Rising edge is selected

TVEG0

RENESAS

Rev. 1.50 Sep. 18, 2007 Pag

- will be set. The timing at this time is shown in figure 12.4. An interrupt request is sen CPU when OVIE in TCRV0 is 1. 3. TCNTV is constantly compared with TCORA and TCORB. Compare match flag A o
  - (CMFA or CMFB) is set to 1 when TCNTV matches TCORA or TCORB, respectively compare-match signal is generated in the last state in which the values match. Figure shows the timing. An interrupt request is generated for the CPU when CMIEA or CM TCRV0 is 1. 4. When a compare match A or B is generated, the TMOV responds with the output value
  - selected by bits OS3 to OS0 in TCSRV. Figure 12.6 shows the timing when the output toggled by compare match A. 5. When CCLR1 or CCLR0 in TCRV0 is 01 or 10, TCNTV can be cleared by the corres
    - compare match. Figure 12.7 shows the timing. 6. When CCLR1 or CCLR0 in TCRV0 is 11, TCNTV can be cleared by the rising edge input of TMRIV pin. A TMRIV input pulse-width of at least 1.5 system clocks is nec
  - Figure 12.8 shows the timing.
  - 7. When a counter-clearing source is generated with TRGE in TCRV1 set to 1, the coun halted as soon as TCNTV is cleared. TCNTV resumes counting-up when the edge sel TVEG1 or TVEG0 in TCRV1 is input from the TGRV pin.

RENESAS

REJ09B0240-0150

Rev. 1.50 Sep. 18, 2007 Page 210 of 584




Figure 12.3 Increment Timing with External Clock





Figure 12.4 OVF Set Timing






Figure 12.7 Clear Timing by Compare Match




Figure 12.8 Clear Timing by TMRIV Input

Rev. 1.50 Sep. 18, 2007 Page 212 of 584 REJ09B0240-0150

RENESAS

- 3. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired clo
  - 4. With these settings, a waveform is output without further software intervention, with determined by TCORA and a pulse width determined by TCORB.




Figure 12.9 Pulse Output Example

- 4. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired close
  - 5. With these settings, a pulse waveform will be output without further software interver with a delay determined by TCORA from the TRGV input, and a pulse width determined (TCORB TCORA).




Figure 12.10 Example of Pulse Output Synchronized to TRGV Input

- If compare matches A and B occur simultaneously, any conflict between the output
- for compare match A and compare match B is resolved by the following priority: to output > output 1 > output 0.
  - Depending on the timing, TCNTV may be incremented by a switch between different clock sources. When TCNTV is internally clocked, an increment pulse is generated falling edge of an internal clock signal, that is divided system clock ( $\phi$ ). Therefore, in figure 12.3 the switch is from a high clock signal to a low clock signal, the switch seen as a falling edge, causing TCNTV to increment. TCNTV can also be increment switch between internal and external clocks.




Figure 12.11 Contention between TCNTV Write and Clear




Figure 12.12 Contention between TCORA Write and Compare Match




Figure 12.13 Internal Clock Switching and TCNTV Operation

REJ09B0240-0150



Six internal clocks ( $\phi$ ,  $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ ,  $\phi/32$ , and  $\phi40M$  which is a 40-MHz/32-MHz clo from the on-chip oscillator) and an external clock (for counting external events)

- Capability to process up to four pulse outputs or four pulse inputs
- Four general registers
  - Can be used as output compare or input capture registers independently — Can be used as buffer registers for the output compare or input capture registers
  - Timer inputs and outputs

Waveform output by compare match (Selection of 0 output, 1 output, or toggle o

- - Timer mode

Input capture function (Rising edge, falling edge, or both edges)

Generates up to three-phase PWM output with desired duty cycles.

Counter clearing function (Counters can be cleared by compare match)

- PWM mode
- PWM2 mode
- Generates pulses with a desired period and duty cycle.
- Any initial timer output value can be set

Four compare match/input capture interrupts and an overflow interrupt.

• Five interrupt sources

		TGRC inpu	ıt —	_
Initial output va setting function		_	Yes	Yes
Buffer function		_	Yes	Yes
Compare	0	_	Yes	Yes
match output	1	_	Yes	Yes
	Toggle	_	Yes	Yes
Input capture fu	unction	_	Yes	Yes
PWM mode		_	_	Yes
PWM2 mode		_	_	Yes
Interrupt source	es	Overflow	Compare match/input capture	Compare match/input capture

GRA

match

compare

GRA

compare match

anı

Yes

Yes

Yes

Yes

Yes

Yes

Con

mat

cap

buffer mode) buff

Yes

Yes

Yes

Yes

Yes

Yes

Compare

capture

match/input

REJ09B0240-0150

capture registers)

Counter clearing function

Rev. 1.50 Sep. 18, 2007 Page 218 of 584




Figure 13.1 Timer RC Block Diagram

Input capture/ output compare B	FTIOB	I/O	Output pin for GRB output compined input pin for GRB input capture/PWM output pin in PWM mode
Input capture/ output compare C	FTIOC	I/O	Output pin for GRC output compined input pin for GRC input capture/ or PWM output pin in PWM mode
Input capture/ output compare D	FTIOD	I/O	Output pin for GRD output compainput pin for GRD input capture/ or PWM output pin in PWM mode
Timer output control input	TRCOI	Input	Input pin for timer output disablin

external trigger input pin (TRGC)

REJ09B0240-0150

Rev. 1.50 Sep. 18, 2007 Page 220 of 584

RENESAS

- Timer RC I/O control register 1 (TRCIOR1)
  - Timer RC output enable register (TRCOER)
  - Timer RC digital filtering function select register (TRCDF)
  - Timer RC counter (TRCCNT)
  - General Registers A to D (GRA to GRD)
  - General register A (GRA)
  - General register B (GRB)
  - General register C (GRC)
  - General register D (GRD)

Rev. 1.50 Sep. 18, 2007 Pag

				When 0 is written in CTS
				In PWM2 mode, when the CSTP bit in TRCC
				to 1 and a compare match signal is generate
6	_	1	_	Reserved
				This bit is always read as 1.
5	BUFEB	0	R/W	Buffer Operation B
				Selects the GRD function.
				0: GRD functions as an input capture/output cor register
				1: GRD functions as the buffer register for GRB
4	BUFEA	0	R/W	Buffer Operation A
				Selects the GRC function.

register

PWM2 Mode

when it is written in C15

0: GRC functions as an input capture/output con

1: GRC functions as the buffer register for GRA

and the PWMB, PWMC, and PWMD bits in TI

Selects the output mode of the FTIOB pin.

0: Functions in PWM2 mode.

[Clearing conditions]

The following settings are invalid: TRCIOR0, TRCIOR1, and the PWMB, PWMC, and PWM TRCMR. 1: Functions in timer mode or PWM mode. The following settings are valid: TRCIOR0, TF

R/W

3

PWM2

1

Rev. 1.50 Sep. 18, 2007 Page 222 of 584

RENESAS

0	PWMB	0	R/W	PWM Mode B
				Selects the output mode of the FTIOB pin.
				0: Functions in timer mode
				1: Functions in PWM mode

9	ONO	•	1 1/ V V	Ocioci inc source of the clock input to Thooler.
4	CKS0	0	R/W	000: TRCCNT counts the internal clock $\boldsymbol{\varphi}$
				001: TRCCNT counts the internal clock φ/2
				010: TRCCNT counts the internal clock φ/4
				011: TRCCNT counts the internal clock φ/8
				100: TRCCNT counts the internal clock φ/32
				101: TRCCNT counts the rising edge of the exte event (FTCI)
				110: TRCCNT counts the internal clock φ40M
				111: Reserved (setting prohibited)
				When the internal clock $(\phi)$ is selected, TRCCNT the subclock in subactive or subsleep mode. *
				Note: * When selecting the internal clock φ40 on-chip oscillator should be in operat When switching the clock, the counte be halted.
3	TOD	0	R/W	Timer Output Level Setting D
				Sets the output value of the FTIOD pin until the f compare match D is generated. In PWM mode, of the output polarity of the FTIOD pin.
				0: Output value is 0*
				1: Output value is 1*
2	TOC	0	R/W	Timer Output Level Setting C
				Sets the output value of the FTIOC pin until the f compare match C is generated. In PWM mode, of the output polarity of the FTIOC pin.

Rev. 1.50 Sep. 18, 2007 Page 224 of 584 RENESAS

REJ09B0240-0150



0: Output value is 0\* 1: Output value is 1\*

### [Legend]

X: Don't care.

Note: \* The change of the setting is immediately reflected in the output value.

#### 13.3.3 **Timer RC Control Register 2 (TRCCR2)**

TRCCR2 specifies the edge of the TRGC signal and an input enable.

		1 . 242 . 1		
Bit	Bit Name	Initial Value	R/W	Description
7	TCEG1	0	R/W	TRGC Input Edge Select
6	TCEG0	0	R/W	These bits select the input edge of the TRGC s function is only enabled when the PWM2 bit in set to 0.
				00: A trigger input on TRGC is disabled
				01: The rising edge is selected
				10: The falling edge is selected
				11: Both edges are selected
5	CSTP	0	R/W	Specifies whether TRCCNT counting up is halte continued by the compare match A signal. This only enabled when the PWM2 bit in TRCMR is
				0: TRCCNT counting up is continued
				1: TRCCNT counting up is halted
4 to 0	_	All 1	_	Reserved
				These bits are always read as 1.



				When this bit is set to 1, an IMID interrupt request the IMFD flag in TRCSR is enabled.
2	IMIEC	0	R/W	Input Capture/Compare Match Interrupt Enable (
				When this bit is set to 1, an IMIC interrupt request the IMFC flag in TRCSR is enabled.
1	IMIEB	0	R/W	Input Capture/Compare Match Interrupt Enable I
				When this bit is set to 1, an IMIB interrupt request the IMFB flag in TRCSR is enabled.
0	IMIEA	0	R/W	Input Capture/Compare Match Interrupt Enable
				When this bit is set to 1, an IMIA interrupt reques

R/W

IMIED

These bits are always read as 1.

the IMFA flag in TRCSR is enabled.

Input Capture/Compare Match Interrupt Enable

REJ09B0240-0150

Rev. 1.50 Sep. 18, 2007 Page 226 of 584



3	IMFD	0	R/W	Input Capture/Compare Match Flag D
				[Setting conditions]
				TRCCNT = GRD when GRD functions as
				compare register
				The TRCCNT value is transferred to GRD
				capture signal when GRD functions as an
				capture register
				TRCCNT = GRD when the PWMD bit is set
				the PWM2 bit to 0 in TRCMR
				[Clearing condition]
0	INATO		D ///	Read IMFD when IMFD = 1, then write 0 in IM
2	IMFC	0	R/W	Input Capture/Compare Match Flag C
				[Setting conditions]
				<ul> <li>TRCCNT = GRC when GRC functions as compare register</li> </ul>
				The TRCCNT value is transferred to GRC
				capture signal when GRC functions as an
				capture register
				TRCCNT = GRC when the PWMC bit is set
				the PWM2 bit to 0 in TRCMR
				[Clearing condition]
				Read IMFC when IMFC = 1, then write 0 in IM
				Rev. 1.50 Sep. 18, 2007 P.
				RENESAS

6 to 4

All 1

Read OVF when OVF = 1, then write 0 in OVF

These bits are always read as 1.

Reserved

				PWM2 bit to 0 in TRCMR
				[Clearing condition]
				Read IMFB when IMFB = 1, then write 0 in IMFE
0	IMFA	0	R/W	Input Capture/Compare Match Flag A
				[Setting conditions]
				TRCCNT = GRA when GRA functions as an
				compare register

bit is set to 1 or the PWM2 bit to 0 in TRCMF
[Clearing condition]
Read IMFA when IMFA = 1, then write 0 in IMFA

 The TRCCNT value is transferred to GRA by capture signal when GRA functions as an ing

• TRCCNT = GRA when the PWMD, PWMC, or

capture register

REJ09B0240-0150



RENESAS

Rev. 1.50 Sep. 18, 2007 Page 228 of 584

				1: GRB functions as an input capture register
5	IOB1	0	R/W	I/O Control B1 and B0
4	IOB0	0	R/W	When IOB2 = 0,
				00: No output at compare match
				01: 0 output to the FTIOB pin at GRB compare
				10: 1 output to the FTIOB pin at GRB compare
				11: Output toggles to the FTIOB pin at GRB comatch
				When IOB2 = 1,
				00: Input capture at rising edge at the FTIOB pi
				01: Input capture at falling edge at the FTIOB p

pin

I/O Control A2

This bit is always read as 1.

Selects the GRA function.

Reserved

GRB functions as an output compare registe

1X: Input capture at rising and falling edges of

0: GRA functions as an output compare registe 1: GRA functions as an input capture register

R/W

1

0

3

2

IOA2

REJ09

Rev. 1.50 Sep. 18, 2007 Pag

00: Input capture at rising edge of the FTIOA pin01: Input capture at falling edge of the FTIOA pin

01: Input capture at falling edge of the FTIOA pii1X: Input capture at rising and falling edges of the

[Legend]

X: Don't care.

Note: When a GR register functions as a buffer register for a paired GR register, the sett the IOA2 and IOB2 bits in TRCIOR0 and the IOC2 and IOD2 bits in TRCIOR1 of b registers should be the same.

Rev. 1.50 Sep. 18, 2007 Page 230 of 584



				1: GRD functions as an input capture register
5	IOD1	0	R/W	I/O Control D1 and D0
4	IOD0	0	R/W	When $IOD2 = 0$ ,
				00: No output at compare match
				01: 0 output to the FTIOD pin at GRD compare
				10: 1 output to the FTIOD pin at GRD compare
				11: Output toggles to the FTIOD pin at GRD co match
				When IOD2 = 1,
				00: Input capture at rising edge at the FTIOD p
				01: Input capture at falling edge at the FTIOD p
				1X: Input capture at rising and falling edges at pin

Reserved

I/O Control C2

This bit is always read as 1.

Selects the GRC function.

0: GRC functions as an output compare registe 1: GRC functions as an input capture register

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

Selects the GRD function.

0: GRD functions as an output compare registe

R/W

1

0

3

2

IOC2

00: Input capture to GRC at rising edge of the F01: Input capture to GRC at falling edge of the F

01: Input capture to GRC at falling edge of the F1X: Input capture to GRC at rising and falling ed

[Legend]

X: Don't care.

Note: When a GR register functions as a buffer register for a paired GR register, the sett the IOA2 and IOB2 bits in TRCIOR0 and the IOC2 and IOD2 bits in TRCIOR1 of b registers should be the same.

the FTIOC pin

Rev. 1.50 Sep. 18, 2007 Page 232 of 584

REJ09B0240-0150

RENESAS

				-
3	ED	1	R/W	Master Enable D
				0: The FTIOD output is enabled according to TI TRCIOR0, and TRCIOR1
				1: The FTIOD output is disabled regardless of TRCIOR0, and TRCIOR1 (The FTIOD pin fu an I/O port)
2	EC	1	R/W	Master Enable C
				0: The FTIOC output is enabled according to TI TRCIOR0, and TRCIOR1
				1: The FTIOC output is disabled regardless of TRCIOR0, and TRCIOR1 (The FTIOC pin fu an I/O port)
1	EB	1	R/W	Master Enable B
				0: The FTIOB output is enabled according to TI TRCIOR0, and TRCIOR1
				1: The FTIOB output is disabled regardless of TTRCIOR0, and TRCIOR1 (The FTIOB pin fur an I/O port)
0	EA	1	R/W	Master Enable A
				0: The FTIOA output is enabled according to Te and TRCIOR1
				<ol> <li>The FTIOA output is disabled regardless of T and TRCIOR1 (The FTIOA pin functions as a port)</li> </ol>
	2	2 EC	2 EC 1	2 EC 1 R/W  1 EB 1 R/W

6 to 4

All 1



Rev. 1.50 Sep. 18, 2007 Pag

REJ09

input of the TRCOI signal

These bits are always read as 1.

Reserved

			01: φ/8
			10: φ
			11: Clock specified by bits CKS2 to CKS0 in T
_	0	_	Reserved
			This bit is always read as 0.
DFRG	0	R/W	Enables or disables the digital filter for the TRO
			0: Disables the digital filter
			1: Enables the digital filter
DFD	0	R/W	Enables or disables the digital filter for the FTI
			0: Disables the digital filter
 			1: Enables the digital filter
DFC	0	R/W	Enables or disables the digital filter for the FTI
			0: Disables the digital filter
			1: Enables the digital filter
DFB	0	R/W	Enables or disables the digital filter for the FTI

0: Disables the digital filter 1: Enables the digital filter

0: Disables the digital filter 1: Enables the digital filter

Enables or disables the digital filter for the FTI

3

2

0

DFA

0

00: φ/32

Rev. 1.50 Sep. 18, 2007 Page 234 of 584 RENESAS REJ09B0240-0150

R/W

Each general register is a 16-bit readable/writable register that can function as either an compare register or an input-capture register. The function is selected by settings in TRO TRCIOR1.

When a general register is used as an input-compare register, its value is constantly comthe TRCCNT value. When the two values match (a compare match), the corresponding IMFA, IMFB, IMFC, or IMFD bit) in TRCSR is set to 1. An interrupt request is general time, when the IMIEA, IMIEB, IMIEC, or IMIED bit in TRCIER is set to 1. A compare output can be selected in TRCIOR.

When a general register is used as an input-capture register, an external input-capture signature and a second register is used as an input-capture register. detected and the current TRCCNT value is stored in the general register. The correspond (the IMFA, IMFB, IMFC, or IMFD bit) in TRCSR is set to 1. If the corresponding inter enable bit (the IMIEA, IMIEB, IMIEC, or IMIED bit) in TRIER is set to 1 at this time, interrupt request is generated. The edge of the input-capture signal is selected in TRCIO

GRC and GRD can be used as buffer registers of GRA and GRB, respectively, by settin and BUFEB in TRCMR.

For example, when GRA is set as an output-compare register and GRC is set as the buff for GRA, the value in the buffer register GRC is sent to GRA whenever compare match generated.

When GRA is set as an input-capture register and GRC is set as the buffer register for G value in TRCCNT is transferred to GRA and the value in the buffer register GRC is transferred to GRA and the buffer register GRC is transferred to GRA and the buffer register GRC is transferred to GRA and the buffer register GRC is transferred to GRA and the buffer register GRC is transferred to GRA and the buffer register GRC is transferred to GRA and the buffer register GRC is transferred to GRA and the buffer register GRC is transferred to GRA and the buffer register GRC is transferred to GRA and the buffer register GRC is transferred to GRA and the buffer register GRC is transferred to GRA and the buffer register GRC is transferred to GRA and the buffer register GRC is transferred to GRA and the buffer register GRC is transferred to GRA and the buffer register GRC is tran GRA whenever an input capture is generated.

GRA to GRD must be written or read in 16-bit units; 8-bit access is not allowed. GRA t initialized to H'FFFF by a reset.



— Enables PWM2 mode operation by setting the PWM2 bit in TRMR

The FTIOA to FTIOD pins indicate the timer output mode by each register setting.

• FTIOA pin

Register Name TRCOER		R TF	RCIOR0	
Bit Name	EA	PWM2	IOA2 to IOA0	 Function
Setting values	0	1	001, 01X	Timer mode waveform output (output co function)
	0	1	1XX	Timer mode (input capture function)
	1			
		Other than a	bove	General I/O port

[Legend]

X: Don't care.

Rev. 1.50 Sep. 18, 2007 Page 236 of 584 REJ09B0240-0150



	•	 (par anpara
1		
	Other than above	General I/O port

[Legend]

X: Don't care.

# • FTIOC pin

values 0 1 0 001, 01X Timer mode waveform compare function)	Register Name	TRCOER	TRCMR		TRCIOR1	
values  0 1 0 001, 01X Timer mode waveform compare function)  0 1 0 1XX Timer mode (input cap	Bit Name	EC	PWM2	PWMC		 Function
0 1 0 001, 01X Timer mode waveform compare function)  0 1 0 1XX Timer mode (input cap)	•	0	1	1	XXX	PWM mode waveform output
1	values	0	1	0	001, 01X	Timer mode waveform outpu compare function)
1 Other than above General I/O port		0	1	0	1XX	Timer mode (input capture fu
Other than above General I/O port		1	<del>_</del>			
			Other	than above	Э	General I/O port

[Legend]

X: Don't care.

	Other than above	General I/O port
[Legend]		

[Legend]

X: Don't care.

### 13.4.1 Timer Mode Operation

TRCCNT performs free-running or periodic counting operations. After a reset, TRCCNT a free-running counter. When the CTS bit in TRCMR is set to 1, TRCCNT starts countin the TRCCNT value overflows from H'FFFF to H'0000, the OVF flag in TRCSR is set to OVIE in TRCIER is set to 1, an interrupt request is generated. Figure 13.2 shows an exar free-running counting.




Figure 13.2 Free-Running Counter Operation






Figure 13.3 Periodic Counter Operation

By setting a general register as an output compare register, the specified level of a signa output on the FTIOA, FTIOB, FTIOC, or FTIOD pin on compare match A, B, C, or D. level can be selected from 0, 1, or toggle. Figure 13.4 shows an example of TRCCNT fu as a free-running counter. In this example, 1 is output on compare match A and 0 is output compare match B. When the signal level is already at the selected output level, it is not on a compare match.




Figure 13.4 0 and 1 Output Example (TOA = 0, TOB = 1)



Rev. 1.50 Sep. 18, 2007 Pag




Figure 13.5 Toggle Output Example (TOA = 0, TOB = 1)

Figure 13.6 shows another example of toggled output when TRCCNT functions as a period counter on both compare matches A and B.




Figure 13.6 Toggle Output Example (TOA = 0, TOB = 1)






Figure 13.7 Input Capture Operating Example




Figure 13.8 Buffer Operation Example (Input Capture)

Rev. 1.50 Sep. 18, 2007 Page 242 of 584



when a compare match occurs.

Figure 13.9 shows an example of operation in PWM mode. The output signals go 1 (TO = TOD = 1) and TRCCNT is cleared on compare match A, and the output signals go 0 of match B, C, and D.




Figure 13.9 PWM Mode Example (1)

Figure 13.10 shows another example of operation in PWM mode. The output signals go TOC = TOD = 0) and TRCCNT is cleared on compare match A, and the output signals compare match B, C, and D.



Rev. 1.50 Sep. 18, 2007 Pag

## FIIOD \_\_\_\_

Figure 13.10 PWM Mode Example (2)

Figure 13.11 shows an example of buffer operation when the FTIOB pin is set to PWM n GRD is set as the buffer register for GRB. TRCCNT is cleared on compare match A, and FTIOB pin outputs 1 on compare match B and 0 on compare match A.

Due to the buffer operation, the FTIOB output levels are changed and the value of buffer GRD is transferred to GRB whenever compare match B occurs. This procedure is repeate time compare match B occurs.




Figure 13.11 Buffer Operation Example (Output Compare)

Rev. 1.50 Sep. 18, 2007 Page 244 of 584






Figure 13.12 PWM Mode Example (TOB, TOC, and TOD = 0: Initial Output Set to 0)

Rev. 1.50 Sep. 18, 2007 Pag




Figure 13.13 PWM Mode Example (TOB, TOC, and TOD = 1: Initial Output Set to 1)

Rev. 1.50 Sep. 18, 2007 Page 246 of 584



Figures 13.15 and 13.16 show the GRD and GRB buffer operating timing in PWM2 mo

counter is cleared. Note, however, that the counter is only cleared when the CCLR bit in is set to 1. Moreover, when the trigger input is enabled by the TCEG1 and TCEG0 bits is TRCCR2, the value of GRD is transferred to GRB by the trigger signal and the counter The input/output pins of timers which do not operate in PWM2 mode are only used as g ports.

In PWM2 mode, the value of GRD is transferred to GRB on a compare match of GRA a

Table 13.3 Pin Configuration in PWM2 Mode and GR Registers

Pin Name	Input/Output	Compare Match Register	Buffer Register
FTIOA	I/O	Port/TRGC	Port/TRGC
FTIOB	Output	GRB	GRD
		GRC	_
FTIOC	I/O	Port	Port
FTIOD	I/O	Port	Port

Rev. 1.50 Sep. 18, 2007 Pag




Figure 13.14 Block Diagram in PWM2 Mode




Figure 13.15 GRD and GRB Buffer Operating Timing in PWM2 Mode (1)

(	Count	er o	clear
5	signal	by	trigg
i	nput		

# Figure 13.16 GRD and GRB Buffer Operating Timing in PWM2 Mode (2

In PWM2 mode, a pulse with a specified pulse width can be output on the FTIOB pin w specified delay time has elapsed since the TRGC signal was asserted. An assertion of th signal starts counting up. Arbitrary values can be specified for the pulse width and delay

Figures 13.17 and 13.18 show these examples in PWM2 mode. In these examples, the factor of the TRGC input is selected by TRCCR2 (setting the TCEG1 bit to 1 and clearing the bit to 0), TRCCNT continues counting-up on compare match A of GRA (clearing the CTRCCR2 to 0), and GRD is set as the buffer register (setting the BUFEB bit in TRCMR initial value of the output signal is set to either 0 or 1 by TRCCR1 (clearing the TOB bit setting the TOB bit to 1), TRCCNT is cleared on compare match A (setting the CCLR by TRCCR1 to 1), and the waveform is output from the FTIOB pin (clearing the PWM2 bit TRCMR to 0).

When the TOB bit in TRCCR1 is cleared to 0 with the PWM2 mode function, the input ignored while the FTIOB pin is driven high. Whereas, when the TOB bit is set to 1, the is ignored while the FTIOB pin is driven low. The transfer from GRD to GRB is carried compare match of GRA and the TRGC input. However, if the TRGC input is canceled a change of the FTIOB level, the transfer from GRD to GRB is not carried out.



Figure 13.17 Example (1) of TRGC Synchronous Operation in PWM2 Mod




Figure 13.18 Example (2) of TRGC Synchronous Operation in PWM2 Mod

The following is an example of stopping operation of the counter in PWM2 mode. When CSTP bit in TRCCR2 is set to 1 and the CCLR bit in TRCCR1 is set to 1, TRCCNT is cl H'0000 on a compare match of GRA and stops counting. Moreover, TRCCNT is forcibly counting and cleared to the initial value when the CTS bit in TRCMR is cleared to 0. Fig

shows such an example when the TOB bit in TRCCR1 is cleared to 0 and set to 1.

Rev. 1.50 Sep. 18, 2007 Page 250 of 584 REJ09B0240-0150



FTIOB (Output transformation when TOB = 1)

Figure 13.19 Example of Stopping Operation of the Counter in PWM2 Mo

The following is an example of output operation of the one-shot pulse waveform in PW When the TRGC input is disabled by TRCCR2 (clearing the TCEG1 and TCEG0 bits to TRCCNT is set to counting-up on compare match A of GRA (setting the CSTP bit in Tl 1), TRCCNT is cleared on compare match A (setting the CCLR bit in TRCCR1 to 1), an initial value of the output signal is set to 0 by TRCCR1 (clearing the TOB bit to 0), TRC starts counting when the CTS bit in TRCMR is set to 1. Then, TRCCNT is cleared to H compare match of GRA and stops counting, and the one-shot pulse waveform is output. 13.20 shows such an example.




Figure 13.20 Example (1) of Output Operation of One-Shot Pulse Waveform in PWM2 Mode



Rev. 1.50 Sep. 18, 2007 Pag




Figure 13.21 Example (2) of Output Operation of One-Shot Pulse Waveford in PWM2 Mode

Rev. 1.50 Sep. 18, 2007 Page 252 of 584






Figure 13.22 Block Diagram of Digital Filter

RENESAS

Rev. 1.50 Sep. 18, 2007 Pag




Figure 13.23 Count Timing for Internal Clock Source




Figure 13.24 Count Timing for External Clock Source

REJ09B0240-0150



ф	
TCNT input clock	
TRCCNT	N N + 1
GRA to GRD	N
Compare match signal	
FTIOA to FTIOD	X

Figure 13.25 Output Compare Output Timing




Figure 13.26 Input Capture Input Signal Timing

# 13.5.4 Timing of Counter Clearing by Compare Match

Figure 13.27 shows the timing when the counter is cleared by compare match A. When the value is N, the counter counts from 0 to N, and its cycle is N + 1.






Figure 13.27 Timing of Counter Clearing by Compare Match

REJ09B0240-0150





**Figure 13.28 Buffer Operation Timing (Compare Match)** 



**Figure 13.29 Buffer Operation Timing (Input Capture)** 

Figure 13.30 shows the timing of the IMFA to IMFD flag setting at compare match.




Figure 13.30 Timing of IMFA to IMFD Flag Setting at Compare Match

TRCCNT	N	
GRA to GRD		N
IMFA to IMFD		
IRRTRC .		
Figure 13	3.31 Timing of IMFA to IM	FD Flag Setting at Input Capture
rigure 1.	5.51 Timing of IVITA to IVI	rd riag setting at input Capture

Rev. 1.50 Sep. 18, 2007 Pag

7144.000	 L
Write signal	
IMFA to IMFD	
IDDIDO	
IRRTRC	

Figure 13.32 Timing of Status Flag Clearing by CPU

takes priority and the write is not performed, as shown in right 13.33. If counting-u generated in the TRCCNT write cycle to contend with the TRCCNT counting-up, w takes precedence.

- 3. TRCCNT may erroneously count up when switching internal clocks. TRCCNT cour rising edge of the divided system clock ( $\phi$ ) when the internal clock is selected. If clo switched as shown in figure 13.34, the change from the low level of the previous clo high level of the new clock is considered as the rising edge. In this case, TRCCNT c erroneously.
- 4. If timer RC enters the module standby mode while an interrupt is being requested, the request cannot be cleared. Before entering the module standby mode, disable interru requests.




Figure 13.33 Contention between TRCCNT Write and Clear

# Figure 13.34 Internal Clock Switching and TRCCNT Operation

5. The TOA to TOD bits in TRCCR1 decide the value of the FTIO pin, which is output first compare match occurs. Once a compare match occurs and this compare match ch values of FTIOA to FTIOD output, the values of the FTIOA to FTIOD pin output and values read from the TOA to TOD bits may differ. Moreover, when the writing to TR and the generation of the compare match A to D occur at the same timing, the writing TRCCR1 has the priority. Thus, output change due to the compare match is not reflect FTIOA to FTIOD pins. Therefore, when bit manipulation instruction is used to write TRCCR1, the values of the FTIOA to FTIOD pin output may result in an unexpected When TRCCR1 is to be written to while compare match is operating, stop the counter before accessing to TRCCR1, read the port 8 state to reflect the values of FTIOA to F output, to TOA to TOD, and then restart the counter. Figure 13.35 shows an example compare match and the bit manipulation instruction to TRCCR1 occur at the same tin

RENESAS




Figure 13.35 When Compare Match and Bit Manipulation Instruction to TR
Occur at the Same Timing

Rev. 1.50 Sep. 18, 2007 Page 264 of 584

REJ09B0240-0150



#### 14.1 Features

- Capability to process up to eight inputs/outputs 0
- Eight general registers (GR): four registers for each channel
  - Independently assignable output compare or input capture functions
- Selection of seven counter clock sources: six internal clocks (φ, φ/2, φ/4, φ/8, φ/32, a which is a 40-MHz/32-MHz clock derived from the on-chip oscillator) and an extern
- Seven selectable operating modes
  - Timer mode

Output compare function (Selection of 0 output, 1 output, or toggle output) Input capture function (Rising edge, falling edge, or both edges)

— Synchronous operation

Timer counters 0 and 1 (TRDCNT 0 and TRDCNT 1) can be written simultar Simultaneous clearing by compare match or input capture is possible.

- PWM mode

Up to six-phase PWM output can be provided with desired duty ratio.

- PWM3 mode

One-phase PWM output for non-overlapped normal and counter phases

— Reset synchronous PWM mode

Three-phase PWM output for normal and counter phases

— Complementary PWM mode

Three-phase PWM output for non-overlapped normal and counter phases The A/D conversion start trigger can be set for PWM cycles.

— Buffer operation

The input capture register can be consisted of double buffers.

The output compare register can automatically be modified.



Rev. 1.50 Sep. 18, 2007 Page 266 of 584

REJ09B0240-0150



Counter clearing function		Compare match/input capture of GRA_0, GRB_0, GRC_0, or GRD_0	Compare match/input ca GRA_1, GRB_1, GRC_1 GRD_1
Compare	0 output	Yes	Yes
match output	1 output	Yes	Yes
	output	Yes	Yes
Input capture fu	unction	Yes	Yes
Synchronous operation		Yes	Yes
PWM mode		Yes	Yes
PWM3 mode		Yes	Yes
Reset synchronous PWM mode		Yes	Yes
Complementary PWM mode		Yes	Yes
Buffer function		Yes	Yes
Interrupt sources		Compare match/ input capture A0 to D0 Overflow	Compare match/ input capture A1 to D1 Overflow Underflow

Rev. 1.50 Sep. 18, 2007 Pag

		FTIOD1
	Shared by channels 0 and 1	TRDOI_0
Timer RD_1	2	FTIOA2
		FTIOB2
		FTIOC2
		FTIOD2
	3	FTIOA3
		FTIOB3
		FTIOC3
		FTIOD3
	Shared by channels 2 and 3	TRDOL 1




Figure 14.1 Timer RD Block Diagram




Figure 14.2 Timer RD (Channel 0) Block Diagram

Rev. 1.50 Sep. 18, 2007 Page 270 of 584

REJ09B0240-0150






Figure 14.3 Timer RD (Channel 1) Block Diagram

Input capture/ output compare B1	FTIOB1	Input/output
Input capture/ output compare C1	FTIOC1	Input/output
Input capture/ output compare D1	FTIOD1	Input/output
Timer output control	TRDOI	Input

FTIOC0

FTIOD0

FTIOA1

Input/output

Input/output

Input/output



RENESAS

input capture input, or PWM or

GRC\_0 output compare output

GRD\_0 output compare output

input capture input, or PWM or

GRA\_1 output compare output

input capture input, or PWM or reset synchronous PWM and complementary PWM modes) GRB 1 output compare output input capture input, or PWM or GRC 1 output compare output input capture input, or PWM or GRD\_1 output compare output input capture input, or PWM or Input pin for timer output disab

input capture input, or PWM synchronous output (in reset synchronous PWM and comple

PWM modes)

signal

REJ09B0240-0150

output compare B0

output compare C0

output compare D0

output compare A1

Input capture/

Input capture/

Input capture/

Rev. 1.50 Sep. 18, 2007 Page 272 of 584

- Timer RD output master enable register 2 (TRDOER2)
  - Timer RD output control register (TRDOCR)

#### Channel 0

- Timer RD control register\_0 (TRDCR\_0)
- Timer RD I/O control register A\_0 (TRDIORA\_0)
- Timer RD I/O control register C\_0 (TRDIORC\_0)
- Timer RD status register\_0 (TRDSR\_0)
- Timer RD interrupt enable register\_0 (TRDIER\_0)
- PWM mode output level control register\_0 (POCR\_0)
- Timer RD digital filtering function select register\_0 (TRDDF\_0)
- Timer RD counter\_0 (TRDCNT\_0)
- General register A\_0 (GRA\_0)
- General register B\_0 (GRB\_0)
- General register C\_0 (GRC\_0)
- General register D\_0 (GRD\_0)

#### Channel 1

- Timer RD control register\_1 (TRDCR\_1)
- Timer RD I/O control register A\_1 (TRDIORA\_1)
- Timer RD I/O control register C\_1 (TRDIORC\_1)
- Timer RD status register\_1 (TRDSR\_1)
- Timer RD interrupt enable register\_1 (TRDIER\_1)
- PWM mode output level control register\_1 (POCR\_1)
- Timer RD digital filtering function select register\_1 (TRDDF\_1)



Rev. 1.50 Sep. 18, 2007 Pag

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 1	_	Reserved
				These bits are always read as 1, and cannot b modified.
3	CSTPN1	1	R/W	Channel 1 Counter Stop
				0: Counting is stopped on a compare match of TRDCNT_1 and GRA_1
				1: Counting is continued on a compare match TRDCNT_1 and GRA_1
				Set this bit to 1 to restart counting after the coupeen stopped on a compare match.
2	CSTPN0	1	R/W	Channel 0 Counter Stop
				0: Counting is stopped on a compare match of TRDCNT_0 and GRA_0
				1: Counting is continued on a compare match TRDCNT_0 and GRA_0
				Set this bit to 1 to restart counting after the coupeen stopped on a compare match.

Rev. 1.50 Sep. 18, 2007 Page 274 of 584

STR0	0	R/W	Channel 0 Counter Start
			TRDCNT_0 stops counting when this bit is 0, performs counting when this bit is 1.
			[Setting condition]
			When 1 is written in STR0
			[Clearing conditions]
			When 0 is written in STR0 while CSTPN0
			<ul> <li>When the compare match A0 signal is get while CSTPN0 = 0</li> </ul>

0

while CSTPN1 = 0

REJ09

Rev. 1.50 Sep. 18, 2007 Pag





Figure 14.4 Example (1) of Stopping Operation of the Counter (in PWM3  ${\hbox{Mo}}$ 



 $Figure\ 14.5\quad Example\ (2)\ of\ Stopping\ Operation\ of\ the\ Counter\ (in\ PWM3\ Moreover, 14.5)$ 




Figure 14.6 Example of Starting and Stopping Operations of Counters (in PWM

Rev. 1.50 Sep. 18, 2007 Pag

				<ol> <li>GRA_1 and GRD_1 are used together for be operation</li> </ol>
5	BFD0	0	R/W	Buffer Operation D0
				0: GRD_0 operates normally
				<ol> <li>GRB_0 and GRD_0 are used together for b operation</li> </ol>
4	BFC0	0	R/W	Buffer Operation C0
				0: GRC_0 operates normally
				<ol> <li>GRA_0 and GRC_0 are used together for b operation</li> </ol>
3 to 1	_	All 1	_	Reserved
				These bits are always read as 1, and cannot be modified.
0	SYNC	0	R/W	Timer Synchronization
				0: TRDCNT_1 and TRDCNT_0 operate as ind

buller Operation CT

0: GRC\_1 operates normally

Rev. 1.50 Sep. 18, 2007 Page 278 of 584



timer counters

cleared synchronously

1: TRDCNT\_1 and TRDCNT\_0 operate synchi TRDCNT\_1 and TRDCNT\_0 can be pre-set

			0: FTIOC1 operates normally
			1: FTIOC1 operates in PWM mode
PWMB1	0	R/W	PWM Mode B1
			0: FTIOB1 operates normally
			1: FTIOB1 operates in PWM mode
_	1	_	Reserved
			This bit is always read as 1, and cannot be
PWMD0	0	R/W	PWM Mode D0
			0: FTIOD0 operates normally
			1: FTIOD0 operates in PWM mode
PWMC0	0	R/W	PWM Mode C0
			0: FTIOC0 operates normally
			1: FTIOC0 operates in PWM mode
PWMB0	0	R/W	PWM Mode B0
			0: FTIOB0 operates normally

5

1

PWMC1

0

R/W

1: FTIOD1 operates in PWM mode

1: FTIOB0 operates in PWM mode

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

PWM Mode C1

				0: External clock input is disabled
				1: External clock input is enabled
5	ADEG	0	R/W	A/D Trigger Edge Select
				The A/D converter registers should be set so the conversion is started by an external trigger.
				0: The A/D trigger signal is asserted when TRI matches GRA_0 in complementary PWM m
				<ol> <li>The A/D trigger signal is asserted when TRI underflows in complementary PWM mode</li> </ol>
4	ADTRG	0	R/W	External Trigger Disable
				<ol> <li>A/D trigger for PWM cycles is disabled in complementary PWM mode</li> </ol>
				<ol> <li>A/D trigger for PWM cycles is enabled in complementary PWM mode</li> </ol>
3	OLS1	0	R/W	Output Level Select 1
				Selects the counter-phase output levels in resessynchronous PWM mode or complementary PM mode.

R/W

This bit is valid when both bits CMD1 and CMI cleared to 0. When PWM3 mode is selected, T

0: Initial output is high and the active level is lo 1: Initial output is low and the active level is hig

TRDIORA, and TRDIORC are invalid.

External Clock Input Select



REJ09B0240-0150

**STCLK** 

0

6

01: Channel 0 and channel 1 are used togeth operate in reset synchronous PWM mode
<ol> <li>Channel 0 and channel 1 are used togeth operate in complementary PWM mode (tr when TRDCNT_0 matches GRA_0)</li> </ol>
<ol> <li>Channel 0 and channel 1 are used togeth operate in complementary PWM mode (tr when TRDCNT_1 underflows)</li> </ol>
Note: When the reset synchronous PWM mode complementary PWM mode is selected bits, this setting has the priority to the s PWM mode by each bit in TRDPMR. So

R/W

R/W

Combination Mode 1 and 0

00: Channel 0 and channel 1 operate normall

TRDCNT\_0 and TRDCNT\_1 before ma settings for reset synchronous PWM m

complementary PWM mode.

1

0

CMD1

CMD0

0

0

REJ09

Rev. 1.50 Sep. 18, 2007 Pag

Figure 14.7 Example of Outputs in Reset Synchronous PWM Mode and Complementary PWM Mode

### 14.3.5 Timer RD Output Master Enable Register 1 (TRDOER1)

TRDOER1 enables/disables the outputs for channel 0 and channel 1. When  $\overline{\text{TRDOI}}$  is sel inputs, if a low level signal is input to  $\overline{\text{TRDOI}}$ , the bits in TRDOER1 are set to 1 to disab output for timer RD.

Bit	Bit Name	Initial Value	R/W	Description
7	ED1	1	R/W	Master Enable D1
				0: FTIOD1 pin output is enabled according to t TRDPMR, TRDFCR, and TRDIORC_1 setti
				1: FTIOD1 pin output is disabled regardless of TRDMR, TRDFCR, and TRDIORC_1 setting (FTIOD1 pin is operated as an I/O port).
6	EC1	1	R/W	Master Enable C1
				0: FTIOC1 pin output is enabled according to t TRDPMR, TRDFCR, and TRDIORC_1 setti
				1: FTIOC1 pin output is disabled regardless of TRDPMR, TRDFCR, and TRDIORC_1 setti (FTIOC1 pin is operated as an I/O port).

-		-		
				<ol> <li>FTIOD0 pin output is enabled according to TRDPMR, TRDFCR, and TRDIORC_0 set</li> </ol>
				<ol> <li>FTIOD0 pin output is disabled regardless o TRDPMR, TRDFCR, and TRDIORC_0 sett (FTIOD0 pin is operated as an I/O port).</li> </ol>
2	EC0	1	R/W	Master Enable C0
				<ol> <li>FTIOC0 pin output is enabled according to TRDPMR, TRDFCR, and TRDIORC_0 set</li> </ol>
				<ol> <li>FTIOC0 pin output is disabled regardless o TRDPMR, TRDFCR, and TRDIORC_0 sett (FTIOC0 pin is operated as an I/O port).</li> </ol>
1	EB0	1	R/W	Master Enable B0
				<ol> <li>FTIOB0 pin output is enabled according to TRDPMR, TRDFCR, and TRDIORA_0 sett</li> </ol>
				<ol> <li>FTIOB0 pin output is disabled regardless o TRDPMR, TRDFCR, and TRDIORA_0 sett (FTIOB0 pin is operated as an I/O port).</li> </ol>
0	EA0	1	R/W	Master Enable A0
				<ol> <li>FTIOA0 pin output is enabled according to TRDPMR, TRDFCR, and TRDIORA_0 sett</li> </ol>
				1: FTIOA0 pin output is disabled regardless o TRDPMR, TRDFCR, and TRDIORA_0 sett (FTIOA0 pin is operated as an I/O port).

R/W

3

ED0

1

1: FTIOA1 pin output is disabled regardless of TRDPMR, TRDFCR, and TRDIORA\_1 set (FTIOA1 pin is operated as an I/O port).

Master Enable D0

Rev. 1.50 Sep. 18, 2007 Pag

6 to 0 —	All 1	 Reserved
		These bits are always read as 1.

## 14.3.7 Timer RD Output Control Register (TRDOCR)

TRDOCR selects the initial outputs before the first occurrence of a compare match. Note OLS1 and OLS0 in TRDFCR set these initial outputs in reset synchronous PWM mode a complementary PWM mode.

In PWM3 mode, TRDOCR selects the output level on the FTIOB0 pin.

Bit	Bit Name	Initial Value	R/W	Description
7	TOD1	0	R/W	Output Level Select D1
				0: 0 output at the FTIOD1 pin*
				1: 1 output at the FTIOD1 pin*
6	TOC1	0	R/W	Output Level Select C1
				0: 0 output at the FTIOC1 pin*
				1: 1 output at the FTIOC1 pin*
5	TOB1	0	R/W	Output Level Select B1
				0: 0 output at the FTIOB1 pin*
				1: 1 output at the FTIOB1 pin*

1 TOB0 0	TOB0	0	R/W	Output Level Select B0
			<ul> <li>In modes other than PWM3 mode</li> </ul>	
		0: 0 output at the FTIOB0 pin*		
			1: 1 output at the FTIOB0 pin*	
				In PWM3 mode
				0: 1 output at the FTIOB0 pin on GRB_1 com match and 0 output at the FTIOB0 pin on 0 compare match
				<ol> <li>0 output at the FTIOB0 pin on GRB_1 com match and 1 output at the FTIOB0 pin on C compare match</li> </ol>
0	TOA0	0	R/W	Output Level Select A0
				<ul> <li>In modes other than PWM3 mode</li> </ul>
				0: 0 output at the FTIOA0 pin*
				1: 1 output at the FTIOA0 pin*
				In PWM3 mode
				0: 1 output at the FTIOB0 pin on GRA_1 commatch and 0 output at the FTIOB0 pin on 6 compare match
				1: 0 output at the FTIOB0 pin on GRA_1 com

Note:



compare match

match and 1 output at the FTIOB0 pin on 0

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

1: 1 output at the FTIOC0 pin\*

The change of the setting is immediately reflected in the output value.

set to 1. When TRDCNT\_1 underflows, an UDF flag in TRDSR is set to 1. The TRDCN counters cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit. TRDCNT is initialized to H'0000 by a reset.

# 14.3.9 General Registers A, B, C, and D (GRA, GRB, GRC, and GRD)

registers are dual function 16-bit readable/writable registers, functioning as either output or input capture registers. Functions can be switched by TRDIORA and TRDIORC.

GR are 16-bit registers. Timer RD has eight general registers (GR), four for each channel

The values in GR and TRDCNT are constantly compared with each other when the GR rate used as output compare registers. When the both values match, the IMFA to IMFD flatTSR are set to 1. Compare match outputs can be selected by TRDIORA and TRDIORC.

detecting external signals. At this point, IMFA to IMFD flags in the corresponding TRDS to 1. Detection edges for input capture signals can be selected by TRDIORA and TRDIO

When the GR registers are used as input capture registers, the TRDCNT value is stored a

When PWM mode, complementary PWM mode, or reset synchronous PWM mode is selevalues in TRDIORA and TRDIORC are ignored. Upon reset, the GR registers are set as compare registers (no output) and initialized to H'FFFF. The GR registers cannot be accebit units; they must always be accessed as a 16-bit unit.

010: Clears TRDCNT by GRB compare matc
011: Synchronization clear; Clears TRDCNT synchronous with counter clearing of the channel's timer*2
100: Disables TRDCNT clearing
101: Clears TRDCNT by GRC compare matc capture*1
110: Clears TRDCNT by GRD compare matc capture*1

				111: Synchronization clear; Clears TRDCNT is synchronous with counter clearing of the channel's timer* <sup>2</sup>
4	CKEG1	0	R/W	Clock Edge 1 and 0

R/W

0

3

CKEG0

00: Count at rising edge

01: Count at falling edge 1X: Count at both edges

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

## 111: Reserved (setting prohibited)

- Notes: 1. When selecting the internal clock  $\phi$ , subclock is counted in subactive an subsleep modes.
  - 2. When selecting the internal clock \$\phi^2\$ chip oscillator should be in operatio switching the clock, the counter sho halted.

[Legend] X: Don't care

Notes: 1. When GR functions as an output compare register, TRDCNT is cleared by cor

- match. When GR functions as input capture, TRDCNT is cleared by input capt
- 2. Synchronous operation is set by TRDMDR.

RENESAS

TRDIORA also selects the function of FTIOA or FTIOB pin.

R/W

Initial

Value

Bit Name

Bit

				•
7	_	1		Reserved
				This bit is always read as 1.
6	IOB2	0	R/W	I/O Control B2
				Selects the GRB function.
				0: GRB functions as an output compare regis
				1: GRB functions as an input capture register
5	IOB1	0	R/W	I/O Control B1 and B0
4	IOB0	0	R/W	When IOB2 = 0,
				00: No output at compare match
				01: 0 output to the FTIOB pin at GRB compar
				10: 1 output to the FTIOB pin at GRB compar
				11: Output toggles to the FTIOB pin at GRB of match
				When IOB2 = 1,
				00: Input capture to GRB at rising edge at the pin
				01: Input capture to GRB at falling edge at the pin

**Description** 

the FTIOB pin

1X: Input capture to GRB at rising and falling

Rev. 1.50 Sep. 18, 2007 Pag

00: No output at compare match

01: 0 output to the FTIOA pin at GRA compare

10: 1 output to the FTIOA pin at GRA compare

11: Output toggles to the FTIOA pin at GRA co match

When IOA2 = 1,

the FTIOA pin

00: Input capture to GRA at rising edge at the 01: Input capture to GRA at falling edge at the

1X: Input capture to GRA at rising and falling e

[Legend]

X: Don't care.

Note: When a GR register functions as a buffer register for a paired GR register, the sett the IOA2 and IOB2 bits in TRDIORA and the IOC2 and IOD2 bits in TRDIORC of I registers should be the same.



				Selects the GRD function.
				0: GRD functions as an output compare regis
				1: GRD functions as an input capture register
5	IOD1	0	R/W	I/O Control D1 and D0
4	IOD0	0	R/W	When IOD3 = 0,
				00: No output at compare match
				01: 0 output to the FTIOB pin at GRD compar
				10: 1 output to the FTIOB pin at GRD compar
				<ol> <li>Output toggles to the FTIOB pin at GRD of match</li> </ol>
				When $IOD3 = 1$ and $IOD2 = 0$ ,
				00: No output at compare match
				01: 0 output to the FTIOD pin at GRD compa
				10: 1 output to the FTIOD pin at GRD compa
				<ol> <li>Output toggles to the FTIOD pin at GRD of match</li> </ol>
				When IOD3 = 1 and IOD2 = 1,
				00: Input capture to GRD at rising edge at the pin

R/W

I/O Control D2

6

IOD2

0

0: GRD is used as GR for the FTIOB pin 1: GRD is used as GR for the FTIOD pin

01: Input capture to GRD at falling edge at the

1X: Input capture to GRD at rising and falling

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

pin

the FTIOD pin

				1: GRC functions as an input capture register
1	IOC1	0	R/W	I/O Control C1 and C0
0	IOC0	0	R/W	When IOC3 = 0,
				00: No output at compare match
				01: 0 output to the FTIOA pin at GRC compare
				10: 1 output to the FTIOA pin at GRC compare
				<ol> <li>Output toggles to the FTIOA pin at GRC co match</li> </ol>
				When IOC3 = 1 and IOC2 = 0,
				00: No output at compare match

01: 0 output to the FTIOC pin at GRC compare 10: 1 output to the FTIOC pin at GRC compare 11: Output toggles to the FTIOC pin at GRC co match When IOC3 = 1 and IOC2 = 1,

00: Input capture to GRC at rising edge at the 01: Input capture to GRC at falling edge at the pin

the FTIOC pin

1X: Input capture to GRC at rising and falling e

[Legend] X: Don't care.

Note: When a GR register functions as a buffer register for a paired GR register, the sett

Rev. 1.50 Sep. 18, 2007 Page 292 of 584 RENESAS REJ09B0240-0150

registers should be the same.



the IOA2 and IOB2 bits in TRDIORA and the IOC2 and IOD2 bits in TRDIORC of b

<ul> <li>When 0 is written to UDF after reading UDF overflow Flag         [Setting condition]</li> <li>When the TRDCNT value underflows         [Clearing condition]</li> <li>When 0 is written to OVF after reading ODF over the properties of the properti</li></ul>
<ul> <li>[Setting condition]</li> <li>When the TRDCNT value underflows</li> <li>[Clearing condition]</li> <li>When 0 is written to OVF after reading O</li> <li>Input Capture/Compare Match Flag D</li> <li>[Setting conditions]</li> <li>When TRDCNT = GRD and GRD is functionally to compare register</li> <li>When TRDCNT = GRD while the FTIOD operates in PWM mode</li> </ul>
<ul> <li>When the TRDCNT value underflows [Clearing condition]</li> <li>When 0 is written to OVF after reading Conditions of the condition of the</li></ul>
<ul> <li>[Clearing condition]</li> <li>When 0 is written to OVF after reading Conditions of the conditions of th</li></ul>
<ul> <li>When 0 is written to OVF after reading Continued Compare Match Flag Domesting Conditions.</li> <li>When TRDCNT = GRD and GRD is fund output compare register.</li> <li>When TRDCNT = GRD while the FTIOD operates in PWM mode.</li> </ul>
<ul> <li>Input Capture/Compare Match Flag D</li> <li>[Setting conditions]</li> <li>When TRDCNT = GRD and GRD is fund output compare register</li> <li>When TRDCNT = GRD while the FTIOD operates in PWM mode</li> </ul>
<ul> <li>[Setting conditions]</li> <li>When TRDCNT = GRD and GRD is fund output compare register</li> <li>When TRDCNT = GRD while the FTIOD operates in PWM mode</li> </ul>
<ul> <li>When TRDCNT = GRD and GRD is fundoutput compare register</li> <li>When TRDCNT = GRD while the FTIOD operates in PWM mode</li> </ul>
<ul><li>output compare register</li><li>When TRDCNT = GRD while the FTIOD operates in PWM mode</li></ul>
When TRDCNT = GRD while the FTIOD operates in PWM mode
operates in PWM mode
<ul> <li>When TRDCNT = GRD in PWM3 mode, synchronous PWM mode, or complemer mode</li> </ul>
<ul> <li>When TRDCNT value is transferred to G capture signal and GRD is functioning as capture register</li> </ul>
[Clearing condition]
When 0 is written to IMFD after reading
Rev. 1.50 Sep. 18, 2007 Pa
REJU
_

5

UDF\*

0

R/W

Thous bits are arrays road as 1.

• When TRDCNT\_1 underflows

Underflow Flag
[Setting condition]

[Clearing condition]

mode When TRDCNT value is transferred to GRO capture signal and GRC is functioning as ir capture register [Clearing condition] When 0 is written to IMFC after reading IM 1 **IMFB** 0 R/W Input Capture/Compare Match Flag B [Setting conditions] When TRDCNT = GRB and GRB is function output compare register When TRDCNT = GRB while the FTIOB pi operates in PWM mode When TRDCNT = GRB in PWM mode, PW mode, reset synchronous PWM mode, or complementary PWM mode (in reset synch PWM mode, however, while TRDCNT\_0 =



and TRDCNT\_0 = GRB\_0)

capture register [Clearing condition]

 When TRDCNT value is transferred to GRI capture signal and GRB is functioning as ir

When 0 is written to IMFB after reading IMI

- and  $IRDCNI_0 = GRA_0$ • When TRDCNT value is transferred to GF
  - capture register [Clearing condition]

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

capture signal and GRA is functioning as

• When 0 is written to IMFA after reading IM Note: Bit 5 is not the UDF flag in TRDSR\_0. It is a reserved bit. It is always read as 1.

				<ol> <li>Interrupt requests (OVI) by OVF or UDF flag enabled</li> </ol>
3	IMIED	0	R/W	Input Capture/Compare Match Interrupt Enable
				0: Interrupt requests (IMID) by IMFD flag are d
				1: Interrupt requests (IMID) by IMFD flag are e
2	IMIEC	0	R/W	Input Capture/Compare Match Interrupt Enable
				0: Interrupt requests (IMIC) by IMFC flag are d
				1: Interrupt requests (IMIC) by IMFC flag are e
1	IMIEB	0	R/W	Input Capture/Compare Match Interrupt Enable
				0: Interrupt requests (IMIB) by IMFB flag are di
				1: Interrupt requests (IMIB) by IMFB flag are en
0	IMIEA	0	R/W	Input Capture/Compare Match Interrupt Enable

disabled

0: Interrupt requests (OVI) by OVF or UDF flag

0: Interrupt requests (IMIA) by IMFA flag are d 1: Interrupt requests (IMIA) by IMFA flag are e

Rev. 1.50 Sep. 18, 2007 Page 296 of 584



				1: The output level of FTIOD is high-active
1	POLC	0	R/W	PWM Mode Output Level Control C
				0: The output level of FTIOC is low-active
				1: The output level of FTIOC is high-active
0	POLB	0	R/W	PWM Mode Output Level Control B
				0: The output level of FTIOB is low-active
				1: The output level of FTIOB is high-active

0: The output level of FTIOD is low-active

Rev. 1.50 Sep. 18, 2007 Pag

DFCK0	0	R/W	filter.
			00: φ/32
			01: φ/8
			10: ф
			11: Clock specified by bits TPSC2 to TPSC0 in
_	0	_	Reserved
_	0	_	These bits are always read as 0.
DFD	0	R/W	Enables or disables the digital filter for the FTI
			0: Disables the digital filter
			1: Enables the digital filter
DFC	0	R/W	Enables or disables the digital filter for the FTI
			0: Disables the digital filter
			1: Enables the digital filter
DFB	0	R/W	Enables or disables the digital filter for the FTI
			0: Disables the digital filter
			1: Enables the digital filter
DFA	0	R/W	Enables or disables the digital filter for the FTI

Rev. 1.50 Sep. 18, 2007 Page 298 of 584
REJ09B0240-0150

6

2

0

0: Disables the digital filter1: Enables the digital filter




Figure 14.8 Accessing Operation of 16-Bit Register (between CPU and TRDCNT

## (2) 8-Bit Register

Registers other than TRDCNT and GR are 8-bit registers that are connected internally w CPU in an 8-bit width. Figure 14.9 shows an example of accessing the 8-bit registers.




Figure 14.9 Accessing Operation of 8-Bit Register (between CPU and TRDSTR

- Enables PWM3 mode operation by setting the PWM3 bit in TRDFCR
- Reset synchronous PWM mode operation
  - Enables reset synchronous PWM mode operation by setting the CMD1 and CMD0 TRDFCR
- Complementary PWM mode operation
  - Enables complementary PWM mode operation by setting the CMD1 and CMD0 by TRDFCR

The FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pins indicate the timer operation mode register setting.

## • FTIOA0 pin

Register Name	TRDOER1		TRCMR		TRDIORA	
Bit Name	EA0	STCLK	CMD1, CMD0	PWM3	IOA2 to IOA0	Function
Setting	0	0	00	0	XXX	PWM3 mode wave
values	0	0	00	1	001, 01X	Timer mode wavef (output compare fu
	0	1	XX	1	1XX	Timer mode (input
	1	_				function)
		General I/O port				

[Legend]

X: Don't care.

RENESAS

Rev. 1.50 Sep. 18, 2007 Page 300 of 584

	0	00	1	1	XXX	PWM mode wa
	0	00	1	0	001, 01X	Timer mode was output (output function)
	0	00	1	0	1XX	Timer mode (ir
	1	<del>_</del>				function)
		(	Other than	above		General I/O po
17						

[Legend] X: Do

Don't care.



Rev. 1.50 Sep. 18, 2007 Pag

out

0	00	1	0	001, 01X	Timer mode wa output (output o function)
0	00	1	0	1XX	Timer mode (in
1					function)
		General I/O por			

[Legend] X: Do

Don't care.

Rev. 1.50 Sep. 18, 2007 Page 302 of 584

	0	00	1	0	1XX	Timer mode (ir
	1					function)
		C	Other than	above		General I/O po
[Legend]						
X: Don	't care.					
• FTIOA	1 pin					
		TRDFCR TRDIOR				
Register Name	TRDOER1	TRI	DFCR	TRDIORA		
_	TRDOER1	TRI CMD1, CMD0	DFCR PWM3	TRDIORA IOA2 to IOA0	- Function	
Name		CMD1,		IOA2 to		ary PWM mode
Name Bit Name Setting	EA1	CMD1, CMD0	PWM3	IOA2 to IOA0	Complement output	ary PWM mode ronous PWM mo

0

001, 01X

Timer mode wa

output (output function)

[Legend]

X:

0

0 1

0

00

1

Don't care.

00

00

1

1

Other than above

001, 01X

1XX

REJ09

Rev. 1.50 Sep. 18, 2007 Pag

Timer mode waveform output

Timer mode (input capture fu

compare function)

General I/O port

	0	00	1	0	1XX	Timer mode (inpu
	1					function)
	,		Other tha	an above		General I/O port
[Lege	nd]					
X:	Don't care.					

**TRDPMR** 

PWMC1

Χ

0

001, 01X

**TRDIORC** 

IOC2 to

IOC0

XXX

XXX

XXX

1XX

001, 01X

Timer mode wave (output compare f

**Function** 

Complementary F

waveform output

Reset synchronou mode waveform of

PWM mode wave

Timer mode wave (output compare f

Timer mode (inpu

General I/O port

function)

FTIOC1 pin

Register Name

**Bit Name** 

Setting

0

TRDOER1

EC1

0

values		,			
	0	01	Х	Х	
	0	00	1	1	
	0	00	1	0	
	0	00	1	0	
	1				

CMD1,

CMD0

10, 11

00

1

**TRDFCR** 

PWM3

Other than above

Χ

[Legend]

X: Don't care.

RENESAS

0	00	1	Ü	001, 01X	(output compare
0	00	1	0	1XX	Timer mode (inp
1	•				function)
	Other than above				General I/O port

[Legend]

X: Don't care.



Rev. 1.50 Sep. 18, 2007 Pag




Figure 14.10 Example of Counter Operation Setting Procedure






Figure 14.11 Free-Running Counter Operation

When compare match is selected as the TRDCNT clearing source, the TRDCNT counter relevant channel performs periodic count operation. The GR registers for setting the per designated as output compare registers, and counter clearing by compare match is select means of bits CCLR1 and CCLR0 in TRDCR. After the settings have been made, TRDC an increment operation as a periodic counter when the corresponding bit in TRDSTR is When the count value matches the value in GR, the IMFA, IMFB, IMFC, or IMFD flag is set to 1 and TRDCNT is cleared to H'0000.

If the value of the corresponding IMIEA, IMIEB, IMIEC, or IMIED bit in TRDIER is 1 point, timer RD requests an interrupt. After a compare match, TRDCNT starts an incren operation again from H'0000.



Rev. 1.50 Sep. 18, 2007 Pag




Figure 14.12 Periodic Counter Operation

## (2) TRDCNT Count Timing

## • Internal clock operation

A system clock  $(\phi)$ , four types of clocks  $(\phi/2, \phi/4, \phi/8, \text{ or } \phi/32)$  that are generated by the system clock, or on-chip oscillator clock  $(\phi40M)$  can be selected by bits TPSC2 to in TRDCR.

Figure 14.13 illustrates this timing.




Figure 14.13 Count Timing at Internal Clock Operation

REJ09B0240-0150






Figure 14.14 Count Timing at External Clock Operation (Both Edges Detec

# 14.4.2 Waveform Output by Compare Match

Timer RD can perform 0, 1, or toggle output from the corresponding FTIOA, FTIOB, F FTIOD output pin using compare match A, B, C, or D.

Figure 14.15 shows an example of the setting procedure for waveform output by compa




Figure 14.15 Example of Setting Procedure for Waveform Output by Compare




Figure 14.16 Example of 0 Output/1 Output Operation

Figure 14.17 shows an example of toggle output.

In this example, TRDCNT has been designated as a periodic counter (with counter clear) compare match B), and settings have been made such that the output is toggled by both c match A and compare match B.

Rev. 1.50 Sep. 18, 2007 Page 310 of 584

RENESAS

Toggie output

## Figure 14.17 Example of Toggle Output Operation

## (2) Output Compare Timing

The compare match signal is generated in the last state in which TRDCNT and GR match TRDCNT changes from the matching value to the next value). When the compare match generated, the output value selected in TRDIOR is output at the compare match output p (FTIOA, FTIOB, FTIOC, or FTIOD). When TRDCNT matches GR, the compare match generated only after the next TRDCNT input clock pulse is input.

Figure 14.18 shows an example of the output compare timing.




Figure 14.18 Output Compare Timing

RENESAS

Rev. 1.50 Sep. 18, 2007 Pag




Figure 14.19 Example of Input Capture Operation Setting Procedure

Rev. 1.50 Sep. 18, 2007 Page 312 of 584

REJ09B0240-0150






Figure 14.20 Example of Input Capture Operation





Figure 14.21 Input Capture Signal Timing



- TRDCNT counter.
- [3] Set bits CCLR1 and CCLR0 in TRDCR to specify counter clearing by compare match/input capture.
- [4] Set bits CCLR1 and CCLR0 in TRDCR to designate synchronous clearing for the counter clearing source
- [5] Set the STR bit in TRDSTR to 1 to start the count operation.

Figure 14.22 Example of Synchronous Operation Setting Procedure



Rev. 1.50 Sep. 18, 2007 Pag REJ09




Figure 14.23 Example of Synchronous Operation

#### 14.4.5 **PWM Mode**

In PWM mode, PWM waveforms are output from the FTIOB, FTIOC, and FTIOD output with GRA as a cycle register and GRB, GRC, and GRD as duty registers. The initial output of the corresponding pin depends on the setting values of TRDOCR and POCR. Table 14 an example of the initial output level of the FTIOB0 pin.

The output level is determined by the POLB to POLD bits corresponding to POCR. Whe is 0, the FTIOB output pin is set to 0 by compare match B and set to 1 by compare match POLB is 1, the FTIOB output pin is set to 1 by compare match B and cleared to 0 by commatch A. In PWM mode, maximum 6-phase PWM outputs are possible.

Figure 14.24 shows an example of the PWM mode setting procedure.

Rev. 1.50 Sep. 18, 2007 Page 316 of 584

REJ09B0240-0150







Figure 14.24 Example of PWM Mode Setting Procedure



**Figure 14.25** Example of PWM Mode Operation (1)

REJ09B0240-0150






Figure 14.26 Example of PWM Mode Operation (2)

Rev. 1.50 Sep. 18, 2007 Pag




Figure 14.27 Example of PWM Mode Operation (3)

Rev. 1.50 Sep. 18, 2007 Page 320 of 584

REJ09B0240-0150

RENESAS




Figure 14.28 Example of PWM Mode Operation (4)

Rev. 1.50 Sep. 18, 2007 Pag

Table 14.5 Output Pins in Reset Synchronous PWM Mode

Pin Name

Input/Output

0	FTIOC0	Output	Toggle output in synchronous with PWM cycle
0	FTIOB0	Output	PWM output 1
0	FTIOD0	Output	PWM output 1 (counter-phase waveform of Poutput 1)
1	FTIOA1	Output	PWM output 2
1	FTIOC1	Output	PWM output 2 (counter-phase waveform of Poutput 2)
1	FTIOB1	Output	PWM output 3
1	FTIOD1	Output	PWM output 3 (counter-phase waveform of Poutput 3)

**Pin Function** 

# Table 14.6 Register Settings in Reset Synchronous PWM Mode

Not used (independently operates)

Initial setting of H'0000

Description

FTIOD1.

	GRA_0	Sets counter cycle of TRDCNT_0
	GRB_0	Set a changing point of the PWM waveform output from pins FTIOB0 an FTIOD0.
	GRA_1	Set a changing point of the PWM waveform output from pins FTIOA1 an FTIOC1.
	GRB_1	Set a changing point of the PWM waveform output from pins FTIOB1 an

Rev. 1.50 Sep. 18, 2007 Page 322 of 584

RENESAS

Channel

Register TRDCNT\_0

TRDCNT\_1




Figure 14.29 Example of Reset Synchronous PWM Mode Setting Procedu




Figure 14.30 Example of Reset Synchronous PWM Mode Operation (OLS0 = OI




Figure 14.31 Example of Reset Synchronous PWM Mode Operation (OLS0 = O

In reset synchronous PWM mode, TRDCNT\_0 and TRDCNT\_1 perform increment and independent operations, respectively. However, GRA\_1 and GRB\_1 are separated from TRDCNT\_1. When a compare match occurs between TRDCNT\_0 and GRA\_0, a count cleared and an increment operation is restarted from H'0000.

The PWM pin outputs 0 or 1 whenever a compare match between GRB\_0, GRA\_1, GR TRDCNT\_0 or counter clearing occur.

For details on operations when reset synchronous PWM mode and buffer operation are simultaneously set, refer to section 14.4.9, Buffer Operation.



Rev. 1.50 Sep. 18, 2007 Pag REJ09

Table 14.7 Output Pins in Complementary PWM Mode

Channel	Pin Name	Input/Output	Pin Function
0	FTIOC0	Output	Toggle output in synchronous with PWM cycle
0	FTIOB0	Output	PWM output 1
0	FTIOD0	Output	PWM output 1 (counter-phase waveform non- overlapped with PWM output 1)
1	FTIOA1	Output	PWM output 2
1	FTIOC1	Output	PWM output 2 (counter-phase waveform non- overlapped with PWM output 2)
1	FTIOB1	Output	PWM output 3
1	FTIOD1	Output	PWM output 3 (counter-phase waveform non- overlapped with PWM output 3)
·		·	·

Table 14.8 Register Settings in Complementary PWM Mode

Description

	WITH TRUCKT_T)
TRDCNT_1	Initial setting of H'0000
GRA_0	Sets (upper limit value – 1) of TRDCNT_0
GRB_0	Set a changing point of the PWM waveform output from pins FTIOB0 an FTIOD0.
GRA_1	Set a changing point of the PWM waveform output from pins FTIOA1 an FTIOC1.
GRB_1	Set a changing point of the PWM waveform output from pins FTIOB1 an FTIOD1.

Initial setting of non-overlapped periods (non-overlapped periods are dif

Rev. 1.50 Sep. 18, 2007 Page 326 of 584 RENESAS

Register

TRDCNT\_0




Figure 14.32 Example of Complementary PWM Mode Setting Procedure

#### (1) Canceling Procedure of Complementary PWM Mode

Figure 14.33 shows the complementary PWM mode canceling procedure.




Figure 14.33 Canceling Procedure of Complementary PWM Mode



Rev. 1.50 Sep. 18, 2007 Pag REJ09




Figure 14.34 Example of Complementary PWM Mode Operation (1)




Figure 14.35 Example of Complementary PWM Mode Operation (2)




Figure 14.36 Timing of Overshooting




Figure 14.37 Timing of Undershooting

Rev. 1.50 Sep. 18, 2007 Page 330 of 584

REJ09B0240-0150



- 1. Initial value
  - H'0000 to T 1 (T: Initial value of TRDCNT\_0) must not be set for the initial va
  - $GRA_0 (T 1)$  or more must not be set for the initial value.
  - When using buffer operation, the same values must be set in the buffer registers corresponding general registers.
  - 2. Modifying the setting value
    - Use the buffer operation to change the GR value. If the GR value is changed by
    - Do not change settings of GRA\_0 during operation.

it directly, the intended waveform may not be output.

- match of GRA\_0 on the FTIOA0 pin.
- When TOA0 = 1, 0 is output on a compare match of GRA\_1 and 1 is output on a commatch of GRA\_0 on the FTIOA0 pin.
- When TOB0 = 0, 1 is output on a compare match of GRB\_1 and 0 is output on a commatch of GRB\_0 on the FTIOB0 pin.
  - When TOB0 = 1, 0 is output on a compare match of GRB\_1 and 1 is output on a commatch of GRB\_0 on the FTIOB0 pin.

Table 14.9 lists the correspondence between pin functions and GR registers, figure 14.38 block diagram in PWM3 mode, and figure 14.39 shows a flowchart of setting in PWM3 in

When the buffer operation is used, set TRDMDR. The timer input/output pins, which are in PWM3 mode, can be used as general port pins. When the buffer operation is not set, si or GRD is not used, a compare match interrupt can be generated when GRC or GRD mat TRDCNT\_1.

Rev. 1.50 Sep. 18, 2007 Page 332 of 584






Figure 14.38 Block Diagram in PWM3 Mode




Figure 14.39 Flowchart of Setting in PWM3 Mode

Rev. 1.50 Sep. 18, 2007 Page 334 of 584

REJ09B0240-0150






Figure 14.40 Example of Non-Overlap Pulses

GRA	GRC	
GRB	GRD	

## (1) When GR is an Output Compare Register

When a compare match occurs, the value in GR of the corresponding channel is transferr general register.

This operation is illustrated in figure 14.41.




Figure 14.41 Compare Match Buffer Operation

#### Figure 14.42 Input Capture Buffer Operation

#### (3) PWM3 Mode

When compare match A0 occurs, the value of the buffer register is transferred to GR.

#### (4) Complementary PWM Mode

When the counter switches from counting up to counting down or vice versa, the value of buffer register is transferred to GR. Here, the value of the buffer register is transferred to following timing:

- When TRDCNT\_0 and GRA\_0 are compared and their contents match
- When TRDCNT 1 underflows

### (5) Reset Synchronous PWM Mode

When compare match A0 occurs, the value in the buffer register is transferred to GR.



Rev. 1.50 Sep. 18, 2007 Pag




Figure 14.43 Example of Buffer Operation Setting Procedure

Rev. 1.50 Sep. 18, 2007 Page 338 of 584

REJ09B0240-0150



The timing to transfer data is shown in figure 14.45.




Figure 14.44 Example of Buffer Operation (1) (Buffer Operation for Output Compare Register)



Rev. 1.50 Sep. 18, 2007 Pag

GRA	n	×ν

# Figure 14.45 Example of Compare Match Timing for Buffer Operation

Figure 14.46 shows an operation example in which GRA has been designated as an input register, and buffer operation has been designated for GRA and GRC.

Counter clearing by input capture B has been set for TRDCNT, and falling edges have be selected as the FIOCB pin input capture input edge. And both rising and falling edges has selected as the FIOCA pin input capture input edge.

As buffer operation has been set, when the TRDCNT value is stored in GRA upon the oc of input capture A, the value previously stored in GRA is simultaneously transferred to C transfer timing is shown in figure 14.47.

Rev. 1.50 Sep. 18, 2007 Page 340 of 584 REJ09B0240-0150

RENESAS




Figure 14.46 Example of Buffer Operation (2) (Buffer Operation for Input Capture Register)




Figure 14.47 Input Capture Timing of Buffer Operation



Rev. 1.50 Sep. 18, 2007 Pag




Figure 14.48 Buffer Operation (3) (Buffer Operation in Complementary PWM Mode CMD1 = CMD0 = 1)

REJ09B0240-0150

RENESAS




Figure 14.49 Buffer Operation (4) (Buffer Operation in Complementary PWM Mode CMD1 =1, CMD0 = 0




Figure 14.50 Example of Output Disable Timing of Timer RD by Writing to TRI

# (2) Output Disable Timing of Timer RD by External Trigger

When PH5/TRDOI\_0 (or PH6/TRDOI\_1) is set as a TRDOI input pin, and low level is in TRDOI, the master enable bit in TRDOER1 is set to 1 and the output of timer RD will be




Figure 14.51 Example of Output Disable Timing of Timer RD by External Tri




Figure 14.52 Example of Output Inverse Timing of Timer RD by Writing to Tl

## (4) Output Inverse Timing by POCR

The output level can be inverted by inverting the POLD, POLC, and POLB bits in POC mode. Figure 14.53 shows the timing.




Figure 14.53 Example of Output Inverse Timing of Timer RD by Writing to I




Figure 14.54 Block Diagram of Digital Filter

Rev. 1.50 Sep. 18, 2007 Page 346 of 584

REJ09B0240-0150






Figure 14.55 Block Diagram of Output Pins for GR

Rev. 1.50 Sep. 18, 2007 Pag




Figure 14.56 Example of Non-Overlapped Pulses Output on Pins FTIOA0 and F (TRDCNT 0 Used)




Figure 14.57 Example of Non-Overlapped Pulses Output on Pins FTIOA1 and F (TRDCNT\_1 Used)

Rev. 1.50 Sep. 18, 2007 Page 348 of 584 REJ09B0240-0150

RENESAS

the TRDCNT. The compare match signal is generated at the last state of matching (timin update the counter value when the GR and TRDCNT match). Therefore, when the TRD GR matches, the compare match signal will not be generated until the TRDCNT input c generated. Figure 14.58 shows the timing to set the IMF flag.




Figure 14.58 IMF Flag Set Timing when Compare Match Occurs



Rev. 1.50 Sep. 18, 2007 Pag




Figure 14.59 IMF Flag Set Timing at Input Capture

## (3) Overflow Flag (OVF) Set Timing

The overflow flag is set to 1 when the TRDCNT overflows. Figure 14.60 shows the timin




Figure 14.60 OVF Flag Set Timing

Rev. 1.50 Sep. 18, 2007 Page 350 of 584

REJ09B0240-0150

RENESAS

(internal write signal)		
(internal vinte eignal)		
IMF, OVF		
ITMRD		

# Figure 14.61 Status Flag Clearing Timing

# 14.6 Usage Notes

# $(1) \quad Input\ Pulse\ Width\ of\ Input\ Clock\ Signal\ and\ Input\ Capture\ Signal$

The pulse width of the input clock signal and the input capture signal must be at least th clock ( $\phi$ ) cycles when bits TPSC2 to TPSC0 in TRDCR = B'0XX or B'10X, or at least the chip oscillator clock ( $\phi$ 40M) cycles when B'110; shorter pulses will not be detected corrections.



Rev. 1.50 Sep. 18, 2007 Pag REJ09




Figure 14.62 Conflict between TRDCNT Write and Clear Operations

## (3) Conflict between TRDCNT Write and Increment Operations

If TRDCNT is incremented in the  $T_4$  state of a TRDCNT write cycle, writing has priority 14.63 shows the timing in this case.




Figure 14.63 Conflict between TRDCNT Write and Increment Operations

Rev. 1.50 Sep. 18, 2007 Page 352 of 584 REJ09B0240-0150

RENESAS

(internal write signal)		
TRDCNT	N	X_
GR	N	M
		GR write data
Compare match signal		

Figure 14.64 Conflict between GR Write and Compare Match

H'FFFF M	
TRDCNT write data	
	H'FFFF M

Figure 14.65 Conflict between TRDCNT Write and Overflow

REJ09B0240-0150






Figure 14.66 Conflict between GR Read and Input Capture

# (7) Conflict between Count Clearing and Increment Operations by Input Captur

If an input capture and increment signals are simultaneously generated, count clearing be capture operation has priority without an increment operation. The TRDCNT contents be clearing counter are transferred to GR. Figure 14.67 shows the timing in this case.




Figure 14.67 Conflict between Count Clearing and Increment Operation by Input Capture



Rev. 1.50 Sep. 18, 2007 Pag REJ09

WGR (internal write signal)	)			
Input capture signal				
TRDCNT	1	N		
GR			X_	M×
				GR write o

Figure 14.68 Conflict between GR Write and Input Capture

# Notes on Setting Reset Synchronous PWM Mode/Complementary PWM Mode

When bits CMD1 and CMD0 in TRDFCR are set, note the following:

- Write bits CMD1 and CMD0 while TRDCNT\_1 and TRDCNT\_0 are halted.
- Changing the settings of reset synchronous PWM mode to complementary PWM mode versa is disabled. Set reset synchronous PWM mode or complementary PWM mode a normal operation (bits CMD1 and CMD0 are cleared to 0) has been set.

Rev. 1.50 Sep. 18, 2007 Page 356 of 584 RENESAS FTIOA1 to FTIOD1 pin output may result in an unexpected result. When TRDOCR is to written to while compare match is operating, stop the counter once before accessing to T read the port 6 state to reflect the values of FTIOA0 to FTIOD0 and FTIOA1 to FTIOD to TOA0 to TOD0 and TOA1 to TOD1, and then restart the counter. Figure 14.69 shows example when the compare match and the bit manipulation instruction to TRDOCR occ same timing.

Rev. 1.50 Sep. 18, 2007 Pag




Figure 14.69 When Compare Match and Bit Manipulation Instruction to TRD Occur at the Same Timing

REJ09B0240-0150






Figure 15.1 Block Diagram of Watchdog Timer

## 15.1 Features

- Selectable from nine counter input clocks.
   Eight clock sources (φ/64, φ/128, φ/256, φ/512, φ/1024, φ/2048, φ/4096, and φ/8192)
   WDT dedicated internal oscillator can be selected as the timer-counter clock. When dedicated internal oscillator is selected, it can operate as the watchdog timer in any of mode.
- Reset signal generated on counter overflow
   An overflow period of 1 to 256 times the selected clock can be set.
- The watchdog timer is enabled in the initial state. It starts operating after the reset state is lifted.



Rev. 1.50 Sep. 18, 2007 Pag

watchdog timer operation and indicates the operating state. TCSRWD also controls the watchdog timer operation and indicates the operating state. TCSRWD must be rewritten the MOV instruction. The bit manipulation instruction cannot be used to change the setting

Initial

Bit	Bit Name	Value	R/W	Description
7	B6WI	1	R/W	Bit 6 Write Inhibit
				The TCWE bit can be written only when the write the B6WI bit is 0.
				This bit is always read as 1.
6	TCWE	0	R/W	Timer Counter WD Write Enable
				TCWD can be written when the TCWE bit is set
				When writing data to this bit, the value for bit 7 r
5	B4WI	1	R/W	Bit 4 Write Inhibit
				The TCSRWE bit can be written only when the value of the B4WI bit is 0. This bit is always read
4	TCSRWE	0	R/W	Timer Control/Status Register WD Write Enable
				The WDON and WRST bits can be written when TCSRWE bit is set to 1.
				When writing data to this bit, the value for bit 5 r
3	B2WI	1	R/W	Bit 2 Write Inhibit
				This bit can be written to the WDON bit only who write value of the B2WI bit is 0.
	7       6       5       4	7 B6WI 6 TCWE 5 B4WI 4 TCSRWE	7 B6WI 1  6 TCWE 0  5 B4WI 1  4 TCSRWE 0	7 B6WI 1 R/W 6 TCWE 0 R/W 5 B4WI 1 R/W 4 TCSRWE 0 R/W

This bit is always read as 1.

RENESAS

REJ09B0240-0150

Rev. 1.50 Sep. 18, 2007 Page 360 of 584

1	B0WI	1	R/W	Bit 0 Write Inhibit
				This bit can be written to the WRST bit only wh write value of the B0WI bit is 0. This bit is alway 1.
0	WRST	0	R/W	Watchdog Timer Reset
				[Setting condition]
				When TCWD overflows and an internal reserved.
				generated
				[Clearing conditions]

[Clearing condition]

 When 0 is written to the WDON bit and 0 is the B2WI bit while the TCSRWE bit = 1

the B0WI bit while the TCSRWE bit = 1

Rev. 1.50 Sep. 18, 2007 Pag

CKS3	1	R/W	Clock Select 3 to 0
CKS2	1	R/W	Select the clock to be input to TCWD.
CKS1	1	R/W	1000: Internal clock: counts on φ/64
CKS0	1	R/W	1001: Internal clock: counts on φ/128
			1010: Internal clock: counts on φ/256
			1011: Internal clock: counts on φ/512
			1100: Internal clock: counts on φ/1024
			1101: Internal clock: counts on φ/2048
			1110: Internal clock: counts on φ/4096
			1111: Internal clock: counts on φ8192
			0XXX: WDT dedicated internal oscillator
			For the overflow periods of the WDT dedicated in oscillator, see section 23, Electrical Characterist

[Legend]
X: Don't care

Bit

3

2

1

0

7 to 4

**Bit Name** 

Value

All 1

R/W

**Description**Reserved

These bits are always read as 1.

RENESAS

Figure 15.2 shows an example of watchdog timer operation.




Figure 15.2 Watchdog Timer Operation Example

RENESAS

Rev. 1.50 Sep. 18, 2007 Pag

Rev. 1.50 Sep. 18, 2007 Page 364 of 584

REJ09B0240-0150



• Pulse division method for less ripple




Figure 16.1 Block Diagram of 14-Bit PWM

# 16.2 Input/Output Pin

Table 16.1 shows the 14-bit PWM pin configuration.

**Table 16.1 Pin Configuration** 

Name	Abbreviation	I/O	Function
14-bit PWM square-wave output	PWM	Output	14-bit PWM square-wave



Rev. 1.50 Sep. 18, 2007 Pag

PWCR selects the conversion period.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	1	_	Reserved
6	_	1	_	These bits are always read as 1, and cannot b
5	_	1		modified.
4	_	1	_	
3	_	1	_	
2	_	1	_	
1	_	1	_	
0	PWCR0	0	R/W	Clock Select
				0: The input clock is $\phi/2$ ( $t\phi = 2/\phi$ )
				<ul> <li>The conversion period is 16384/φ, with minimum modulation width of 1/φ</li> </ul>

1: The input clock is  $\phi/4$  ( $t\phi = 4/\phi$ )

 The conversion period is 32768/φ, with minimum modulation width of 2/φ

[Legend] tφ: Period of PWM clock input

Rev. 1.50 Sep. 18, 2007 Page 366 of 584

RENESAS

PWDRU and PWDRL are initialized to H'C000.

## 16.4 Operation

When using the 14-bit PWM, set the registers in this sequence:

1. Set the PWM bit in the port mode register 1 (PMR1) to set the P11/PWM pin to fund PWM output pin.

3. Set the output waveform data in PWDRU and PWDRL. Be sure to write byte data fi

- 2. Set the PWCR0 bit in PWCR to select a conversion period of either.
- PWDRL and then to PWDRU. When the data is written in PWDRU, the contents of registers are latched in the PWM waveform generator, and the PWM waveform generator data is updated in synchronization with internal signals.

One conversion period consists of 64 pulses, as shown in figure 16.2. The total high-lev during this period ( $T_H$ ) corresponds to the data in PWDRU and PWDRL. This relation c expressed as follows:

$$T_{H} = (data \ value \ in \ PWDRU \ and \ PWDRL + 64) \times t\phi/2$$

where t $\phi$  is the period of PWM clock input: 2/ $\phi$  (bit PWCR0 = 0) or 4/ $\phi$  (bit PWCR0 = If the data value in PWDRU and PWDRL is from H'FFC0 to H'FFFF, the PWM output When the data value is H'C000,  $T_{\rm H}$  is calculated as follows:

$$T_{\perp} = 64 \times t\phi/2 = 32 t\phi$$



Rev. 1.50 Sep. 18, 2007 Pag

Rev. 1.50 Sep. 18, 2007 Page 368 of 584

REJ09B0240-0150



SCI3\_3), separate explanations are not given in this section.

- Choice of asynchronous or clock synchronous serial communication mode
- Full-duplex communication capability

**Features** 

The transmitter and receiver are mutually independent, enabling transmission and re be executed simultaneously.

Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected
- External clock or on-chip baud rate generator can be selected as a transfer clock sour
- Six interrupt sources

17.1

Transmit-end, transmit-data-empty, receive-data-full, overrun error, framing error, a error.

Noise canceller (only for SCI3\_3)

### Asynchronous mode:

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RXD pin level directly in the framing error



			SSR
			RDR
			RSR
			TSR
Channel 2	SCI3_2	SCK3_2	SMR_2
		RXD_2 TXD_2	BRR_2
		17.5_2	SCR3_2
			TDR_2
			SSR_2
			RDR_2
			RSR_2
			TSR_2
Channel 3	SCI3_3	SCK3_3	SMR_3
		RXD_3 TXD_3	BRR_3
		17.5_0	SCR3_3
			TDR_3
			SSR_3
			RDR_3
			RSR_3

TSR\_3
SMCR\_3\*1

SCR3

TDR

H'FFFFAA

**H'FFFFAB** 

H'FFFFAC H'FFFFAD

H'FFF740 H'FFF741 H'FFF742 H'FFF743 H'FFF744

H'FFF600

H'FFF601 H'FFF602 H'FFF603 H'FFF604 H'FFF605

H'FFF608

Nor

Yes

2	NFEN_3	0	R/W	Noise Cancel Function Select
				When COM in SMR is cleared to 0 and this bit is se noise in the RXD_3 input signal is taken.
1	TXD_3	0	R/W	TXD_3 Pin Select
				Selects PH2/TXD_3 pin function.
				0: General input pin is selected
				1: TXD_3 output pin is selected
0	MSTS3_3	0	R/W	SCI3_3 Module Standby
				When this bit is set to 1, SCI3_3 enters in the stand


## Noise canceller

The RXD\_3 input signal is loaded internally via the noise canceller. The noise cancel consists of three latch circuits and match detection circuit connected in series. The R input signal is sampled on the basic clock with a frequency 16 times the transfer rate level is passed forward to the next circuit when outputs of three latches match. When outputs are not match, previous value is retained. In other word, when the same leve

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

retained more than three clocks, the input signal is acknowledged as a signal. When changed within three clocks, the change is acknowledged as not a signal change but Sampling clock Match SCMR3 detector (NFEF 3) in figure 17.1 Latch input signal



**Block Diagram of Noise Canceller** 








Figure 17.1 Block Diagram of SCI3

## 17.2 Input/Output Pins

Table 17.2 shows the SCI3 pin configuration.

**Table 17.2 Pin Configuration** 

Pin Name	Abbreviation	I/O	Function
SCI3 clock	SCK3	I/O	SCI3 clock input/output
SCI3 receive data input	RXD	Input	SCI3 receive data input
SCI3 transmit data output	TXD	Output	SCI3 transmit data output

- Serial status register (SSR)
  - Bit rate register (BRR)
  - Serial mode control register 3 (SMCR3)

## 17.3.1 Receive Shift Register (RSR)

RSR is a shift register that is used to receive serial data input from the RXD pin and comparallel data. When one frame of data has been received, it is transferred to RDR autom RSR cannot be directly accessed by the CPU.

## 17.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores received data. When the SCI3 has received one fran data, it transfers the received serial data from RSR to RDR, where it is stored. After this receive-enabled. As RSR and RDR function as a double buffer in this way, continuous roperations are possible. After confirming that the RDRF bit in SSR is set to 1, read RDF once. RDR cannot be written to by the CPU. RDR is initialized to H'00.

## 17.3.3 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the transfers transmit data from TDR to TSR automatically, then sends the data that starts for LSB to the TXD pin. TSR cannot be directly accessed by the CPU.

#### 17.3.5 Serial Mode Register (SMR)

**Bit Name** 

Bit

3

Initial

Value

R/W

R/W

SMR is used to set the SCI3's serial transfer format and select the baud rate generator clo source.

**Description** 

7	COM	0	R/W	Communication Mode
				0: Asynchronous mode
				1: Clock synchronous mode
6	CHR	0	R/W	Character Length (enabled only in asynchronous mo
				0: Selects 8 bits as the data length.
				1: Selects 7 bits as the data length.
5	PE	0	R/W	Parity Enable (enabled only in asynchronous mode)
				When this bit is set to 1, the parity bit is added to transfer transmission, and the parity bit is checked in r
4	PM	0	R/W	Parity Mode (enabled only when the PE bit is 1 in asynchronous mode)

0: Selects even parity.1: Selects odd parity.

0: 1 stop bit1: 2 stop bits

Stop Bit Length (enabled only in asynchronous mode

For reception, only the first stop bit is checked, regar the value in the bit. If the second stop bit is 0, it is tre

Selects the stop bit length in transmission.

the start bit of the next transmit character.

\_\_\_\_\_

Rev. 1.50 Sep. 18, 2007 Page 374 of 584

**STOP** 

0

RENESAS

10: φ/16 clock (n = 2)
11: φ/64 clock (n = 3)

For the relationship between the bit rate register set the baud rate, see section 17.3.8, Bit Rate Register is the decimal representation of the value of n in BF section 17.3.8, Bit Rate Register (BRR)).

#### 17.3.6 Serial Control Register 3 (SCR3)

SCR3 is a register that enables or disables SCI3 transfer operations and interrupt reques also used to select the transfer clock source. For details on interrupt requests, see section Interrupt Requests.

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, the TXI interrupt requenabled.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI interrup are enabled.
5	TE	0	R/W	Transmit Enable
				When this bit s set to 1, transmission is enable
4	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enabled.

1	CKE1	0	R/W	Clock Enable 0 and 1
0	CKE0	0	R/W	Selects the clock source.
				Asynchronous mode
				00: On-chip baud rate generator
				01: On-chip baud rate generator
				Outputs a clock of the same frequency as rate from the SCK3 pin.
				10: External clock
				Inputs a clock with a frequency 16 times th from the SCK3 pin.

enabled.

11: Reserved

01: Reserved

11: Reserved

Clock synchronous mode

00: On-chip clock (SCK3 pin functions as clock

10: External clock (SCK3 pin functions as cloc

When this bit is set to 1, TEI interrupt request i

				<ul> <li>When 0 is written to TDRE after reading T</li> </ul>
				When the transmit data is written to TDR
6	RDRF	0	R/W	Receive Data Register Full
				Indicates that the received data is stored in R
				[Setting condition]
				When serial reception ends normally and
				data is transferred from RSR to RDR
				[Clearing conditions]

R/W

When the TE bit in SCR3 is 0

[Clearing conditions]

When data is transferred from TDR to TS

• When 0 is written to RDRF after reading F

When an overrun error occurs in reception

When 0 is written to OER after reading Ol

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

· When data is read from RDR

Overrun Error

[Setting condition]

[Clearing condition]

0

5

**OER** 

				<ul> <li>When 0 is written to PER after reading PER</li> </ul>
2	TEND	1	R	Transmit End
				[Setting conditions]
				<ul> <li>When the TE bit in SCR3 is 0</li> </ul>
				<ul> <li>When TDRE = 1 at transmission of the last</li> <li>1-frame serial transmit character</li> </ul>
				[Clearing conditions]
				When 0 is written to TDRE after reading TI
				When the transmit data is written to TDR
1	MPBR	0	R	Multiprocessor Bit Receive
				MPBR stores the multiprocessor bit in the rece character data. When the RE bit in SCR3 is cle 0, its state is retained.

R/W

[Clearing condition]

Multiprocessor Bit Transfer

transmit character data.

MPBT stores the multiprocessor bit to be adde

Rev. 1.50 Sep. 18, 2007 Page 378 of 584



0

MPBT

0

## [Asynchronous Mode]

$$N = \frac{\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Error (%) = 
$$\left\{ \frac{\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

## [Clock Synchronous Mode]

$$N = \frac{\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

[Legend]

B: Bit rate (bit/s)

N: BRR setting for baud rate generator (0  $\leq$  N  $\leq$  255)

φ: Operating frequency (MHz)

n: CSK1 and CSK0 settings in SMR ( $0 \le n \le 3$ )

(bit/s)	n	N	(%)	n	N	(%)	n
110	2	108	0.08	2	130	-0.07	2
150	2	79	0.00	2	95	0.00	2
300	1	159	0.00	1	191	0.00	1
600	1	79	0.00	1	95	0.00	1
1200	0	159	0.00	0	191	0.00	0
2400	0	79	0.00	0	95	0.00	0
4800	0	39	0.00	0	47	0.00	0
9600	0	19	0.00	0	23	0.00	0
19200	0	9	0.00	0	11	0.00	0
31250	0	5	2.40	0	6	5.33	0

0.00

**Bit Rate** 

[Legend]

-: A setting is available but error occurs

6.144

0.16

0.16

0.16

-6.99

0.00

8.51

**Error** 

7.3728

0.00

0.00

0.00

0.00

-1.70

0.00

**Error** 

Operating Frequency  $\phi$  (MHz)

Ν

0.16

-1.36

1.73

1.73

0.00

1.73

**Error** 

(%)

0.03

0.16

0.16

0.16

0.16

0.16

0.16

0.16

0.16

0.00

-6.99

Rev. 1.50 Sep. 18, 2007 Page 380 of 584 REJ09B0240-0150



0.00

9.8

Ν

110	3	64	0.70	3	70	0.03	3
150	2	191	0.00	2	207	0.16	2
300	2	95	0.00	2	103	0.16	2
600	1	191	0.00	1	207	0.16	1
1200	1	95	0.00	1	103	0.16	1
2400	0	191	0.00	0	207	0.16	0
4800	0	95	0.00	0	103	0.16	0
9600	0	47	0.00	0	51	0.16	0
19200	0	23	0.00	0	25	0.16	0
31250	0	14	-1.70	0	15	0.00	0
38400	0	11	0.00	0	12	0.16	0

**Bit Rate** 

(bit/s)

[Legend]

n

0.16

0.16

-1.36

1.73

0.00

1.73

**Error** 

(%)

Ν

-: A setting is available but error occurs

14.7456

n

Ν

0.16

0.16

0.16

-2.34

0.00

-2.34

**Error** 

(%)

n

Operating Frequency  $\phi$  (MHz)

Ν

0.00

0.00

0.00

0.00

2.40

0.00

**Error** 

-0.12

0.16

0.16

0.16

0.16

0.16

0.16

-0.96

1.02

0.00

-2.34

(%)



ENES

Rev. 1.50 Sep. 18, 2007 Pag

Ν

REJ09

n

10	312500	0	0	20	625000	0
Table 1	17.5 Examples	of BRR Se	U		Rates (Clock Synd	chronous Mode

		Operating Frequency φ (MHz)									
Bit Rate		4		8		10		16		18	
(bit/s)	n	N	n	N	n	N	n	N	n	N	n
110	_	_	_	_	_	_			_	_	_
250	2	249	3	124	_	_	3	249	_	_	_
500	2	124	2	249	_	_	3	124	3	140	3
1k	1	249	2	124	_	_	2	249	3	69	3
2.5k	1	99	1	199	1	249	2	99	2	112	2
5k	0	199	1	99	1	124	1	199	1	224	1
10k	0	99	0	199	0	249	1	99	1	112	1
25k	0	39	0	79	0	99	0	159	0	179	0
50k	0	19	0	39	0	49	0	79	0	89	0
100k	0	9	0	19	0	24	0	39	0	44	0
250k	0	3	0	7	0	9	0	15	0	17	0
500k	0	1	0	3	0	4	0	7	0	8	0
1M	0	0*	0	1	_	_	0	3	0	4	0
2M			0	0*	_	_	0	1	_	_	_
2.5M					0	0*	_	_	_	_	0

[Legend]

Blank: No setting is available.

A setting is available but error occurs.

Continuous transfer is not possible.

0\*

0

4M




Figure 17.2 Data Format in Asynchronous Communication

#### 17.4.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock the SCK3 pin can be selected as the SCI3's serial clock, according to the setting of the CSMR and the CKE0 and CKE1 bits in SCR3. When an external clock is input at the SCI clock frequency should be 16 times the bit rate used.

When the SCI3 is operated on an internal clock, the clock can be output from the SCK3 frequency of the clock output in this case is equal to the bit rate, and the phase is such the rising edge of the clock is in the middle of the transmit data, as shown in figure 17.3.




Figure 17.3 Relationship between Output Clock and Transfer Data Phas (Asynchronous Mode)(Example with 8-Bit Data, Parity, Two Stop Bits)



Rev. 1.50 Sep. 18, 2007 Pag




Figure 17.4 Sample SCI3 Initialization Flowchart

- - 3. The SCI3 checks the TDRE flag at the timing for sending the stop bit.
    - 4. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, a serial transmission of the next frame is started.
    - 5. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then state" is entered, in which 1 is output. If the TEIE bit in SCR3 is set to 1 at this time. interrupt request is generated.
    - 6. Figure 17.6 shows a sample flowchart for transmission in asynchronous mode.




Figure 17.5 Example of SCI3 Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)




Figure 17.6 Sample Serial Transmission Data Flowchart (Asynchronous Mo

REJ09B0240-0150



- 5. If a parity circle is detected, the FER bit in SSR is set to 1 and receive data is transfer RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is gener
  - 4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 a data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI inte request is generated. 5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive of
    - transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt re generated. Continuous reception is possible because the RXI interrupt routine reads data transferred to RDR before reception of the next receive data has been completed




Figure 17.7 Example of SCI3 Reception in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)

Rev. 1.50 Sep. 18, 2007 Pag

0	0	1	0	Transferred to RDR	Framing error
0	0	0	1	Transferred to RDR	Parity error
1	1	1	0	Lost	Overrun error + framii
1	1	0	1	Lost	Overrun error + parity
0	0	1	1	Transferred to RDR	Framing error + parity
1	1	1	1	Lost	Overrun error + framin parity error
Note:	* The F	RDRF flag re	etains the s	tate it had before data rece	eption.

Rev. 1.50 Sep. 18, 2007 Page 388 of 584 REJ09B0240-0150






Figure 17.8 Sample Serial Reception Data Flowchart (Asynchronous Mode




Figure 17.8 Sample Serial Reception Data Flowchart (Asynchronous Mode)

have a double-buffered structure, so data can be read or written during transmission or reenabling continuous data transfer.




Figure 17.9 Data Format in Clock Synchronous Communication

#### 17.5.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK3 pin can be selected, according to the setting of bit in SMR and CKE0 and CKE1 bits in SCR3. When the SCI3 is operated on an internative synchronization clock is output from the SCK3 pin. Eight synchronization clock pul output in the transfer of one character, and when no transfer is performed the clock is fix

## 17.5.2 SCI3 Initialization

Before transmitting and receiving data, the SCI3 should be initialized as described in a sflowchart in figure 17.4.



Rev. 1.50 Sep. 18, 2007 Pag

has been specified. Serial data is transmitted sequentially from the LSB (bit 0), from t pin.

- 4. The SCI3 checks the TDRE flag at the timing for sending the MSB (bit 7).
- 5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial trans of the next frame is started.6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag mai
  - 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag mai output state of the last bit. If the TEIE bit in SCR3 is set to 1 at this time, a TEI interrrequest is generated.
  - 7. The SCK3 pin is fixed high at the end of transmission.

Figure 17.11 shows a sample flow chart for serial data transmission. Even if the TDRE fl cleared to 0, transmission will not start while a receive error flag (OER, FER, or PER) is Make sure that the receive error flags are cleared to 0 before starting transmission.




Figure 17.10 Example of SCI3 Transmission in Clock Synchronous Mode




Figure 17.11 Sample Serial Transmission Flowchart (Clock Synchronous M

Rev. 1.50 Sep. 18, 2007 Pag REJ09 RDRF flag remains to be set to 1.

4. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive datransferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt received to RDR.




Figure 17.12 Example of SCI3 Reception in Clock Synchronous Mode




Figure 17.13 Sample Serial Reception Flowchart (Clock Synchronous Moo






Figure 17.14 Sample Flowchart of Simultaneous Serial Transmit and Receive Op (Clock Synchronous Mode)

cycle is a data transmission cycle. I igure 17.15 shows an example of filter processor communication using the multiprocessor format. The transmitting station first sends the of the receiving station with which it wants to perform serial communication as data wit multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit When data with a 1 multiprocessor bit is received, the receiving station compares that data

own ID. The station whose ID matches then receives the data sent next. Stations whose match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI3 uses the MPIE bit in SCR3 to implement this function. When the MPIE bit is transfer of receive data from RSR to RDR, error flag detection, and setting the SSR state

RDRF, FER, and OER, to 1, are inhibited until data with a 1 multiprocessor bit is received. reception of a receive character with a 1 multiprocessor bit, the MPBR bit in SSR is set the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is rendered invalid. Al settings are the same as those in normal asynchronous mode. The clock used for multipr communication is the same as that in normal asynchronous mode.

REJ09




Figure 17.15 Example of Inter-Processor Communication Using Multiprocessor (Transmission of Data H'AA to Receiving Station A)

Rev. 1.50 Sep. 18, 2007 Page 398 of 584

REJ09B0240-0150






Figure 17.16 Sample Multiprocessor Serial Transmission Flowchart




Figure 17.17 Sample Multiprocessor Serial Reception Flowchart (1)





Figure 17.17 Sample Multiprocessor Serial Reception Flowchart (2)



RURF flag

cleared

HXI Interrupt re

is not generate

RXI Interrupt

request

Figure 17.18 Example of SCI3 Reception Using Multiprocessor Format (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

LSI

operation



The initial value of the TDRE flag in SSR is 1. Thus, when the TIE bit in SCR3 is set to
transferring the transmit data to TDR, a TXI interrupt request is generated even if the tra
is not ready. The initial value of the TEND flag in SSR is 1. Thus, when the TEIE bit in
set to 1 before transferring the transmit data to TDR, a TEI interrupt request is generated
the transmit data has not been sent. It is possible to make use of the most of these interru
requests efficiently by transferring the transmit data to TDR in the interrupt routine. To

the generation of these interrupt requests (TXI and TEI), set the enable bits (TIE and TE correspond to these interrupt requests to 1, after transferring the transmit data to TDR.

TEI ERI Setting TEND in SSR

Setting OER, FER, and PER in SSR

Transmission End

Receive Error

REJ09

When the TXD or TXD2 bit in PMR1 or the TXD\_3 bit in SMCR is 1, the TXD pin is us I/O port whose direction (input or output) and level are determined by PCR and PDR. The used to set the TXD pin to mark state (high level) or send a break during serial data transformation to maintain the communication line at mark state until TE is set to 1, set both PCR and F and also set the TXD bit to 1. Then, the TXD pin becomes an I/O port, and 1 is output from TXD pin. To send a break during serial transmission, first set PCR to 1 and clear PDR to then set the TXD bit to 1. At this time, regardless of the current transmission state, the TXD

becomes an I/O port, and 0 is output from the TXD pin.

# 17.8.3 Receive Error Flags and Transmit Operations (Clock Synchronous Mode

Transmission cannot be started when a receive error flag (OER, PER, or FER) is set to 1, the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit is to 0.

RENESAS

[Legend]

N: Ratio of bit rate to clock (N = 16)

D: Clock duty (D = 0.5 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) = formula (1), the reception margin can be given by the formula.

$$M = \{0.5 - 1/(2 \times 16)\} \times 100 \ [\%] = 46.875\%$$

However, this is only the computed value, and a margin of 20% to 30% should be allow system design.




Figure 17.19 Receive Data Sampling Timing in Asynchronous Mode



Rev. 1.50 Sep. 18, 2007 Pag

REJ09

Rev. 1.50 Sep. 18, 2007 Page 406 of 584

REJ09B0240-0150



- 5.1 Teatures
- Selection of I<sup>2</sup>C format or clocked synchronous serial format
- Continuous transmission/reception

Since the shift register, transmit data register, and receive data register are independent each other, the continuous transmission/reception can be performed.

## I<sup>2</sup>C bus format:

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization/wait function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically.

If transmission/reception is not yet possible, set the SCL to low until preparations are completed.

- Six interrupt sources
  - Transmit data empty (including slave-address match), transmit end, receive data full slave-address match), arbitration lost, NACK detection, and stop condition detection
- Direct bus drive

Two pins, SCL and SDA pins, function as NMOS open-drain outputs when the bus of function is selected.

### Clocked synchronous format:

Four interrupt sources

Transmit-data-empty, transmit-end, receive-data-full, and overrun error






Figure 18.1 Block Diagram of I<sup>2</sup>C Bus Interface 2

Rev. 1.50 Sep. 18, 2007 Page 408 of 584

REJ09B0240-0150






Figure 18.2 External Circuit Connections of I/O Pins

## 18.2 Input/Output Pins

Table 18.1 summarizes the input/output pins used by the I<sup>2</sup>C bus interface 2.

**Table 18.1 Pin Configuration** 

Name	Abbreviation	I/O	Function
Serial clock	SCL	I/O	IIC serial clock input/output
Serial data	SDA	I/O	IIC serial data input/output

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

- I<sup>2</sup>C bus transmit data register (ICDRT)
  - I<sup>2</sup>C bus receive data register (ICDRR)
  - I<sup>2</sup>C bus shift register (ICDRS)

## 18.3.1 I<sup>2</sup>C Bus Control Register 1 (ICCR1)

ICCR1 enables or disables the I<sup>2</sup>C bus interface 2, controls transmission or reception, and master or slave mode, transmission or reception, and transfer clock frequency in master r

Bit	Bit Name	Initial Value	R/W	Description
7	ICE	0	R/W	I <sup>2</sup> C Bus Interface Enable
				0: This module is halted. (SCL and SDA pins port function.)
				1: This bit is enabled for transfer operations. ( SDA pins are bus drive state.)
6	RCVD	0	R/W	Reception Disable
				This bit enables or disables the next operation TRS is 0 and ICDRR is read.
				0: Enables next reception
				1: Disables next reception

			eighth bit is 1, TRS is automatically set to 1. I overrun error occurs in master mode with the synchronous serial format, MST is cleared to slave receive mode is entered.
			Operating modes are described below accord MST and TRS combination. When clocked sy serial format is selected and MST is 1, clock it
			00: Slave receive mode
			01: Slave transmit mode
			10: Master receive mode
			11: Master transmit mode
CKS3	0	R/W	Transfer Clock Select 3 to 0
CKS2	0	R/W	These bits should be set according to the nec

R/W

R/W

transfer rate (see table 18.2) in master mode.

mode, these bits are used for reservation of the

time in transmit mode. The time is 10  $t_{cvc}$  when

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

0 and 20  $t_{cyc}$  when CKS3 = 1.

3 2

1

0

CKS1

CKS0

0

0

		1	ф/80	62.5 kHz	100 kHz
	1	0	φ/96	52.1 kHz	83.3 kHz
		1	ф/128	39.1 kHz	62.5 kHz
1	0	0	ф/160	31.3 kHz	50.0 kHz
		1	φ/200	25.0 kHz	40.0 kHz
	1	0	φ/224	22.3 kHz	35.7 kHz
		1	ф/256	19.5 kHz	31.3 kHz

1

0

0

0

φ/112

φ/128

φ/56

44.6 KHZ

39.1 kHz

89.3 kHz

/1.4 KHZ

62.5 kHz

143 kHz

89.3 KHZ

78.1 kHz

179 kHz

125 kHz

104 kHz

78.1 kHz

62.5 kHz

50.0 kHz

44.6 kHz

39.1 kHz

143 KHZ

125 kHz

286 kHz

200 kHz

167 kHz

125 kHz

100 kHz

80.0 kHz

71.4 kHz

62.5 kHz

RENESAS

Rev. 1.50 Sep. 18, 2007 Page 412 of 584

				procedure when a repeated start condition is Write 0 in BBSY and 0 in SCP to issue a stop To issue start/stop conditions, use the MOV in
6	SCP	1	W	Start/Stop Issue Condition Disable
				The SCP bit controls the issue of start/stop or master mode.
				To issue a start condition, write 1 in BBSY an SCP. A repeated start condition is issued in the way. To issue a stop condition, write 0 in BBS SCP. This bit is always read as 1. If 1 is writted data is not stored.

1

R/W

5

**SDAO** 

RENESAS

This bit is used with SDAOP when modifying level of SDA. This bit should not be manipular

When writing, SDA pin is changed to output

When writing, SDA pin is changed to output

Rev. 1.50 Sep. 18, 2007 Pag

0: When reading, SDA pin outputs low.

1: When reading, SDA pin outputs high.

SDA Output Value Control

format, this bit has no meaning. With the I2C I this bit is set to 1 when the SDA level change high to low under the condition of SCL = high that the start condition has been issued. This cleared to 0 when the SDA level changes from high under the condition of SCL = high, assur the stop condition has been issued. Write 1 to and 0 to SCP to issue a start condition. Also t

transfer.

REJ09

2	_	1		Reserved
				This bit is always read as 1.
1	IICRST	0	R/W	IIC Control Part Reset
				This bit resets the control part except for I <sup>2</sup> C re this bit is set to 1 when hang-up occurs becaus communication failure during I <sup>2</sup> C operation, I <sup>2</sup> C part can be reset without setting ports and initial registers.
0	_	1		Reserved
				This bit is always read as 1.

Rev. 1.50 Sep. 18, 2007 Page 414 of 584

l <sup>2</sup> C bus format or with the clocked synchrono format.  5 — 1 — Reserved  4 — 1 — These bits are always read as 1.  3 BCWP 1 R/W BC Write Protect  This bit controls the BC2 to BC0 modification modifying BC2 to BC0, this bit should be clear and use the MOV instruction. In clock synchroserial mode, BC should not be modified.					whether to insert a wait after data transfer exc acknowledge bit. When WAIT is set to 1, after the clock for the final data bit, low period is ex two transfer clocks. If WAIT is cleared to 0, data acknowledge bits are transferred consecutive wait inserted.
4 — 1 — These bits are always read as 1.  BCWP 1 BC Write Protect  This bit controls the BC2 to BC0 modification modifying BC2 to BC0, this bit should be clear and use the MOV instruction. In clock synchroserial mode, BC should not be modified.  0: When writing, values of BC2 to BC0 are set 1: When reading, 1 is always read.					The setting of this bit is invalid in slave mode I <sup>2</sup> C bus format or with the clocked synchronou format.
BCWP 1 BC Write Protect  This bit controls the BC2 to BC0 modification modifying BC2 to BC0, this bit should be clear and use the MOV instruction. In clock synchr serial mode, BC should not be modified.  0: When writing, values of BC2 to BC0 are set 1: When reading, 1 is always read.	5	_	1	_	Reserved
This bit controls the BC2 to BC0 modification modifying BC2 to BC0, this bit should be clea and use the MOV instruction. In clock synchr serial mode, BC should not be modified.  0: When writing, values of BC2 to BC0 are set 1: When reading, 1 is always read.	4	_	1	_	These bits are always read as 1.
modifying BC2 to BC0, this bit should be clear and use the MOV instruction. In clock synchr serial mode, BC should not be modified.  0: When writing, values of BC2 to BC0 are set 1: When reading, 1 is always read.	3	BCWP	1	R/W	BC Write Protect
1: When reading, 1 is always read.					This bit controls the BC2 to BC0 modifications modifying BC2 to BC0, this bit should be clea and use the MOV instruction. In clock synchroserial mode, BC should not be modified.
					0: When writing, values of BC2 to BC0 are se
When writing, settings of BC2 to BC0 are inv					1: When reading, 1 is always read.
					When william actions of DCO to DCO are inve

R/W

WAIT

Set this bit to 0 when the i C bus format is us

In master mode with the I2C bus format, this b

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

Wait Insertion Bit

RENESAS

the clock synchro not be modified.	the clock synchronous serial format, these bits not be modified.		
I <sup>2</sup> C Bus Format	Clock Synchronous Seria		
000: 9 bits	000: 8 bits		
001: 2 bits	001: 1 bits		
010: 3 bits	010: 2 bits		
011: 4 bits	011: 3 bits		
100: 5 bits	100: 4 bits		
101: 6 bits	101: 5 bits		
110: 7 bits	110: 6 bits		
111: 8 bits	111: 7 bits		

Rev. 1.50 Sep. 18, 2007 Page 416 of 584 REJ09B0240-0150



				disabled.
				<ol> <li>Transmit data empty interrupt request (TXI enabled.</li> </ol>
6	TEIE	0	R/W	Transmit End Interrupt Enable
				This bit enables or disables the transmit end i (TEI) at the rising of the ninth clock while the in ICSR is 1. TEI can be canceled by clearing bit or the TEIE bit to 0.
				0: Transmit end interrupt request (TEI) is disa

R/W

 synchronous format are enabled.

5

**RIE** 

0

REJ09

1: Transmit end interrupt request (TEI) is ena

This bit enables or disables the receive data to interrupt request (RXI) and the overrun error i request (ERI) with the clocked synchronous for when a receive data is transferred from ICDR ICDRR and the RDRF bit in ICSR is set to 1. be canceled by clearing the RDRF or RIE bit 0: Receive data full interrupt request (RXI) an error interrupt request (ERI) with the clocked

synchronous format are disabled. 1: Receive data full interrupt request (RXI) an error interrupt request (ERI) with the clocked

Receive Interrupt Enable

STIE	0	R/W	Stop Condition Detection Interrupt Enable
			<ol><li>Stop condition detection interrupt request (S disabled.</li></ol>
			Stop condition detection interrupt request (S enabled.
ACKE	0	R/W	Acknowledge Bit Judgment Select
			0: The value of the receive acknowledge bit is and continuous transfer is performed.
			1: If the receive acknowledge bit is 1, continuo transfer is halted.
ACKBR	0	R	Receive Acknowledge
			In transmit mode, this bit stores the acknowled that are returned by the receive device. This bi be modified.
			0: Receive acknowledge = 0
			1: Receive acknowledge = 1
ACKBT	0	R/W	Transmit Acknowledge

Rev. 1.50 Sep. 18, 2007 Page 418 of 584



In receive mode, this bit specifies the bit to be

0: 0 is sent at the acknowledge timing. 1: 1 is sent at the acknowledge timing.

the acknowledge timing.

3

2

1

0

				· · · · · · · · · · · · · · · · · · ·
				been issued
				When transmit mode is entered from rece
				in slave mode
				[Clearing conditions]
				<ul> <li>When 0 is written in TDRE after reading 1</li> </ul>
				When data is written to ICDRT with an inst
6	TEND	0	R/W	Transmit End
				[Setting conditions]
				<ul> <li>When the ninth clock of SCL rises with th format while the TDRE flag is 1</li> </ul>
				<ul> <li>When the final bit of transmit frame is ser clock synchronous serial format</li> </ul>
				[Clearing conditions]
				When 0 is written in TEND after reading <sup>-</sup>
				When data is written to ICDRT with an in
5	RDRF	0	R/W	Receive Data Register Full
				[Setting condition]
				<ul> <li>When a receive data is transferred from I ICDRR</li> </ul>
				[Clearing conditions]
				When 0 is written in RDRF after reading
				When ICDRR is read with an instruction

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

When TRS is set

• When a start condition (including re-trans

3	STOP	0	R/W	Stop Condition Detection Flag
				[Setting condition]
				When a stop condition is detected after fra
				transfer
				[Clearing condition]
				When 0 is written in STOP after reading STOP
2	AL/OVE	0	R/W	Arbitration Lost Flag/Overrun Error Flag
				This flag indicates that arbitration was lost in r mode with the I <sup>2</sup> C bus format and that the fina been received while RDRF = 1 with the clocke synchronous format.
				When two or more master devices attempt to a bus at nearly the same time, if the I <sup>2</sup> C bus inte detects data differing from the data it sent, it s 1 to indicate that the bus has been taken by a master.
				[Setting conditions]
				<ul> <li>If the internal SDA and SDA pin disagree a of SCL in master transmit mode</li> </ul>
				When the SDA pin outputs high in master while a start condition is detected
				<ul> <li>When the final bit is received with the clock synchronous format while RDRF = 1</li> </ul>
				[Clearing condition]
				<ul> <li>When 0 is written in AL/OVE after reading AL/OVE=1</li> </ul>

REJ09B0240-0150

				[Clearing condition]
				When 0 is written in AAS after reading AA
0	ADZ	0	R/W	General Call Address Recognition Flag
				This bit is valid in I2C bus format slave receive
				[Setting condition]
				When the general call address is detected.

receive mode [Clearing condition]

When 0 is written in ADZ after reading AD

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

#### 18.3.6 Slave Address Register (SAR)

SAR selects the communication format and sets the slave address. When the chip is in s

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 1	SVA6 to SVA0	All 0	R/W	Slave Address 6 to 0
				These bits set a unique address in bits SVA differing form the addresses of other slave d connected to the I <sup>2</sup> C bus.
0	FS	0	R/W	Format Select
				0: I <sup>2</sup> C bus format is selected.
				1: Clocked synchronous serial format is sele

with the I<sup>2</sup>C bus format, if the upper 7 bits of SAR match the upper 7 bits of the first fra

received after a start condition, the chip operates as the slave device.

ICDRR is an 8-bit register that stores the receive data. When data of one byte is received transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDI receive-only register, therefore the CPU cannot write to this register. The initial value of H'FF.

## 18.3.9 I<sup>2</sup>C Bus Shift Register (ICDRS)

ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred ICDRS to ICDRR after data of one byte is received. This register cannot be read directly CPU.

Rev. 1.50 Sep. 18, 2007 Page 422 of 584 REJ09B0240-0150






Figure 18.3 I<sup>2</sup>C Bus Formats




Figure 18.4 I<sup>2</sup>C Bus Timing

## [Legend]

S:

Start condition. The master device drives SDA from high to low while SCL is high SLA: Slave address

R/W: Indicates the direction of data transfer: from the slave device to the master device R/W is 1, or from the master device to the slave device when R/W is 0.

A: Acknowledge. The receive device drives SDA to low.

DATA: Transfer data

P: Stop condition. The master device drives SDA from low to high while SCL is high

RENESAS

Rev. 1.50 Sep. 18, 2007 Pag REJ09

- instruction. (Start condition issued) This generates the start condition.
- show the slave address and  $R/\overline{W}$ ) to ICDRT. At this time, TDRE is automatically clear and data is transferred from ICDRT to ICDRS. TDRE is set again.
  - 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm
- at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm slave device has been selected. Then, write second byte data to ICDRT. When ACKB the slave device has not been acknowledged, so issue the stop condition. To issue the condition, write 0 to BBSY and SCP using MOV instruction. SCL is fixed low until t

3. After confirming that TDRE in ICSR has been set, write the transmit data (the first by

- transmit data is prepared or the stop condition is issued.

  5. The transmit data after the second byte is written to ICDRT every time TDRE is set.

  6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the en
  - byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) for receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEN NACKF.
  - 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mod

Rev. 1.50 Sep. 18, 2007 Page 424 of 584




Figure 18.5 Master Transmit Mode Operation Timing (1)




Figure 18.6 Master Transmit Mode Operation Timing (2)



Rev. 1.50 Sep. 18, 2007 Pag

- 3. After the reception of first frame data is completed, the RDRF bit in ICST is set to 1 a
- of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, ar is cleared to 0. 4. The continuous reception is performed by reading ICDRR every time RDRF is set. If
- receive clock pulse falls after reading ICDRR by the other processing while RDRF is fixed low until ICDRR is read.
- 5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading I This enables the issuance of the stop condition after the next reception.
- 6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stage co
- 7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0. 8. The operation returns to the slave receive mode.

Rev. 1.50 Sep. 18, 2007 Page 426 of 584




Figure 18.7 Master Receive Mode Operation Timing (1)




Figure 18.8 Master Receive Mode Operation Timing (2)



Rev. 1.50 Sep. 18, 2007 Pag REJ09 2. When the slave address matches in the first frame following detection of the start con the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of clock pulse. At this time, if the 8th bit data  $(R/\overline{W})$  is 1, the TRS and ICSR bits in ICC set to 1, and the mode changes to slave transmit mode automatically. The continuous

transmission is performed by writing transmit data to ICDRT every time TDRE is set 3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is

- with TDRE = 1. When TEND is set, clear TEND.
- 4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is free.
- 5. Clear TDRE.

Rev. 1.50 Sep. 18, 2007 Page 428 of 584




Figure 18.9 Slave Transmit Mode Operation Timing (1)




Figure 18.10 Slave Transmit Mode Operation Timing (2)

REJ09B0240-0150



the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (read data show the slave address and  $R/\overline{W}$ , it is not used.)

- Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is
  fixed low until ICDRR is read. The change of the acknowledge before reading ICDF
  returned to the master device, is reflected to the next transmit frame.
- 4. The last byte data is read by reading ICDRR.




Figure 18.11 Slave Receive Mode Operation Timing (1)



Rev. 1.50 Sep. 18, 2007 Pag

REJ09




Figure 18.12 Slave Receive Mode Operation Timing (2)

## 18.4.6 Clocked Synchronous Serial Format

This module can be operated with the clocked synchronous serial format, by setting the F SAR to 1. When the MST bit in ICCR1 is 1, the transfer clock output from SCL is selected MST is 0, the external clock input is selected.

### (1) Data Transfer Format

Figure 18.13 shows the clocked synchronous serial transfer format.

The transfer data is output from the rise to the fall of the SCL clock, and the data at the ri of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer, in e MSB first or LSB first. The output level of SDA can be changed during the transfer wait, SDAO bit in ICCR2.




Figure 18.13 Clocked Synchronous Serial Transfer Format

Rev. 1.50 Sep. 18, 2007 Page 432 of 584

REJ09B0240-0150



transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous transmission is performed by writing data to ICDRT every time TDRE is set. When from transmit mode to receive mode, clear TRS while TDRE is 1.




Figure 18.14 Transmit Mode Operation Timing

continually output. The continuous reception is performed by reading ICDRR every t RDRF is set. When the 8th clock is risen while RDRF is 1, the overrun is detected and AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDRI

4. To stop receiving when MST = 1, set RCVD in ICCR1 to 1, then read ICDRR. Then, fixed high after receiving the next byte data.




Figure 18.15 Receive Mode Operation Timing




Figure 18.16 Block Diagram of Noise Canceller

## 18.4.8 Example of Use

Flowcharts in respective modes that use the I<sup>2</sup>C bus interface are shown in figures 18.17

Rev. 1.50 Sep. 18, 2007 Pag REJ09





Figure 18.17 Sample Flowchart for Master Transmit Mode

Rev. 1.50 Sep. 18, 2007 Page 436 of 584





The step [8] is dummy-read in ICDRR.

Figure 18.18 Sample Flowchart for Master Receive Mode






Figure 18.19 Sample Flowchart for Slave Transmit Mode

Rev. 1.50 Sep. 18, 2007 Page 438 of 584






Figure 18.20 Sample Flowchart for Slave Receive Mode

Transmit Data Empty	IXI (IDRE=1) • (IIE=1)		0	0
Transmit End	TEI	(TEND=1) ⋅ (TEIE=1)	0	0
Receive Data Full	RXI	(RDRF=1) • (RIE=1)	0	0
STOP Recognition	STPI	(STOP=1) ·(STIE=1)	0	×
NACK Receive	NAKI	{(NACKF=1)+(AL=1)} •	0	×
Arbitration Lost/Overrun Error	_	(NAKIE=1)	0	0

When interrupt conditions described in table 18.3 are 1 and the I bit in CCR is 0, the CPU executes an interrupt exception processing. Interrupt sources should be cleared in the exc processing. TDRE and TEND are automatically cleared to 0 by writing the transmit data ICDRT. RDRF are automatically cleared to 0 by reading ICDRR. TDRE is set to 1 again same time when transmit data is written to ICDRT. When TDRE is cleared to 0, then an o data of one byte may be transmitted.

Rev. 1.50 Sep. 18, 2007 Page 440 of 584

Figure 18.21 shows the timing of the bit synchronous circuit and table 18.4 shows the ti SCL output changes from low to Hi-Z then SCL is monitored.




Figure 18.21 Timing of Bit Synchronous Circuit

# **Table 18.4** Time for Monitoring SCL

CKS3	CKS2	Time for Monitoring SCL
0	0	7.5 tcyc
	1	19.5 tcyc
1	0	17.5 tcyc
	1	41.5 tcyc

Rev. 1.50 Sep. 18, 2007 Pag

Rev. 1.50 Sep. 18, 2007 Page 442 of 584



- Two operating modes
  - Single mode: Single-channel A/D conversion

Scan mode: Continuous A/D conversion on one to four channels

• Four data registers

Conversion results are held in a data register for each channel

- Sample-and-hold function
- Two conversion start methods

Software

External trigger signal

• Interrupt source

An A/D conversion end interrupt (ADI) request can be generated

Rev. 1.50 Sep. 18, 2007 Pag




Figure 19.1 Block Diagram of A/D Converter

Rev. 1.50 Sep. 18, 2007 Page 444 of 584



Analog input pin 2	AN2	Input	<del></del>
Analog input pin 3	AN3	Input	<del></del>
Analog input pin 4	AN4	Input	Group 1 analog input
Analog input pin 5	AN5	Input	<del></del>
Analog input pin 6	AN6	Input	<del></del>
Analog input pin 7	AN7	Input	<del></del>
Analog input pin 8	AN8	Input	Group 2 analog input
Analog input pin 9	AN9	Input	<del></del>
Analog input pin 10	AN10	Input	<del></del>
Analog input pin 11	AN11	Input	<del>_</del>
Analog input pin 12	AN12	Input	Group 3 analog input
Analog input pin 13	AN13	Input	<del></del>
Analog input pin 14	AN14	Input	<del>_</del>
Analog input pin 15	AN15	Input	<del></del>
A/D external trigger input pin	ADTRG	Input	External trigger input for sta conversion

Abbreviation

 $\mathsf{AV}_\mathsf{cc}$ 

AN0

AN1

1/0

Input

Input

Input

Function

Analog block power supply

Group 0 analog input

Pin Name

Analog power supply pin

Analog input pin 0

Analog input pin 1

Rev. 1.50 Sep. 18, 2007 Pag

## 19.3.1 A/D Data Registers A to D (ADDRA to ADDRD)

There are four 16-bit read-only ADDR registers; ADDRA to ADDRD, used to store the r A/D conversion. The ADDR registers, which store a conversion result for each analog in channel, are shown in table 19.2.

The converted 10-bit data is stored in bits 15 to 6. The lower 6 bits are always read as 0.

The data bus width between the CPU and the A/D converter is 8 bits. The upper byte can directly from the CPU, however the lower byte should be read via a temporary register. The temporary register contents are transferred from the ADDR when the upper byte data is referred byte access to ADDR should be done by reading the upper byte first then the lower data is a lower data is a possible. ADDR is initialized to H'0000.

Table 19.2 Analog Input Channels and Corresponding ADDR Registers

#### **Analog Input Channel** CH3 = 0CH3 = 1Group 0 Group 1 Group 2 Group 3 A/D Data Register to St (CH2 = 0)(CH2 = 1)(CH2 = 0)(CH2 = 1)Results of A/D Convers AN0 AN4 8NA AN12 **ADDRA** AN1 AN5 AN9 AN13 ADDRB AN<sub>2</sub> AN6 AN10 AN14 ADDRC AN7 AN3 AN11 AN15 ADDRD

Rev. 1.50 Sep. 18, 2007 Page 446 of 584



### selected in scan mode [Clearing condition] When 0 is written after reading ADF = 16 ADIE 0 R/W A/D Interrupt Enable A/D conversion end interrupt request (ADI) is by ADF when this bit is set to 1 5 **ADST** 0 R/W A/D Start

4

3

**SCAN** 

**CKS** 

0

0

R/W

R/W

Scan Mode

0: Single mode 1: Scan mode

Clock Select

1: Conversion time = 70 states (max.)
Clear the ADST bit to 0 before switching the otime.

REJ09

Rev. 1.50 Sep. 18, 2007 Pag

Setting this bit to 1 starts A/D conversion. In s mode, this bit is cleared to 0 automatically wh conversion on the specified channel is comple scan mode, conversion continues sequentiall specified channels until this bit is cleared to 0 software, a reset, or a transition to standby m

Selects single mode or scan mode as the A/E

conversion operating mode.

Selects the A/D conversions time. 0: Conversion time = 134 states (max.)

0111: AN7
1000: AN8
1001: AN9
1010: AN10
1011: AN11
1100: AN12
1101: AN13
1110: AN14
1111: AN15

0100: AN4

0101: AN5

0110: AN6

0100: AN4

1000: AN8

1100: AN12

0101: AN4 and AN5

0110: AN4 to AN6

0111: AN4 to AN7

1001: AN8 and AN9 1010: AN8 to AN10 1011: AN8 to AN11

1101: AN12 and AN 1110: AN12 to AN1 1111: AN12 to AN1

				The falling or rising edge of the external ADTI is selected by bits PMRG2 and PMRG1.
6 to 4	_	All 1	_	Reserved
				These bits are always read as 1.
3, 2	_	All 0	R/W	Reserved
				The write value should always be 0.
1	_	1	_	Reserved
				This bit is always read as 1.

Reserved

R/W

СНЗ

0

PMRG2 in port mode register G (PMRG).

Selects the analog input channel according to to CH0 in ADCSR.

REJ09

Rev. 1.50 Sep. 18, 2007 Pag

- 1. A/D conversion is started when the ADST bit in ADCSR is set to 1, according to soft external trigger input.
- 2. When A/D conversion is completed, the result is transferred to the corresponding A/D register of the channel.
  - 3. On completion of conversion, the ADF bit in ADCSR is set to 1. If the ADIE bit is se this time, an ADI interrupt request is generated. 4. The ADST bit remains set to 1 during A/D conversion. When A/D conversion ends, t
  - bit is automatically cleared to 0 and the A/D converter enters the wait state.

#### 19.4.2 Scan Mode

channel as follows:

In scan mode, A/D conversion is performed sequentially for the analog input of the speci

- channels (four channels maximum) as follows: 1. When the ADST bit in ADCSR is set to 1 by software or external trigger input, A/D
- when CH3 and CH2 = B'01, AN8 when CH3 and CH2 = B'10, AN12 when CH3 and B'11).

conversion starts on the first channel in the group (AN0 when CH3 and CH2 = B'00,

2. When A/D conversion for each channel is completed, the result is sequentially transfer the A/D data register corresponding to each channel.

3. When conversion of all the selected channels is completed, the ADF flag in ADCSR is

- If the ADIE bit is set to 1 at this time, an ADI interrupt requested is generated. A/D or starts again on the first channel in the group. 4. The ADST bit is not automatically cleared to 0. Steps [2] and [3] are repeated as long
- ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops.



In scan mode, the values given in table 19.3 apply to the first conversion time. In the sec subsequent conversions, the conversion time is 128 states (fixed) when CKS = 0 and 66 (fixed) when CKS = 1.




Figure 19.2 A/D Conversion Timing

#### 7.4.4 External frigger input finning

A/D conversion can also be started by an external trigger input. When the TRGE bit in A set to 1, external trigger input is enabled at the ADTRG pin. A falling edge at the ADTRG pin sets the ADST bit in ADCSR to 1, starting A/D conversion. Other operations, in both and scan modes, are the same as when the bit ADST has been set to 1 by software. Figure shows the timing.




Figure 19.3 External Trigger Input Timing

RENESAS

when the digital output changes from the minimum voltage value 0000000000 to 00 (see figure 19.5).

• Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion chara-

• Nonlinearity error

when the digital output changes from 11111111110 to 1111111111 (see figure 19.5).

The deviation from the ideal A/D conversion characteristic as the voltage changes fr full scale. This does not include the offset error, full-scale error, or quantization erro

Absolute accuracy

The deviation between the digital value and the analog input value. Includes offset e scale error, quantization error, and nonlinearity error.






Figure 19.4 A/D Conversion Accuracy Definitions (1)






Figure 19.4 A/D Conversion Accuracy Definitions (2)

input resistance of  $10 \text{ k}\Omega$ , and the signal source impedance is ignored. However, as a low filter effect is obtained in this case, it may not be possible to follow an analog signal with differential coefficient (e.g., 5 mV/ $\mu$ s or greater) (see figure 19.5). When converting a hig analog signal or converting in scan mode, a low-impedance buffer should be inserted.

## 19.6.2 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversaffect absolute accuracy. Be sure to make the connection to an electrically stable GND.

Care is also required to ensure that filter circuits do not interfere with digital signals or ac antennas on the board.




Figure 19.5 Analog Input Circuit Example

Rev. 1.50 Sep. 18, 2007 Pag

Rev. 1.50 Sep. 18, 2007 Page 458 of 584



This circuit is used to prevent abnormal operation (runaway execution) from occurring of power supply voltage fall and to recreate the state before the power supply voltage fall v power supply voltage rises again.

and LVDR (reset by low voltage detect) circuits.

Even if the power supply voltage falls, the unstable state when the power supply voltage below the guaranteed operating voltage can be removed by entering standby mode when exceeding the guaranteed operating voltage and during normal operation. Thus, system can be improved. If the power supply voltage falls more, the reset state is automatically the power supply voltage rises again, the reset state is held for a specified period, then a is automatically entered.

Figure 20.2 is a block diagram of the power-on reset circuit and the low-voltage detection



LVDI: Monitors the power-supply voltage, and generates an interrupt when the voltage

below or rises above respective specified values.

Two pairs of detection levels for reset generation voltage are available: when only the circuit is used, or when the LVDI and LVDR circuits are both used.




Figure 20.1 Block Diagram around BGR




Figure 20.2 Block Diagram of Power-On Reset Circuit and Low-Voltage Detection Circuit



Rev. 1.50 Sep. 18, 2007 Pag

interrupt when the power-supply voltage rises above or falls below the respective levels.

Table 20.1 shows the relationship between the LVDCR settings and select functions. LV should be set according to table 20.1.

Initial

Bit	Bit Name	Value	R/W	Description
7 to 4	_	All 1	_	Reserved
				These bits are always read as 1. Data write is
3	LVDSEL	1	R/W	LVDR Detection Level Select
				0: Reset detection voltage is 2.3 V (typ.)
				1: Reset detection voltage is 3.6 V (typ.)
				When the falling or rising voltage detection into used, reset detection voltage of 2.3 V (typ.) shoused. When only a reset detection interrupt is reset detection voltage of 3.6 V (typ.) should be This bit is initialized by a LVDR reset.
2	_	1	_	Reserved
				This bit is always read as 1. Data write is inhib
1	LVDDE	0	R/W	Voltage-Fall-Interrupt Enable
				Interrupt on the power-supply voltage falling the selected detection level disabled
				Interrupt on the power-supply voltage falling the selected detection level enabled

Rev. 1.50 Sep. 18, 2007 Page 462 of 584

DSEL	LVDDE	LVDUE	Power-On Reset	LVDR Reset	Low-Voltage- Detection Falling Interrupt	Low-V Detect Risin
	0	0	$\checkmark$	V	_	_
	1	0	$\checkmark$	V	V	_
	1	1	√	V	V	√

1	LVDDI	_	1 1/ V V	LVD I OWE Ouppry Vollage I all I lag
				[Setting condition]
				When the power-supply voltage falls below Vin (typ. = 3.7 V)
				[Clearing condition]
				Writing 0 to this bit after reading it as 1
0	LVDUF	0*	R/W	LVD Power-Supply Voltage Rise Flag
				[Setting condition]
				When the power supply voltage falls below Vin

while the LVDUE bit in LVDCR is set to 1, ther above Vint (U) (typ. = 4.0 V) before falling belo

Writing 0 to this bit after reading it as 1

Vreset1 (typ. = 2.3 V) [Clearing condition]

Initialized by LVDR. Note:

Rev. 1.50 Sep. 18, 2007 Page 464 of 584

131,072 clock ( $\phi$ ) cycles. The noise cancellation circuit of approximately 100 ns is incorprevent the incorrect operation of this LSI by noise on the  $\overline{\text{RES}}$  signal.

To achieve stable operation of this LSI, the power supply needs to rise to its full level as within the specified time. The maximum time required for the power supply to rise and power has been supplied  $(t_{PWON})$  is determined by the oscillation frequency  $(f_{OSC})$  and cap which is connected to  $\overline{RES}$  pin  $(C_{\overline{RES}})$ . If  $t_{PWON}$  means the time required to reach 90 % of supply voltage, the power supply circuit should be designed to satisfy the following form

$$t_{\scriptscriptstyle PWON} \; (ms) \leq 90 \times C_{\overline{\rm RES}} \; (\mu F) + 162/f_{\scriptscriptstyle OSC} \; (MHz)$$

$$(t_{_{PWON}}\! \leq \! 3000$$
 ms,  $C_{\overline{RES}}\! \geq 0.22~\mu\text{F},$  and  $f_{_{OSC}}$  = 10 in 4-MHz to 10-MHz operation

Note that the power supply voltage (Vcc) must fall below Vpor = 100 mV and rise after the  $\overline{\text{RES}}$  pin is removed. To remove charge on the  $\overline{\text{RES}}$  pin, it is recommended that a die be placed near Vcc. If the power supply voltage (Vcc) rises from the point above Vpor, on reset may not occur.




Figure 20.3 Operational Timing of Power-On Reset Circuit



Rev. 1.50 Sep. 18, 2007 Pag REJ09 cycles, and then releases the internal reset signal. Since the LVDSEL bit in the LVDCR i initialized to 1 at this point, Vreset during Vcc rising remains 3.6 V, even if the LVDSEL been set to 0.

Note that if the power supply voltage (Vcc) falls below  $V_{LVDRmin} = 1.0 \text{ V}$  and then rises fro point, the low-voltage detection reset may not occur.

If the power supply voltage (Vcc) falls below Vpor = 100 mV, a power-on reset occurs.




Figure 20.4 Operational Timing of LVDR Circuit

When the power-supply voltage does not fall below Vreset1 (typ. = 2.3 V) voltage but r Vint (U) (typ. = 4.0 V) voltage, the LVDI sets the  $\overline{\text{LVDINT}}$  signal to 1. If the LVDUE this time, the LVDUF bit in LVDSR is set to 1 and an IRQ0 interrupt request is simultangenerated.

If the power supply voltage (Vcc) falls below Vreset1 (typ. = 2.3 V) voltage, the LVDR is performed.




Figure 20.5 Operational Timing of LVDI Circuit

Rev. 1.50 Sep. 18, 2007 Page 468 of 584



## 21.1 When Using Internal Power Supply Step-Down Circuit

Connect the external power supply to the  $V_{cc}$  pin, and connect a capacitance of approxing  $\mu F$  between  $V_{cc}$  and  $V_{ss}$ , as shown in figure 21.1. The internal step-down circuit is made simply by adding this external circuit. In the external circuit interface, the external power voltage connected to  $V_{cc}$  and the GND potential connected to  $V_{ss}$  are the reference levels example, for port input/output levels, the  $V_{cc}$  level is the reference for the high level, and level is that for the low level. The A/D converter analog power supply is not affected by internal step-down circuit.




Figure 21.1 Power Supply Connection when Internal Step-Down Circuit is U

Rev. 1.50 Sep. 18, 2007 Pag




Figure 21.2 Power Supply Connection when Internal Step-Down Circuit is Not

- The number of access states is indicated.
  - 2. Register bits
    - Bit configurations of the registers are described in the same order as the register add
      - Reserved bits are indicated by in the bit name column.
    - When registers consist of 16 bits, bits are described from the MSB side.
  - 3. Register states in each operating mode
  - Register states are described in the same order as the register addresses.
  - The register states described here are for the basic operating modes. If there is a spec for an on-chip peripheral module, refer to the section on that on-chip peripheral mod

Timer RD counter_1	TRDCNT_1	16	H'FFF10A
General register A_1	GRA_1	16	H'FFF10C
General register B_1	GRB_1	16	H'FFF10E
General register C_1	GRC_1	16	H'FFF110
General register D_1	GRD_1	16	H'FFF112
Timer RD counter_2	TRDCNT_2	16	H'FFF140
General register A_2	GRA_2	16	H'FFF142
General register B_2	GRB_2	16	H'FFF144
General register C_2	GRC_2	16	H'FFF146
Rev. 1.50 Sep. 18, 2007 Pag	ge 472 of 584		
REJ09B0240-0150	<b>-</b> 70	ENE:	SAS

General register A\_0

General register B\_0

General register C 0

General register D\_0

(Channel 0)

(Channel 0) Timer RD

(Channel 0)

Timer RD (Channel 0)

Timer RD

Timer RD

Timer RD (Channel 1)

Timer RD (Channel 1)

Timer RD

Timer RD

Timer RD

Timer RD (Channel 2)

Timer RD

Timer RD

(Channel 2)

(Channel 2)

(Channel 1)

(Channel 1)

(Channel 2)

(Channel 0)

(Channel 1)

Timer RD

16

16

16

16

GRA\_0

GRB\_0

GRC 0

GRD\_0

H'FFF102

H'FFF104

H'FFF106

H'FFF108

16\*1

16\*1

16\*1

16\*1

16\*1

16\*1

16\*1

16\*1

16\*1

16\*1

16\*1

16\*1

16\*1

<del>v</del> –	_			(Channel 3)	
General register D_3	GRD_3	16	H'FFF152	Timer RD (Channel 3)	16*1
Timer RC counter	TRCCNT	16	H'FFF180	Timer RC	16* <sup>1</sup>
General register A	GRA	16	H'FFF182	Timer RC	16* <sup>1</sup>
General register B	GRB	16	H'FFF184	Timer RC	16* <sup>1</sup>
General register C	GRC	16	H'FFF186	Timer RC	16* <sup>1</sup>
General register D	GRD	16	H'FFF188	Timer RC	16* <sup>1</sup>
Serial mode register_3	SMR_3	8	H'FFF600	SCI3_3	8
Bit rate register_3	BRR_3	8	H'FFF601	SCI3_3	8
Serial control register 3_3	SCR3_3	8	H'FFF602	SCI3_3	8
Transmit data register_3	TDR_3	8	H'FFF603	SCI3_3	8
Serial status register_3	SSR_3	8	H'FFF604	SCI3_3	8
Receive data register_3	RDR_3	8	H'FFF605	SCI3_3	8
Serial mode control register_3	SMCR_3	8	H'FFF608	SCI3_3	8
A/D data register A	ADDRA	16	H'FFF610	A/D converter	8
A/D data register B	ADDRB	16	H'FFF612	A/D converter	8
A/D data register C	ADDRC	16	H'FFF614	A/D converter	8
A/D data register D	ADDRD	16	H'FFF616	A/D converter	8
A/D control/status register	ADCSR	8	H'FFF618	A/D converter	8
A/D control register	ADCR	8	H'FFF619	A/D converter	8

PDRD

**PDRE** 

**PDRF** 

Port data register D

Port data register E

Port data register F

8

8

8

H'FFF624

H'FFF625

H'FFF626

I/O port

I/O port

I/O port

8

8

8

Timer RD I/O control register A_0	TRDIORA_0	8	H'FFF655
Timer RD I/O control register C_0	TRDIORC_0	8	H'FFF656
Timer RD status register_0	TRDSR_0	8	H'FFF657
Timer RD interrupt enable register_0	TRDIER_0	8	H'FFF658
PWM mode output level control register_0	POCR_0	8	H'FFF659
Timer RD digital filtering function select register_0	TRDDF_0	8	H'FFF65A
Timer RD control register_1	TRDCR_1	8	H'FFF65B
Timer RD I/O control register A_1	TRDIORA_1	8	H'FFF65C
Timer RD I/O control register C_1	TDRIORC_1	8	H'FFF65D
Timer RD status register_1	TRDSR_1	8	H'FFF65E
Rev. 1.50 Sep. 18, 2007 Page 47		ENIE	<b>S</b>
REJ09B0240-0150	• (0		SAS

i on control register a

Port control register H

Port control register J

Module standby control register 4

Timer RD control register\_0

1 0110

**PCRH** 

**PCRJ** 

MSTCR4

TRDCR\_0

8

8

8

8

11111007

H'FFF638

H'FFF639

H'FFF64F

H'FFF654

"O port

I/O port

I/O port

modes

Timer RD

Timer RD

Timer RD

Timer RD

Timer RD

(Channel 0)

(Channel 0)

(Channel 0)

(Channel 0)

(Channel 0) Timer RD

(Channel 0) Timer RD

(Channel 0)

(Channel 1)

(Channel 1)

Timer RD

Timer RD

Timer RD

Timer RD

(Channel 1)

(Channel 1)

Power-down

8

8

8

8

8

8

8

8

8

8

8

8

8

8

				1 00111111011)	
Timer RD function control register_01	TRDFCR_01	8	H'FFF665	Timer RD (Channel 0 and 1 common)	8
Timer output master enable register 1_01	TRDOER1_01	8	H'FFF666	Timer RD (Channel 0 and 1 common)	8
Timer output master enable register 2_01	TRDOER2_01	8	H'FFF667	Timer RD (Channel 0 and 1 common)	8
Timer RD output control register_01	TRDOCR_01	8	H'FFF668	Timer RD (Channel 0 and 1 common)	8
Timer RD control register_2	TRDCR_2	8	H'FFF694	Timer RD (Channel 2)	8
Timer RD I/O control register A_2	TRDIORA_2	8	H'FFF695	Timer RD (Channel 2)	8
Timer RD I/O control register C_2	TDRIORC_2	8	H'FFF696	Timer RD (Channel 2)	8
Timer RD status register_2	TRDSR_2	8	H'FFF697	Timer RD (Channel 2)	8
Timer RD interrupt enable register_2	TRDIER_2	8	H'FFF698	Timer RD (Channel 2)	8

TRDMDR\_01

8

H'FFF663

H'FFF664

Timer RD (Channel 0 and 1 common)

Timer RD

(Channel 0 and 1 common)

8

Timer RD mode register\_01

Timer RD PWM mode register\_01 TRDPMR\_01



				(Channel 3)	
Timer RD status register_3	TRDSR_3	8	H'FFF69E	Timer RD (Channel 3)	8
Timer RD interrupt enable register_3	TRDIER_3	8	H'FFF69F	Timer RD (Channel 3)	8
PWM mode output level control register_3	POCR_3	8	H'FFF6A0	Timer RD (Channel 3)	8
Timer RD digital filtering function select register_3	TRDDF_3	8	H'FFF6A1	Timer RD (Channel 3)	8
Timer RD start register_23	TRDSTR_23	8	H'FFF6A2	Timer RD (Channel 2 and 3 common)	8
Timer RD mode register_23	TRDMDR_23	8	H'FFF6A3	Timer RD (Channel 2 and 3 common)	8
Timer RD PWM mode register_23	TRDPMR_23	8	H'FFF6A4	Timer RD (Channel 2 and 3 common)	8
Timer RD function control register_23	TRDFCR_23	8	H'FFF6A5	Timer RD (Channel 2 and 3 common)	8
Timer RD output master enable register 1_23	TRDOER1_23	8	H'FFF6A6	Timer RD (Channel 2 and 3 common)	8
Timer RD output master enable	TRDOER2_23	8	H'FFF6A7	Timer RD	8

Rev. 1.50 Sep. 18, 2007 Page 476 of 584 REJ09B0240-0150

register 2\_23



(Channel 2 and

3 common)

Timer RC output enable register	TRCOER	8	H'FFF6D2	Timer RC
Second data register/free running counter data register	RSECDR	8	H'FFF728	RTC
Minute data register	RMINDR	8	H'FFF729	RTC
Hour data register	RHRDR	8	H'FFF72A	RTC
Day-of-week data register	RWKDR	8	H'FFF72B	RTC
RTC control register 1	RTCCR1	8	H'FFF72C	RTC
RTC control register 2	RTCCR2	8	H'FFF72D	RTC
Clock source select register	RTCCSR	8	H'FFF72F	RTC
Low-voltage-detection control register	LVDCR	8	H'FFF730	LVD
Low-voltage-detection status register	LVDSR	8	H'FFF731	LVD
Clock control status register	CKCSR	8	H'FFF734	Clock pulse generator
RC control register	RCCR	8	H'FFF738	On-chip oscillator
RC trimming data protect register	RCTRMDPR	8	H'FFF739	On-chip oscillator
RC trimming register	RCTRMDR	8	H'FFF73A	On-chip oscillator
	ICRA	8	H'FFF73C	Interrupt

TRCIOR1

TRCCR2

TRCDF

8

8

8

H'FFF6CF Timer RC

H'FFF6D1 Timer RC

H'FFF6D0

Timer RC

8

8

8

Timer RC I/O control register 1

Timer RC digital filtering function

Timer RC control register 2





I <sup>2</sup> C bus control register 2	ICCR2	8	H'FFF749	IIC2
I <sup>2</sup> C bus mode register	ICMR	8	H'FFF74A	IIC2
I <sup>2</sup> C bus interrupt enable register	ICIER	8	H'FFF74B	IIC2
I <sup>2</sup> C bus status register	ICSR	8	H'FFF74C	IIC2
Slave address register	SAR	8	H'FFF74D	IIC2
I <sup>2</sup> C bus transmit data register	ICDRT	8	H'FFF74E	IIC2
I <sup>2</sup> C bus receive data register	ICDRR	8	H'FFF74F	IIC2
Timer mode register B1	TMB1	8	H'FFF760	Timer B1
Timer counter B1	TCB1	8	H'FFF761	Timer B1
Timer load register B1	TLB1	8	H'FFF761	Timer B1
Flash memory control register 1	FLMCR1	8	H'FFFF90	ROM
Flash memory control register 2	FLMCR2	8	H'FFFF91	ROM
Flash memory power control register	FLPWCR	8	H'FFFF92	ROM
Erase block register 1	EBR1	8	H'FFFF93	ROM
Flash memory enable register	FENR	8	H'FFFF9B	ROM
Timer control register V0	TCRV0	8	H'FFFFA0	Timer V
Timer control/status register V	TCSRV	8	H'FFFFA1	Timer V
Time constant register A	TCORA	8	H'FFFFA2	Timer V
Time constant register B	TCORB	8	H'FFFFA3	Timer V
Timer counter V	TCNTV	8	H'FFFFA4	Timer V

0011\_2

RDR\_2

ICCR1

111111744 0010\_2

H'FFF745 SCI3\_2

IIC2

H'FFF748



REJ09B0240-0150

ochai siaius regisiei\_z

Receive data register\_2

I<sup>2</sup>C bus control register 1

Rev. 1.50 Sep. 18, 2007 Page 478 of 584

#### WD\*2 TMWD Timer mode register WD 8 H'FFFFC2 Address break control register **ABRKCR** 8 H'FFFFC8 Address break Address break status register **ABRKSR** 8 H'FFFFC9 Address break Break address register H BARH 8 H'FFFCA Address break Break address register L **BARL** 8 H'FFFCB Address break Break data register H **BDRH** 8 H'FFFCC Address break Break data register L **BDRL** 8 H'FFFCD Address break Break address register E BARE 8 H'FFFFCF Address break 8 I/O Port Port pull-up control register 1 PUCR1 H'FFFFD0 Port pull-up control register 5 PUCR5 8 H'FFFFD1 I/O Port PDR1 8 H'FFFFD4 I/O Port Port data register 1 PDR2 8 H'FFFFD5 I/O Port Port data register 2 Port data register 3 PDR3 8 H'FFFFD6 I/O Port Port data register 5 PDR5 8 H'FFFFD8 I/O Port Port data register 7 PDR7 8 H'FFFFDA I/O Port H'FFFFDB I/O Port Port data register 8 PDR8 8

**PDRC** 

PMR1

PMR5

IVVDILL

**PWDRU** 

**PWCR** 

**TCWD** 

**TCSRWD** 

8

8

8

8

i vvivi data register L

PWM data register U

PWM control register

Timer counter WD

Port data register C

Port mode register 1

Port mode register 5

Timer control/status register WD

8

8

8

H'FFFFDE I/O Port

I/O Port

I/O Port

H'FFFFE0

H'FFFFE1

TITLI DO IT DILI WIW

H'FFFFBD 14-bit PWM

H'FFFFBE

H'FFFFC0

H'FFFFC1

14-bit PWM

 $WD*^2$ 

WD\*2

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

Interrupt flag register 1	IRR1	8	H'FFFFF6	Interrupt
Interrupt flag register 2	IRR2	8	H'FFFFF7	Interrupt
Wakeup interrupt flag register	IWPR	8	H'FFFFF8	Interrupt
Module standby control register 1	MSTCR1	8	H'FFFFF9	Power-down modes
Module standby control register 2	MSTCR2	8	H'FFFFFA	Power-down modes
Notes: 1. These registers car	be accessed	by word	size only.	
<ol><li>WDT: Watchdog tin</li></ol>	ner			

SYSCR3

SYSCR1

SYSCR2

IEGR1

IEGR2

IENR1

IENR2

8

8

8

8

8

8

RENESAS

H'FFFFF0

H'FFFFF1

H'FFFFF2

H'FFFFF3

H'FFFFF4

H'FFFFF5

H'FFFFEF Power-down

modes

modes

modes

Interrupt

Interrupt

Interrupt

Interrupt Interrupt Interrupt

Power-down

Power-down

8

8

8

8

8

8

8

8

8

8

i on control register o

System control register 3

System control register 1

System control register 2

Interrupt enable register 1

Interrupt enable register 2

Interrupt edge select register 1

Interrupt edge select register 2

Rev. 1.50 Sep. 18, 2007 Page 480 of 584

	GRD0L7	GRD0L6	GRD0L5	GRD0L4	GRD0L3
TRDCNT_1	TCNT1H7	TCNT1H6	TCNT1H5	TCNT1H4	TCNT1H3
	TCNT1L7	TCNT1L6	TCNT1L5	TCNT1L4	TCNT1L3
GRA_1	GRA1H7	GRA1H6	GRA1H5	GRA1H4	GRA1H3
	GRA1L7	GRA1L6	GRA1L5	GRA1L4	GRA1L3
GRB_1	GRB1H7	GRB1H6	GRB1H5	GRB1H4	GRB1H3
	GRB1L7	GRB1L6	GRB1L5	GRB1L4	GRB1L3
GRC_1	GRC1H7	GRC1H6	GRC1H5	GRC1H4	GRC1H3
	GRC1L7	GRC1L6	GRC1L5	GRC1L4	GRC1L3
GRD_1	GRD1H7	GRD1H6	GRD1H5	GRD1H4	GRD1H3
	GRD1L7	GRD1L6	GRD1L5	GRD1L4	GRD1L3
TRDCNT_2	TCNT2H7	TCNT2H6	TCNT2H5	TCNT2H4	TCNT2H3
	TCNT2L7	TCNT2L6	TCNT2L5	TCNT2L4	TCNT2L3
GRA_2	GRA2H7	GRA2H6	GRA2H5	GRA2H4	GRA2H3
	GRA2L7	GRA2L6	GRA2L5	GRA2L4	GRA2L3
GRB_2	GRB2H7	GRB2H6	GRB2H5	GRB2H4	GRB2H3
	GRB2L7	GRB2L6	GRB2L5	GRB2L4	GRB2L3

GRA0L7

GRB0H7

GRB0L7

GRC0H7

GRC0L7

GRD0H7

GRB 0

GRC 0

GRD\_0

GRA0L6

GRB0H6

GRB0L6

GRC0H6

GRC0L6

GRD0H6

GRA0L5

GRB0H5

GRB0L5

GRC0H5

GRC0L5

GRD0H5

GRA0L4

GRB0H4

GRB0L4

GRC0H4

GRC0L4

GRD0H4

GRA0L3

GRB0H3

GRB0L3

GRC0H3

GRC0L3

GRD0H3

GRA0L2

GRB0H2

GRB0L2

GRC0H2

GRC0L2

GRD0H2

GRD0L2

TCNT1H2

TCNT1L2

GRA1H2

GRA1L2

GRB1H2

GRB1L2

GRC1H2

GRC1L2

GRD1H2

GRD1L2

TCNT2H2

TCNT2L2

GRA2H2

GRA2L2

GRB2H2

GRB2L2

GRA0L1

GRB0H1

GRB0L1

GRC0H1

GRC0L1

GRD0H1

GRD0L1

TCNT1H1

TCNT1L1

GRA1H1

GRA1L1

GRB1H1

GRB1L1

GRC1H1

GRC1L1

GRD1H1

GRD1L1

TCNT2H1

TCNT2L1

GRA2H1

GRA2L1

GRB2H1

GRB2L1

Rev. 1.50 Sep. 18, 2007 Pag



TCNT2L0

GRA2H0



GRC1H0

GRC1L0

GRA0L0

GRB0H0

GRB0L0

GRC0H0

GRC0L0

GRD0H0

GRD0L0

TCNT1H0

	TCNTL7	TCNTL6	TCNTL5	TCNTL4	TCNTL3	TCNTL2
GRA	GRAH7	GRAH6	GRAH5	GRAH4	GRAH3	GRAH2
	GRAL7	GRAL6	GRAL5	GRAL4	GRAL3	GRAL2
GRB	GRBH7	GRBH6	GRBH5	GRBH4	GRBH3	GRBH2
	GRBL7	GRBL6	GRBL5	GRBL4	GRBL3	GRBL2
GRC	GRCH7	GRCH6	GRCH5	GRCH4	GRCH3	GRCH2
	GRCL7	GRCL6	GRCL5	GRCL4	GRCL3	GRCL2
GRD	GRDH7	GRDH6	GRDH5	GRDH4	GRDH3	GRDH2
	GRDL7	GRDL6	GRDL5	GRDL4	GRDL3	GRDL2
SMR_3	СОМ	CHR	PE	PM	STOP	MP
BRR_3	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2
SCR3_3	TIE	RIE	TE	RE	MPIE	TEIE
TDR_3	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2
SSR_3	TDRE	RDRF	OER	FER	PER	TEND
RDR_3	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2
SMCR_3	_	_	_	_	_	NFEN_3



REJ09B0240-0150

UI IASE/

GRB3H7

GRB3L7

GRC3H7

GRC3L7

GRD3H7

GRD3L7

TCNTH7

GRB 3

GRC\_3

GRD\_3

**TRCCNT** 

UI IAGEO

GRB3H6

GRB3L6

GRC3H6

GRC3L6

GRD3H6

GRD3L6

TCNTH6

OI IAGES

GRB3H5

GRB3L5

GRC3H5

GRC3L5

GRD3H5

GRD3L5

TCNTH5

OI IAGET

GRB3H4

GRB3L4

GRC3H4

GRC3L4

GRD3H4

GRD3L4

TCNTH4

UI IAGES

GRB3H3

GRB3L3

GRC3H3

GRC3L3

GRD3H3

GRD3L3

TCNTH3

UI IAGEZ

GRB3H2

GRB3L2

GRC3H2

GRC3L2

GRD3H2

GRD3L2

TCNTH2

GRAL2 GRBH2 GRBL2

GRAL1 GRBH1 GRBL1

CITABLI

GRB3H1

GRB3L1

GRC3H1

GRC3L1

GRD3H1

GRD3L1

TCNTH1

TCNTL1

GRAH1

GRCH1

GRCL1

GRDH1

GRDL1

CKS1

BRR1

CKE1

TDR1

**MPBR** 

RDR1

TXD\_3

GRAL0 GRBH0

GRCH0

GRCL0

GRDH0

GRDL0

CKS0

BRR0

CKE0

TDR0

**MPBT** 

RDR0 MSTS3\_3 S

CITABLE

GRB3H0

GRB3L0

GRC3H0

GRC3L0

GRD3H0

GRD3L0

TCNTH0

TCNTL0

GRAH0

GRBL0

				REN	FSAS
TRDDF_0	DFCK1	DFCK0	_	_	DFD
POCR_0	_	_	_	_	_
TRDIER_0	_	_	_	OVIE	IMIED
TRDSR_0	_	_	_	OVF	IMFD
TRDIORC_0	IOD3	IOD2	IOD1	IOD0	IOC3
TRDIORA_0	_	IOB2	IOB1	IOB0	_
TRDCR_0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0
MSTCR4	MSTTRC	MSTAD	MSTTRD0	MSTTRD1	_
PCRJ	_	_	_	_	_
PCRH	PCRH7	PCRH6	PCRH5	PCRH4	PCRH3
PCRG	PCRG7	PCRG6	PCRG5	PCRG4	PCRG3
PCRE	PCRE7	PCRE6	PCRE5	PCRE4	PCRE3
PCRD	PCRD7	PCRD6	PCRD5	PCRD4	PCRD3
PMRG	PMRG7	PMRG6	PMRG5	_	PMRG3
PMRF	_	_	_	_	_
PDRJ	_	_	_	_	_
PDRH	PH7	PH6	PH5	PH4	PH3
PDRG	PG7	PG6	PG5	PG4	PG3
PDRF	PF7	PF6	PF5	PF4	PF3
PDRE	PE7	PE6	PE5	PE4	PE3

וטה

ADF

**TRGE** 

PD7

**ADCSR** 

**ADCR** 

PDRD

ADIE

PD6

SCAN

PD4

ADST

PD5

CKS

PD3

CH2

PD2

PE2

PF2

PG2

PH2

PMRG2

PCRD2

PCRE2

PCRG2

PCRH2

TPSC2

IOA2

IOC2

**IMFC** 

IMIEC

POLD

DFC

CH1

PD1

PE1

PF1

PG1

PH1

PJ1

PMRG1

PCRD1

PCRE1

PCRG1

PCRH1

PCRJ1

TPSC1

IOA1

IOC1

**IMFB** 

**IMIEB** 

**POLC** 

DFB

Rev. 1.50 Sep. 18, 2007 Pag

CH0

CH3

PD0

PE0

PF0

PG0

PH0

PJ0 PMRF0

PMRG0

PCRD0

PCRE0

PCRG0

PCRH0

PCRJ0



IMFA IMIEA

POLB

DFA

REJ09

TPSC0

ED1 PTO	EC1	EB1	EA1	ED0	EC0	EB0
DTO						
FIO	_	_	_	_	_	_
TOD1	TOC1	TOB1	TOA1	TOD0	TOC0	TOB0
CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1
_	IOB2	IOB1	IOB0	_	IOA2	IOA1
IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1
_	_	_	OVF	IMFD	IMFC	IMFB
_	_	_	OVIE	IMIED	IMIEC	IMIEB
_	_	_	_	_	POLD	POLC
DFCK1	DFCK0	_	_	DFD	DFC	DFB
CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1
_	IOB2	IOB1	IOB0	_	IOA2	IOA1
IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1
_	_	UDF	OVF	IMFD	IMFC	IMFB
_	_	_	OVIE	IMIED	IMIEC	IMIEB
_	_	_	_	_	POLD	POLC
DFCK1	DFCK0	_	_	DFD	DFC	DFB
_	_	_	_	CSTPN1	CSTPN0	STR1
BFD1	BFC1	BFD0	BFC0	_		
_	PWMD1	PWMC1	PWMB1	_	PWMD0	PWMC
ep. 18, 20 0-0150	07 Page 4	184 of 584	REN	ESAS	5	
	— IOD3 — — — DFCK1 CCLR2 — IOD3 — — — — DFCK1 — DFCK1 — DFCK1 — DFCK1	CCLR2 CCLR1  - IOB2  IOD3 IOD2	CCLR2         CCLR1         CCLR0           —         IOB2         IOB1           IOD3         IOD2         IOD1           —         —         —           —         —         —           —         —         —           DFCK1         DFCK0         —           CCLR2         CCLR1         CCLR0           —         IOB1         IOD1           IOD3         IOD2         IOD1           —         —         —           DFCK1         DFCK0         —           —         —         —           DFCK1         DFCK0         —           —         —         —           BFD1         BFC1         BFD0           —         PWMD1         PWMC1	CCLR2 CCLR1 CCLR0 CKEG1  - IOB2 IOB1 IOB0  IOD3 IOD2 IOD1 IOD0  OVF  OVIE  OVIE  - CCLR2 CCLR1 CCLR0 CKEG1  - IOB2 IOB1 IOB0  IOD3 IOD2 IOD1 IOD0  - UDF OVF  UDF OVF  OVIE  OVIE  OVIE  OVIE  - OVI	CCLR2         CCLR1         CCLR0         CKEG1         CKEG0           —         IOB2         IOB1         IOB0         —           IOD3         IOD2         IOD1         IOD0         IOC3           —         —         —         OVF         IMFD           —         —         —         OVIE         IMIED           —         —         —         —         —           DFCK1         DFCK0         —         —         DFD           CCLR2         CCLR1         CCLR0         CKEG1         CKEG0           —         IOB2         IOB1         IOB0         —           IOD3         IOD2         IOD1         IOD0         IOC3           —         —         —         OVIE         IMIED           —         —         —         —         —           DFCK1         DFCK0         —         —         —           —         —         —         —         CSTPN1           BFD1         BFC1         BFD0         BFC0         —           EP. 18, 2007         Page 484 of 584         PWMB1         —	CCLR2         CCLR1         CCLR0         CKEG1         CKEG0         TPSC2           —         IOB2         IOB1         IOB0         —         IOA2           IOD3         IOD2         IOD1         IOD0         IOC3         IOC2           —         —         —         OVF         IMFD         IMFC           —         —         —         OVIE         IMIED         IMIEC           —         —         —         —         POLD           DFCK1         DFCK0         —         —         POLD           DFCK1         DFCK0         —         —         DFD         DFC           CCLR2         CCLR1         CCLR0         CKEG1         CKEG0         TPSC2           —         IOB2         IOB1         IOB0         —         IOA2           IOD3         IOD2         IOD1         IOD0         IOC3         IOC2           —         —         —         OVF         IMFD         IMFC           —         —         —         OVIE         IMIED         IMIEC           —         —         —         —         POLD           DFCK1         DFCK0         <

COTTIVI

OLS1

0011110

PWMD0

OLS0

01111

PWMC0

CMD1

01110

SYNC

PWMB0

CMD0 EA0

TOA0

IOA0
IOC0
IMFA
IMIEA
POLB
DFA

TPSC0

IOA0
IMFA
IMIEA
POLB
DFA

STR0

SYNC

PWMB0

((

С

T (0

Т

((

Т

((

а

С

11100111\_01

TRDPMR\_01

TRDMDR\_01 BFD1

TRDFCR\_01 PWM3

BFC1

PWMD1

STCLK

BFD0

PWMC1

ADEG

BFC0

PWMB1

ADTRG

TRCIOR1	_	IOD2	IOD1	IOD0	_	IOC2	IOC1	IOC0
TRCCR2	TCEG1	TCEG0	CSTP	_	_	_	_	_
TRCDF	DFCK1	DFCK0	_	DFTRG	DFD	DFC	DFB	DFA
TRCOER	РТО	_	_	_	ED	EC	EB	EA
RSECDR	BSY	SC12	SC11	SC10	SC03	SC02	SC01	SC00
RMINDR	BSY	MN12	MN11	MN10	MN03	MN02	MN01	MN00
RHRDR	BSY	_	HR11	HR10	HR03	HR02	HR01	HR00
RWKDR	BSY	_	_	_	_	WK2	WK1	WK0
RTCCR1	RUN	12/24	PM	RST	INT	_	_	_
RTCCR2	_	_	FOIE	WKIE	DYIE	HRIE	MNIE	SEIE
RTCCSR	_	RCS6	RCS5	_	RCS3	RCS2	RCS1	RCS0
LVDCR	_	_	_	_	LVDSEL	_	LVDDE	LVDUE
LVDSR	_	_	_	_	_	_	LVDDF	LVDUF
CKCSR	PMRJ1	PMRJ0	_	OSCSEL	CKSWIE	CKSWIF	_	CKSTA
RCCR	RCSTP	FSEL	VCLSEL	_	_	_	RCPSC1	RCPSC
RCTRMDPR	WRI	PRWE	LOCKDW	TRMDRWE	_	_	_	_
RCTRMDR	TRMD7	TRMD6	TRMD5	TRMD4	TRMD3	TRMD2	TRMD1	TRMD0
ICRA	ICRA7	ICRA6	ICRA5	ICRA4	ICRA3	ICRA2	ICRA1	_
ICRB	_	ICRB6	ICRB5	ICRB4	_	_	_	_
ICRC	ICRC7	_	_	ICRC4	_	ICRC2	ICRC1	ICRC0
ICRD	ICRD7	ICRD6	ICRD5	ICRD4	ICRD3	_	_	_

1110011

TRCIOR0

IOB2

IOB1

IOB0



ווייוו ט

IIVII O

IOA2

ם וועוו

IOA1

IIVII A

IOA0







REJ09

Rev. 1.50 Sep. 18, 2007 Pag

TCB1	TCB17	TCB16	TCB15	TCB14	TCB13
TLB1	TLB17	TLB16	TLB15	TLB14	TLB13
FLMCR1	_	SWE	ESU	PSU	EV
FLMCR2	FLER	_	_	_	_
FLPWCR	PDWND	_	_	_	_
EBR1	EB7	EB6	EB5	EB4	EB3
FENR	FLSHE	_	_	_	_
TCRV0	CMIEB	CMIEA	OVIE	CCLR1	CCLR0
TCSRV	CMFB	CMFA	OVF	_	OS3
TCORA	TCORA7	TCORA6	TCORA5	TCORA4	TCORA3
TCORB	TCORB7	TCORB6	TCORB5	TCORB4	TCORB3
TCNTV	TCNTV7	TCNTV6	TCNTV5	TCNTV4	TCNTV3
TCRV1	_	_	_	TVEG1	TVEG0
SMR	СОМ	CHR	PE	PM	STOP
BRR	BRR7	BRR6	BRR5	BRR4	BRR3
SCR3	TIE	RIE	TE	RE	MPIE

100112

**ICMR** 

**ICIER** 

**ICSR** 

SAR

**ICDRT** 

**ICDRR** 

TMB1

ו טטט

MLS

TIE

**TDRE** 

SVA6

ICDRT7

ICDRR7

TMB17

WAIT

TEIE

**TEND** 

SAV5

ICDRT6

ICDRR6

ODAO

RIE

**RDRF** 

SAV4

ICDRT5

ICDRR5

SDAGI

NAKIE

NACKF

SAV3

ICDRT4

ICDRR4

OOLO

**BCWP** 

STIE

STOP

SVA2

ICDRT3

ICDRR3

BC2

ACKE

AL/OVE

ICDRT2

ICDRR2

TMB12

TCB12

TLB12

PV

EB2

CKS2

OS2

TCORA2

TCORB2

TCNTV2

TRGE

MP

BRR2

TEIE

SAV1

1101101

**ACKBR** 

BC0

ADZ

FS

ICDRT0

ICDRR0

TMB10

TCB10

TLB10

R

Ρ

EB0

CKS0

OS0

TCORA0

TCORB0

TCNTV0

ICKS0

CKS0

BRR0

CKE0

S

**ACKBT** 

BC1

AAS

SAV0

ICDRT1

ICDRR1

TMB11

TCB11

TLB11

Ε

EB1

CKS1

OS1

TCORA1

TCORB1

TCNTV1

CKS1

BRR1

CKE1



ABRKSR	ABIF	ABIE	_	_	_	_	_	_
BARH	BARH7	BARH6	BARH5	BARH4	BARH3	BARH2	BARH1	BARH0
BARL	BARL7	BARL6	BARL5	BARL4	BARL3	BARL2	BARL1	BARL0
BDRH	BDRH7	BDRH6	BDRH5	BDRH4	BDRH3	BDRH2	BDRH1	BDRH0
BDRL	BDRL7	BDRL6	BDRL5	BDRL4	BDRL3	BDRL2	BDRL1	BDRL0
BARE	BARE7	BARE6	BARE5	BARE4	BARE3	BARE2	BARE1	BARE0
PUCR1	PUCR17	PUCR16	PUCR15	PUCR14	_	PUCR12	PUCR11	PUCR10
PUCR5	_	_	PUCR55	PUCR54	PUCR53	PUCR52	PUCR51	PUCR50
PDR1	P17	P16	P15	P14	_	P12	P11	P10
PDR2	P27	P26	P25	P24	P23	P22	P21	P20
PDR3	P37	P36	P35	P34	P33	P32	P31	P30
PDR5	P57	P56	P55	P54	P53	P52	P51	P50
PDR7	P77	P76	P75	P74	_	P72	P71	P70
PDR8	P87	P86	P85	_	_	_	_	_
PDRC	_	_	_	_	PC3	PC2	PC1	PC0
PMR1	IRQ3	IRQ2	IRQ1	IRQ0	TXD2	PWM	TXD	TMOW
PMR5	POF57	POF56	WKP5	WKP4	WKP3	WKP2	WKP1	WKP0

IOVVD

TMWD

PMR3

PCR1

PCR2

PCR3

POF27

PCR17

PCR27

PCR37

POF26

PCR16

PCR26

PCR36

POF25

PCR15

PCR25

PCR35

**ABRKCR** 

IOVVDI

RTINTE

CSEL1

CSEL0



POF24

PCR14

PCR24

PCR34

POF23

PCR23

PCR11

PCR21

Rev. 1.50 Sep. 18, 2007 Pag

PCR10

PCR20

REJ09

PCR12

PCR22

IOVVDZ

CKS2

ACMP0

CKS3

ACMP1

ACMP2

ICVVDI

CKS1

DCMP1

IOVVDO

CKS0

DCMP0

IEGR2	_	_	WPEG5	WPEG4	WPEG3	WPEG2	WPEG1	WPEG0
IENR1	IENDT	IENTA	IENWP	_	IEN3	IEN2	IEN1	IEN0
IENR2	_	_	IENTB1	_	_	_	_	_
IRR1	IRRDT	IRRTA	_	_	IRRI3	IRRI2	IRRI1	IRRI0
IRR2	_	_	IRRTB1	_	_	_	_	_
IWPR	_	_	IWPF5	IWPF4	IWPF3	IWPF2	IWPF1	IWPF0
MSTCR1	_	MSTIIC	MSTS3	_	MSTWD	_	MSTTV	MSTTA
MSTCR2	MSTS3_2	_	_	MSTTB1	_	_	_	MSTPWM
Note: *	WDT: W	atchdog	timer					

RENESAS

Rev. 1.50 Sep. 18, 2007 Page 488 of 584

	_	_	_	_	_	Initialized	GRB_1
	_	_	_	_	_	Initialized	GRC_1
	_	_	_	_	_	Initialized	GRD_1
Tim	_	_	_	_	_	Initialized	TRDCNT_2
(Ch	_	_	_	_	_	Initialized	GRA_2
	_	_	_	_	_	Initialized	GRB_2
	_	_	_	_	_	Initialized	GRC_2
	_	_	_	_	_	Initialized	GRD_2
Tim	_	_	_	_	_	Initialized	TRDCNT_3
(Ch	_	_	_	_	_	Initialized	GRA_3
	_	_	_	_	_	Initialized	GRB_3
	_	_	_	_	_	Initialized	GRC_3
	_	_	_	_	_	Initialized	GRD_3
Tim	_	_	_	_	_	Initialized	TRCCNT
	_	_	_	_	_	Initialized	GRA
	_	_	_	_	_	Initialized	GRB

GRA\_1

GRC

GRD

Initialized

Initialized

Initialized

(Cha

Rev. 1.50 Sep. 18, 2007 Pag

ADDRC	Initialized	_	_	Initialized	Initialized	Initialized	_
ADDRD	Initialized	_	_	Initialized	Initialized	Initialized	_
ADCSR	Initialized			Initialized	Initialized	Initialized	_
ADCR	Initialized		_	Initialized	Initialized	Initialized	
PDRD	Initialized						I/O po
PDRE	Initialized	_	_	_	_	_	_
PDRF	Initialized	_	_	_	_	_	_
PDRG	Initialized	_	_	_	_	_	_
PDRH	Initialized	_	_	_	_	_	_
PDRJ	Initialized	_	_	_	_	_	_
PMRF	Initialized	_	_	_	_	_	_
PMRG	Initialized	_	_	_	_	_	_
PCRD	Initialized	_	_	_	_	_	_
PCRE	Initialized	_	_	_	_	_	_
PCRG	Initialized	_	_	_	_	_	_
PCRH	Initialized	_	_	_	_	_	_
PCRJ	Initialized	_	_	_	_	_	_
MSTCR4	Initialized	_	_	_	_	_	Powe

Initialized

Initialized

Initialized

mode



ADDRB

Initialized

TRDSR_1	Initialized	_	_	_	_	_	
TRDIER_1	Initialized	_	_	_	_	_	
POCR_1	Initialized	_	_	_	_	_	
TRDDF_1	Initialized	_	_	_	_	_	
TRDSTR_01	Initialized	_			_		Time
TRDMDR_01	Initialized		_				(Cha 1 co
TRDPMR_01	Initialized		_		_		
TRDFCR_01	Initialized	_			_		
TRDOER1_01	Initialized	_	_	_	_	_	
TRDOER2_01	Initialized	_	_	_	_	_	
TRDOCR_01	Initialized		_		_		
TRDCR_2	Initialized	_	_	_	_	_	Time
TRDIORA_2	Initialized	_	_	_	_	_	(Cha
TRDIORC_2	Initialized	_	_	_	_	_	
TRDSR_2	Initialized	_	_	_	_	_	
TRDIER_2	Initialized	_	_	_	_	_	

TRDIORA\_1

TRDIORC\_1

POCR\_2

TRDDF\_2

Initialized

Initialized

Initialized

Initialized

REJ09

Rev. 1.50 Sep. 18, 2007 Pag

(Cha

TRDMDR_23	Initialized	_	_	_	_	_	3 com
TRDPMR_23	Initialized	_	_	_	_	_	0 0011
TRDFCR_23	Initialized	_	_	_	_	_	
TRDOER1_23	Initialized	_	_	_	_	_	
TRDOER2_23	Initialized	_	_	_	_	_	
TRDOCR_23	Initialized	_	_	_	_	_	
TRCMR	Initialized	_	_	_	_	_	Timer
TRCCR1	Initialized	_	_	_	_	_	
TRCIER	Initialized	_	_	_	_	_	
TRCSR	Initialized		_				
TRCIOR0	Initialized						
TRCIOR1	Initialized						
TRCCR2	Initialized	_	_	_	_	_	
TRCDF	Initialized		_	_			_
TRCOER	Initialized	_	_	_	_	_	
RSECDR	Initialized	_	_	_	_	_	RTC
RMINDR	Initialized		_	_			_
RHRDR	Initialized	_	_	_		_	
RWKDR	Initialized						
RTCCR1	Initialized	_	_			_	

Rev. 1.50 Sep. 18, 2007 Page 492 of 584

Initialized

Initialized

RTCCR2

RTCCSR

RENESAS

	_	_	_	_	_	Initialized	ICRD
SC	Initialized	Initialized	Initialized	_	_	Initialized	SMR_2
	Initialized	Initialized	Initialized	_	_	Initialized	BRR_2
	Initialized	Initialized	Initialized	_	_	Initialized	SCR3_2
	Initialized	Initialized	Initialized	_	_	Initialized	TDR_2
	Initialized	Initialized	Initialized	_	_	Initialized	SSR_2
	Initialized	Initialized	Initialized	_	_	Initialized	RDR_2
IIC	_	_	_	_	_	Initialized	ICCR1
	_	_	_	_	_	Initialized	ICCR2
	_	_	_	_	_	Initialized	ICMR
	_	_	_	_	_	Initialized	ICIER
	_	_	_	_	_	Initialized	ICSR
	_	_	_	_	_	Initialized	SAR
	_	_	_	_	_	Initialized	ICDRT
	_	_	_	_	_	Initialized	ICDRR
Tim	_	_	_	_	_	Initialized	TMB1

Initialized

Initialized

Initialized

ICRC

TCB1

TLB1



Rev. 1.50 Sep. 18, 2007 Pag

TOOTID	milianzea			milianzea	milianzea	milianzea	
TCNTV	Initialized	_	_	Initialized	Initialized	Initialized	
TCRV1	Initialized	_	_	Initialized	Initialized	Initialized	
SMR	Initialized	_	_	Initialized	Initialized	Initialized	SCI3
BRR	Initialized	_	_	Initialized	Initialized	Initialized	
SCR3	Initialized	_	_	Initialized	Initialized	Initialized	
TDR	Initialized	_	_	Initialized	Initialized	Initialized	
SSR	Initialized	_	_	Initialized	Initialized	Initialized	
RDR	Initialized	_	_	Initialized	Initialized	Initialized	
PWDRL	Initialized	_	_	_	_	_	14-bit
PWDRU	Initialized	_	_	_	_	_	
PWCR	Initialized	_	_	_	_	_	
TCSRWD	Initialized	_	_	_	_	_	WDT <sup>*</sup>
TCWD	Initialized	_	_	_	_	_	
TMWD	Initialized	_	_	_	_	_	_
ABRKCR	Initialized	_	_	_	_	_	Addre
ABRKSR	Initialized	_	_	_	_	_	_
BARH	Initialized	_	_	_	_	_	
BARL	Initialized	_	_	_	_	_	_
BDRH	Initialized	_	_	_	_	_	_
BDRL	Initialized	_	_	_	_	_	
							_

Initialized

Initialized

Initialized

Initialized

BARE

**TCORB** 

Initialized

PDRC	Initialized	_	_	_	_	_	
PMR1	Initialized	_	_	_	_	_	
PMR5	Initialized	_	_	_	_	_	
PMR3	Initialized	_	_	_	_	_	
PCR1	Initialized	_	_	_	_	_	
PCR2	Initialized	_	_	_	_	_	
PCR3	Initialized	_	_	_	_	_	
PCR5	Initialized	_	_	_	_	_	
PCR7	Initialized	_	_	_	_	_	
PCR8	Initialized	_	_	_	_	_	
PCRC	Initialized	_	_	_	_	_	-
SYSCR3	Initialized	_	_	_	_	_	Po
SYSCR1	Initialized	_	_	_	_	_	mo
SYSCR2	Initialized	_	_	_	_	_	
IEGR1	Initialized	_	_	_	_	_	Inte
IEGR2	Initialized	_	_	_	_	_	
IENR1	Initialized	_	_	_	_	_	
IENR2	Initialized	_	_	_	_	_	
IRR1	Initialized	_		_		_	
IRR2	Initialized	_	_	_	_	_	<u> </u>

**IWPR** 

Initialized



Rev. 1.50 Sep. 18, 2007 Page 496 of 584

REJ09B0240-0150



	and X1	
	Ports F, G	
	X1	
Operating temp	oerature	To

Storage temperature

-0.3 to 4.3	V
Regular specifications:	°C
-20 to +75	

٧

°C

°C

Wide-range specifications: -40 to +85


-0.3 to AV<sub>cc</sub> +0.3


T<sub>stg</sub> -55 to +125

Note: \* Permanent damage may result if maximum ratings are exceeded. Normal open should be under the conditions specified in Electrical Characteristics. Exceeding values can result in incorrect operation and reduced reliability.




Rev. 1.50 Sep. 18, 2007 Pag





# (3) Analog Power Supply Voltage and A/D Converter Accuracy Guarantee Rang



1	ļ.	-
3.0	4.5	5.5 V <sub>CC</sub> (V)
	Operation	guarantee range guarantee range except ersion accuracy

### 23.2.2 DC Characteristics

# Table 23.2 DC Characteristics (1)

 $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, V_{ss} = 0.0 \text{ V}, T_{a} = -20 \text{ to } +75^{\circ}\text{C}/-40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise indica}$ 

					Values			
Item	Symbol	Applicable Pins	Test Condition	Min.	Тур.	Max.	Unit	N
Input high V <sub>IH</sub> voltage	V <sub>IH</sub>	WKP0 to WKP5, IRQ0 to IRQ3, ADTRG, TMIB1, TMRIV, TMCIV, FTIOA0 to FTIOD0, FTIOA1 to FTIOD1,	$V_{cc}$ = 4.0 to 5.5 V	V <sub>cc</sub> × 0.8	_	V <sub>cc</sub> + 0.3	V	
		FTIOA2 to FTIOD2, FTIOA3 to FTIOD3, FTIOA to FTIOD, SCK3, SCK3_2, SCK3_3, TRGV, FTCI, TRGC, TRCOI, TRDOI_0, TRDOI_1		V <sub>cc</sub> × 0.9	_	V <sub>cc</sub> + 0.3	V	

PH0 to PH7, PJ0, PJ1			
PF0 to PF7, PG0 to PG7	AV <sub>cc</sub> = 4.0 to 5.5 V	AV <sub>cc</sub> × 0.7 —	$AV_{cc} + 0.3 V$
	AV <sub>cc</sub> = 3.0 to 5.5 V	AV <sub>cc</sub> × 0.8 —	$AV_{cc} + 0.3 V$
OSC1	V <sub>cc</sub> = 4.0 to 5.5 V	V <sub>cc</sub> - 0.5 —	V <sub>cc</sub> + 0.3 V
		V <sub>cc</sub> - 0.3 —	V <sub>cc</sub> + 0.3 V

Note: Connect the TEST pin to Vss.

PC0 to PC3, PD0 to PD7, PE0 to PE7,

, <u>-</u> ,					
SCK3_3, TRGV,					
FTCI, TRGC,					
TRCOI, TRDOI_0,					
TRODI_1					
RXD, RXD_2,	V <sub>cc</sub> = 4.0 to 5.5 V	-0.3	_	V <sub>cc</sub> × 0.3	٧
RXD_3, SCL, SDA,					
P10 to P12,					
P14 to P17,					
P20 to P27,					
P30 to P37,					
P50 to P57,					
P70 to P72,					
P74 to P77,		-0.3	_	$V_{\text{cc}} \times 0.2$	V
P85 to P87,					
PC0 to PC3					
PD0 to PD7					
PE0 to PE7					
PH0 to PH7					
PJ0, PJ1					
PF0 to PF7	AV <sub>cc</sub> = 4.0 to 5.5 V	-0.3	_	AV <sub>cc</sub> × 0.3	٧
PG0 to PG7	AV <sub>cc</sub> = 3.0 to 5.5 V	-0.3	_	AV <sub>cc</sub> × 0.2	٧
OSC1	V <sub>cc</sub> = 4.0 to 5.5 V	-0.3	_	0.5	٧
		-0.3		0.3	٧

SCK3, SCK3\_2,



		P56, P57	$4.0 \text{ V} \le \text{V}_{\text{cc}} \le 5.5 \text{ V}$ $-\text{I}_{\text{OH}} = 0.1 \text{ mA}$	V <sub>cc</sub> - 2.5	_	_
			$3.0 \text{ V} \le \text{V}_{cc} < 4.0 \text{ V}$ $-\text{I}_{OH} = 0.1 \text{ mA}$	V <sub>cc</sub> - 2.2	_	_
Output low voltage	V <sub>oL</sub>	$V_{o.}$ P10 to P12, $V_{cc} = 4.0$ to 5.5 V P14 to P17, $I_{o.} = 1.6$ mA P20 to P27, P30 to P37, P50 to P57, P70 to P72, P74 to P77, P85 to P87, PC0 to PC3, PH0 to PH3, PJ0, PJ1	_	_	0.6	
			I <sub>oL</sub> = 0.2 mA	_	_	0.4
		PG0 to PG7	I <sub>oL</sub> = 0.2 mA	_	_	0.4
		PD0 to PD7, PE0 to PE7,	$V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ $I_{oL} = 20.0 \text{ mA}$		_	1.5
		PH4 to PH7	$V_{\rm cc}$ = 4.0 to 5.5 V $I_{\rm ol}$ = 10.0 mA	_	_	1.0
			$V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ $I_{cl} = 1.6 \text{ mA}$	_	_	0.4
			I <sub>oL</sub> = 0.4 mA			0.4
		SCL, SDA	$V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ $I_{oL} = 6.0 \text{ mA}$	_	_	0.6

-I<sub>OH</sub> = 0.1 mA

AV<sub>cc</sub> - 0.5 —

٧

REJ09

0.4

Rev. 1.50 Sep. 18, 2007 Pag

PH0 to PH7, PJ0, PJ1

PG0 to PG7



 $I_{OL} = 3.0 \text{ mA}$ 

		RXD_3, SCK3_3, SCL, SDA, TMIB1, FTCI, TRGC, TRCOI, TRDOI_0, TRDOI_1 P10 to P12, P14 to P17, P20 to P27, P30 to P37, P50 to P57,	$V_{_{\rm N}}$ = 0.5 V or higher (V <sub>cc</sub> – 0.5 V)	_	_	1.0	μΑ
		P70 to P72, P74 to P77, P85 to P87, PC0 to PC3, PD0 to PD7, PE0 to PE7, PH0 to PH7, PJ0, PJ1					
		PF0 to PF7, PG0 to PG7	$V_{IN} = 0.5 \text{ V or higher}$ $(AV_{CC} - 0.5 \text{ V})$	_	_	1.0	μΑ
Pull-up MOS	-I <sub>p</sub>	P10 to P12, P14 to P17,	V <sub>cc</sub> = 5.0 V, V <sub>IN</sub> = 0.0 V	50.0	_	300.0	μΑ
current P50 to P55	V <sub>CC</sub> = 3.0 V, V <sub>IN</sub> = 0.0 V	_	60.0	_	μΑ		
Input capacitance	C <sub>in</sub>	All input pins except power supply pins	f = 1  MHz, $V_{IN} = 0.0 \text{ V},$ $T_a = 25^{\circ}\text{C}$	_	_	15.0	pF

RXD\_2, SCK3\_2,



			$V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$				
Sleep mode supply current	I <sub>SLEEP1</sub>	V <sub>cc</sub>	Sleep mode 1 $V_{cc} = 5.0 \text{ V},$ $f_{osc} = 20 \text{ MHz}$	_	22.0	30.0	mA
			Sleep mode 1 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$	_	12.0	_	
	SLEEP2	V <sub>cc</sub>	Sleep mode 2 $V_{cc} = 5.0 \text{ V},$ $f_{osc} = 20 \text{ MHz}$	_	5.0	6.5	mA
			Sleep mode 2 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$	_	4.5	_	
Subactive I <sub>SUB</sub> mode supply	$V_{cc}$	$V_{cc} = 3.0 \text{ V}$ 32-kHz crystal	_	130	150	μΑ	
current			resonator used $(\phi_{SUB} = \phi_{W}/2)$		50	70	
			$V_{cc}$ = 3.0 V 32-kHz crystal resonator not used $(\phi_{SUB} = \phi_{W}/8)$	_	100	_	
				_	40	_	
Subsleep mode supply	I <sub>SUBSP1</sub>	V <sub>cc</sub>	Subsleep mode 1 $V_{cc} = 3.0 \text{ V}$	_	110	140	μΑ
current			32-kHz crystal resonator used $(\phi_{SUB} = \phi_W/2)$	_	40	50	
	I <sub>SUBSP2</sub>	V <sub>cc</sub>	Subsleep mode 2 V <sub>cc</sub> = 3.0 V	_	110	135	
			32-kHz crystal		_	6.0	



resonator not used

Rev. 1.50 Sep. 18, 2007 Pag REJ09

6.0

Active mode 1	V <sub>cc</sub>	Operates
Active mode 2		Operates
		(φ/64)
Sleep mode 1	V <sub>cc</sub>	Only timers operate
Sleep mode 2		Only timers operate
		(φ/64)
Subactive mode	V <sub>cc</sub>	Operates
Subsleep mode 1		Only timers operate
Subsleep mode 2	V <sub>cc</sub>	CPU and timers
	• cc	both stop
Standby mode		both stop

Mode

**RES** Pin

**Internal State** 

Other Pins

 $V_{\rm cc}$ 

 $V_{\rm cc}$ 

 ${\rm V}_{\rm cc}$ 

 $V_{\rm cc}$ 

 $V_{\rm cc}$ 

**Oscillator Pins** 

Main clock: ceramic or crystal re

Subclock: Pin X1 = V<sub>ss</sub>

Main clock:

Subclock:

Main clock:

Subclock: Pin X1 =  $V_{ss}$ On-chip oscillator sto

ceramic or crystal re-

crystal resonator
On-chip oscillator sto

ceramic or crystal re

Rev. 1.50 Sep. 18, 2007 Page 506 of 584

		SCL, and SDA				
		Ports D, E, PH4 to PH7		_	_	10.0
		SCL, SDA		_		6.0
		Port G		_	_	0.4
Allowable output low current (total)	$\Sigma I_{oL}$	Output pins except ports D, E, PH4 to PH7, SCL, and SDA	V <sub>cc</sub> = 4.0 to 5.5 V	_	_	40.0
		Ports D, E, PH4 to PH7, SCL, and SDA		_	—     —       6.0       —     0.4	
		Output pins except ports D, E, G, PH4 to PH7		_	_	20.0
		Ports D, E, PH4 to PH7, SCL, and SDA		_	_	60.0
		Port G				3.2
Allowable output high	-I <sub>OH</sub>		$V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$	_		5.0
current (per pin)		P56, P57, and port G		_		0.2
		P56, P57	V <sub>cc</sub> = 4.0 to 5.5 V	_	_	0.4
		•		_	_	0.2
		Port G		_		0.2
Allowable output high	- <u>\Sigmal_OH </u>	All output pins	V <sub>cc</sub> = 4.0 to 5.5 V	_	_	50.0

Port G

current (total)

Rev. 1.50 Sep. 18, 2007 Pag

8.0

1.6

REJ09

Subclock oscillation frequency	f <sub>w</sub>	X1, X2		_	32.768	_
Watch clock (φ <sub>w</sub> ) cycle time	t <sub>w</sub>	X1, X2		_	30.5	_
Subclock ( $\phi_{\text{\tiny SUB}}$ ) cycle time	t <sub>subcyc</sub>			2	_	8
Instruction cycle time				2	_	_
Oscillation stabilization time (crystal resonator)	t <sub>re</sub>	OSC1, OSC2		_	_	10.0
Oscillation stabilization time (ceramic resonator)	t <sub>re</sub>	OSC1, OSC2		_	_	5.0
Oscillation stabilization time	t <sub>rex</sub>	X1, X2		_	_	2.0
External clock high	t <sub>cph</sub>	OSC1	V <sub>cc</sub> = 4.0 to 5.5 V	20.0	_	_
width				40.0	_	_
External clock low width	t <sub>CPL</sub>	OSC1	$V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$	20.0	_	_
				40.0	_	_
External clock rise time	t <sub>CPr</sub>	OSC1	$V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$	_	_	10.0
				_	_	15.0
External clock fall time	$\mathbf{t}_{CPf}$	OSC1	$V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$	_	_	10.0
				_	_	15.0
RES pin low width	t <sub>rel</sub>	RES	At power-on and in modes other than those below	t <sub>rc</sub>	_	_
			In active mode and sleep mode operation	1500	_	_



12.8

μs

kHz

μs

t<sub>w</sub>

 $\mathbf{t}_{_{\mathrm{cyc}}}$ 

ms

ms

s

ns

ns

ns

ns

ms

ns

time

		TMCIV, TMRIV, TRGV, ADTRG,		
		FTIOA0 to FTIOD0, FTIOA1 to FTIOD1, FTIOA2 to FTIOD2, FTIOA3 to FTIOD3, FTIOA to FTIOD, FTCI, TRGC, TRCOI, TRDOI_0, TRDOI_1	3	 t <sub>cyc</sub> t <sub>subcyc</sub> φ40M
Input pin low width	t <sub>il</sub>	TMBI1, IRQ0 to IRQ3, WKP0 to WKP5, TMCIV, TMRIV, TRGV, ADTRG	3	 — t <sub>cyc</sub> t <sub>subcyc</sub>
		FTIOA0 to FTIOD0, FTIOA1 to FTIOD1, FTIOA2 to FTIOD2, FTIOA3 to FTIOD3, FTIOA to FTIOD, FTCI, TRGC, TRCOI, TRDOI_0,	3	 t <sub>cyc</sub> t <sub>subcyc</sub> φ40M

TRDOI\_1

FSEL = 1				
VCLSEL = 0				
$V_{cc} = 4.0 \text{ to } 5.5 \text{V}$	38.40	40.00	41.60	MHz
$Ta = -40^{\circ}C \text{ to } +85^{\circ}C$				
FSEL = 1				
VCLSEL = 0				
$Ta = -20^{\circ}C \text{ to } +75^{\circ}C$	38.40	40.00	41.60	MHz
FSEL = 1				
VCLSEL = 0				
$Ta = -40^{\circ}C \text{ to } +85^{\circ}C$	38.00	40.00	42.00	MHz
FSEL = 1				
VCLSEL = 0				
$V_{cc} = 4.0 \text{ to } 5.5 \text{V}$	31.52	32.00	32.48	MHz
Ta = 25°C				
FSEL = 0				
VCLSEL = 0				
Ta = 25°C	31.36	32.00	32.64	MHz
FSEL = 0				
VCLSEL = 0				
$V_{\infty} = 4.0 \text{ to } 5.5 \text{V}$	31.04	32.00	32.96	MHz
$Ta = -20^{\circ}C \text{ to } +75^{\circ}C$				
FSEL = 0				
VCLSEL = 0				
$V_{\infty} = 4.0 \text{ to } 5.5 \text{V}$	30.72	32.00	33.28	MHz
$Ta = -40^{\circ}C \text{ to } +85^{\circ}C$				
FSEL = 0				
VCLSEL = 0				
$Ta = -20^{\circ}C \text{ to } +75^{\circ}C$	30.72	32.00	33.28	MHz
FSEL = 0				
VCLSEL = 0				

		Test		Values		_
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
SCL input cycle time	t <sub>scl</sub>		12t <sub>cyc</sub> + 600	_	_	ns
SCL input high width	t <sub>SCLH</sub>		3t <sub>cyc</sub> + 300	_	_	ns
SCL input low width	t <sub>scll</sub>		$5t_{cyc} + 300$	_	_	ns
SCL and SDA input fall time	$\mathbf{t}_{sf}$		_	_	300	ns
SCL and SDA input spike pulse removal time	t <sub>sp</sub>		_	_	1t <sub>cyc</sub>	ns
SDA input bus-free time	$\mathbf{t}_{\scriptscriptstyle{BUF}}$		5t <sub>cyc</sub>	_	_	ns
Start condition input hold time	t <sub>stah</sub>		3t <sub>cyc</sub>	_	_	ns
Retransmission start condition input setup time	t <sub>stas</sub>		3t <sub>cyc</sub>	_	_	ns
Setup time for stop condition input	t <sub>stos</sub>		3t <sub>cyc</sub>	_	_	ns
Data-input setup time	t <sub>sdas</sub>		1t <sub>cyc</sub> +20	_	_	ns
Data-input hold time	t <sub>SDAH</sub>		0	_	_	ns
Capacitive load of SCL and SDA	C <sub>b</sub>		0	_	400	pF
SCL and SDA output fall time	t <sub>sf</sub>	V <sub>cc</sub> = 4.0 to 5.5 V	_	_	250	ns
			_	_	300	_

Values



Rev. 1.50 Sep. 18, 2007 Pag

2007 Pag REJ09

Input clock pulse width	t <sub>sckw</sub>	SCK3		0.4	_	0.6	t <sub>Scyc</sub>	
Transmit data delay time (clocked	t <sub>TXD</sub>	TXD	V <sub>cc</sub> = 4.0 to 5.5 V	_	_	1	t <sub>cyc</sub>	F
synchronous)				_	_	1		
Receive data setup time (clocked	t <sub>RXS</sub>	RXD	$V_{cc}$ = 4.0 to 5.5 V	50.0	_	_	ns	
synchronous)				100.0	_	_		
Receive data hold time (clocked	t <sub>RXH</sub>	RXD	$V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$	50.0	_	_	ns	
synchronous)				100.0	_	_	_	

Rev. 1.50 Sep. 18, 2007 Page 512 of 584

	$AI_{\mathtt{STOP1}}$	$AV_cc$		_	50	_
	AI <sub>STOP2</sub>	AV <sub>cc</sub>		_	_	5.0
Analog input capacitance	C <sub>AIN</sub>	AN0 to AN15		_	_	30.0
Allowable signal source impedance	R <sub>AIN</sub>	AN0 to AN15		_	_	5.0
Resolution (data length)				10	10	10
Conversion time (single mode)		AN0 to AN15	$AV_{cc} = 3.0 \text{ to}$ 5.5 V	134	_	_
Nonlinearity error		<del>_</del>		_	_	±7.5
Offset error				_	_	±7.5
Full-scale error				_	_	±7.5
Quantization error				_	_	±0.5
Absolute accuracy				_	_	±8.0
Conversion time (single mode)		AN0 to AN15	AV <sub>cc</sub> = 4.0 to 5.5 V	70	_	_
Nonlinearity error				_	_	±7.5
Offset error				_	_	±7.5
Full-scale error				_	_	±7.5
Quantization error				_	_	±0.5
Absolute accuracy		_		_	_	±8.0

 $AV_{CC} = 5.0 \text{ V}$ 

 $f_{OSC} = 20 \text{ MHz}$ 

AN15

 $\mathsf{AV}_{\mathsf{cc}}$ 

 $\mathsf{AI}_\mathsf{OPE}$ 

Analog power supply

current



Rev. 1.50 Sep. 18, 2007 Pag

mA

μΑ

μΑ рF

kΩ

Bit

LSB LSB LSB LSB LSB

LSB LSB LSB LSB LSB

REJ09

2.0

Nonlinearity error		_	_	±5.5	LSB
Offset error		_	_	±5.5	LSB
Full-scale error		_	_	±5.5	LSB
Quantization error		_	_	±0.5	LSB
Absolute accuracy		_	_	±6.0	LSB
Notes: 1. Set $AV_{cc} = V_{cc}$ when the A/D	converter is not	t used.			
2. Algraph is the current in active	and sleep mode	es while	e the A/D	) converte	er is idle.

5.5 V

when the internal oscillator is selected.

- 3. Al<sub>STOP2</sub> is the current at reset and in standby, subactive, and subsleep modes w
  - A/D converter is idle.

AN15

## **Watchdog Timer Characteristics** 23.2.5

(single mode)

## Table 23.7 Watchdog Timer Characteristics

 $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, V_{ss} = 0.0 \text{ V}, T_{a} = -20 \text{ to } +75^{\circ}\text{C}/-40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise indica}$ 

		Applicable	Test		Value	•		
Item	Symbol	Pins	Condition	Min.	Тур.	Max.	Unit	1
Internal oscillator overflow time	t <sub>ove</sub>			0.2	0.4	_	S	*
Note: *	Shows the t	ime to count fro	om 0 to 255, a	t which p	oint an in	ternal res	et is ger	ne

Rev. 1.50 Sep. 18, 2007 Page 514 of 584

RENESAS

Values

Wait time after PSU bit setting* <sup>1</sup>	У		50	_
Wait time after P bit setting*1*4	z1	$1 \le n \le 6$	28	30
	z2	$7 \le n \le 1000$	198	200
	z3	Additional- programming	8	10
Wait time after P bit clear*1	α		5	_
Wait time after PSU bit clear*1	β		5	_
Wait time after PV bit setting*1	γ		4	_
Wait time after dummy write*1	ε		2	_
Wait time after PV bit clear*1	η		2	_
Wait time after SWE bit clear*1	θ		100	_
Maximum programming count *1*4**5	N		_	_

N<sub>WEC</sub>

х

1000

1

10000

32 202 12

1000

REJ09

Reprogramming count

Programming Wait time after SWE

bit setting\*1

	Wait time after EV bit clear*1	η	4	_	_
	Wait time after SWE bit clear*1	θ	100	_	_
	Maximum erase count *1*6*7	N	_	_	120
Notes: 1.	Make the time settings in accor	dance with the progra	m/erase	algorithm	າຣ.

2

- 2. The programming time for 128 bytes. (Indicates the total time for which the P t
- flash memory control register 1 (FLMCR1) is set. The program-verify time is no
  - included.)
    - 3. The time required to erase one block. (Indicates the time for which the E bit in memory control register 1 (FLMCR1) is set. The erase-verify time is not includ 4. Maximum programming time (t<sub>p</sub> (max.)) = wait time after P bit setting (z) × max
    - 5. Set the maximum programming count (N) according to the actual set values of and z3, so that it does not exceed the maximum programming time (t<sub>a</sub> (max.)). time after P bit setting (z1, z2) should be changed as follows according to the

programming count (N)

Wait time after dummy write\*1

- the programming count (n). Programming count (n)
- $1 \le n \le 6$  $z1 = 30 \mu s$
- $7 \le n \le 1000$   $z2 = 200 \mu s$
- 6. Maximum erase time  $(t_E (max.))$  = wait time after E bit setting  $(z) \times maximum$  e
- count (N)
- 7. Set the maximum erase count (N) according to the actual set value of (z), so the

does not exceed the maximum erase time (t<sub>E</sub> (max.)).

Rev. 1.50 Sep. 18, 2007 Page 516 of 584

Reset detection voltage 1*1	Vreset1	LVDSEL = 0	_	2.3	2.6
Reset detection voltage 2*2	Vreset2	LVDSEL = 1	3.3	3.6	3.9
Lower-limit voltage of LVDR	$V_{\scriptscriptstyle LVDRmin}$		1.0	_	_

voltage

operation Notes: 1. This voltage should be used when the falling and rising voltage detection fund used.

- - 2. Select the low-voltage reset 2 when only the low-voltage detection reset is us

REJ09

charge of the RES pin is removed completely. In order to remove charge of the pin, it is recommended that the diode be placed in the Vcc side. If the power-suvoltage (Vcc) rises from the point over 100 mV, a power-on reset may not occur

## 23.3 Operation Timing




Figure 23.1 System Clock Input Timing




Figure 23.2 RES Low Width Timing

Rev. 1.50 Sep. 18, 2007 Page 518 of 584 REJ09B0240-0150






Figure 23.4 I<sup>2</sup>C Bus Interface Input/Output Timing




Figure 23.5 SCK3 Input Clock Timing

REJ09




Figure 23.6 SCI Input/Output Timing in Clocked Synchronous Mode

## 23.4 Output Load Condition




Figure 23.7 Output Load Circuit

Rev. 1.50 Sep. 18, 2007 Page 520 of 584

REJ09B0240-0150



Rn	General register
ERd	General destination register (address register or 32-bit register)
ERs	General source register (address register or 32-bit register)
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
PC	Program counter
SP	Stack pointer
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
disp	Displacement
$\rightarrow$	Transfer from the operand on the left to the operand on the right, or trans the state on the left to the state on the right
+	Addition of the operands on both sides
_	Subtraction of the operand on the right from the operand on the left
×	Multiplication of the operands on both sides
÷	Division of the operand on the left by the operand on the right

General source register

Rs

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

ı	Set to 1
_	Not affected by execution of the instruction
Δ	Varies depending on conditions, described in notes
Note:	General registers include 8-bit registers (R0H to R7H and R0L to R7L) and 16-bit r (R0 to R7 and E0 to E7).

T	MOV.B @ERs, Rd	В			2						@ERs → Rd8	_	_	<b>1</b>	<b>1</b>	0
١	MOV.B @(d:16, ERs), Rd	В				4					@(d:16, ERs) → Rd8	_	_	\$	1	0
١	MOV.B @(d:24, ERs), Rd	В				8					@(d:24, ERs) → Rd8	_	_	\$	1	0
ı	MOV.B @ERs+, Rd	В					2				@ERs → Rd8	_	<u> </u>	1	1	0
ı											ERs32+1 → ERs32					
ı	MOV.B @aa:8, Rd	В						2			@aa:8 → Rd8	_	_	\$	1	0
l	MOV.B @aa:16, Rd	В						4			@aa:16 → Rd8	_	_	1	1	0
l	MOV.B @aa:24, Rd	В						6			@aa:24 → Rd8	-	-	\$	1	0
l	MOV.B Rs, @ERd	В			2						Rs8 → @ERd	_	<u> </u>	1	1	0
l	MOV.B Rs, @(d:16, ERd)	В				4					Rs8 → @(d:16, ERd)	_	_	\$	1	0
l	MOV.B Rs, @(d:24, ERd)	В				8					Rs8 → @(d:24, ERd)	_	-	\$	1	0
l	MOV.B Rs, @-ERd	В					2				ERd32−1 → ERd32	_	_	1	1	0
ı											Rs8 → @ERd					
l	MOV.B Rs, @aa:8	В						2			Rs8 → @aa:8	_	<u> </u>	1	1	0
l	MOV.B Rs, @aa:16	В						4			Rs8 → @aa:16	_	-	\$	1	0
l	MOV.B Rs, @aa:24	В						6			Rs8 → @aa:24	_	_	\$	1	0
l	MOV.W #xx:16, Rd	W	4								#xx:16 → Rd16	_	-	1	1	0
l	MOV.W Rs, Rd	W		2							Rs16 → Rd16	_	-	\$	1	0
l	MOV.W @ERs, Rd	W			2						@ERs → Rd16	_	_	1	1	0
l	MOV.W @(d:16, ERs), Rd	W				4					@(d:16, ERs) → Rd16	_	_	\$	1	0
l	MOV.W @(d:24, ERs), Rd	W				8					@(d:24, ERs) → Rd16	_	-	1	1	0
l	MOV.W @ERs+, Rd	W					2				@ERs → Rd16	_	_	1	1	0
ı											ERs32+2 → @ ERd32					
١	MOV.W @aa:16, Rd	W						4			@aa:16 → Rd16	_	_	<b>1</b>	1	0
	MOV.W @aa:24, Rd	W						6			@aa:24 → Rd16	_	<u> </u>	1	1	0
ı	MOV.W Rs, @ERd	W			2						Rs16 → @ERd	_	_	<b>1</b>	1	0
1		$\overline{}$	$\overline{}$	$\overline{}$	-				_				_		_	_

MOV.W Rs, @(d:16, ERd)

MOV.W Rs, @(d:24, ERd)

W

RENESAS

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

Rs16 → @(d:16, ERd)

Rs16 → @(d:24, ERd)

	IVIOV.L ERS, ERU	L	2							Ensoz → Enuoz			Ψ.	4	U
	MOV.L @ERs, ERd	L		4						@ERs → ERd32	-	_	1	<b>1</b>	0
	MOV.L @(d:16, ERs), ERd	L			6					@(d:16, ERs) → ERd32	_	_	1	<b>1</b>	0
	MOV.L @(d:24, ERs), ERd	L			10					@(d:24, ERs) → ERd32	-	_	1	<b>1</b>	0
	MOV.L @ERs+, ERd	L				4				@ERs → ERd32	_	_	1	<b>1</b>	0
										ERs32+4 → ERs32					
	MOV.L @aa:16, ERd	L					6			@aa:16 → ERd32	_	_	<b>1</b>	<b>1</b>	0
	MOV.L @aa:24, ERd	L					8			@aa:24 → ERd32	<u> </u>	_	1	\$	0
	MOV.L ERs, @ERd	L		4						ERs32 → @ERd	_	_	<b>1</b>	<b>1</b>	0
	MOV.L ERs, @(d:16, ERd)	L			6					ERs32 → @(d:16, ERd)	_	_	<b>1</b>	<b>1</b>	0
	MOV.L ERs, @(d:24, ERd)	L			10					ERs32 → @(d:24, ERd)	_	_	1	<b>1</b>	0
	MOV.L ERs, @-ERd	L				4				ERd32-4 → ERd32	_	_	<b>1</b>	<b>1</b>	0
										ERs32 → @ERd					
	MOV.L ERs, @aa:16	L					6			ERs32 → @aa:16	_	_	1	<b>1</b>	0
	MOV.L ERs, @aa:24	L					8			ERs32 → @aa:24	_	_	1	<b>1</b>	0
POP	POP.W Rn	W							2	@SP → Rn16	_	_	1	<b>1</b>	0
										$SP+2 \rightarrow SP$					
	POP.L ERn	L							4	@SP → ERn32	_	_	1	<b>1</b>	0
										SP+4 → SP					
PUSH	PUSH.W Rn	W							2	SP–2 → SP	_	_	1	<b>1</b>	0
										Rn16 → @SP					
	PUSH.L ERn	L							4	SP–4 → SP	_	_	1	<b>1</b>	0
										ERn32 → @SP					
MOVFPE	MOVFPE @aa:16, Rd	В					4			Cannot be used in	Ca	nnot	be	used	l in
										this LSI	this	s LSI			
MOVTPE	MOVTPE Rs, @aa:16	В					4			Cannot be used in	Ca	nnot	be	used	l in
										this LSI	this	s LSI			

Rev. 1.50 Sep. 18, 2007 Page 524 of 584 REJ09B0240-0150



	,												,	÷	-	
	ADD.L #xx:32, ERd	L	6								ERd32+#xx:32 →	-	(2)	1	1	1
											ERd32					
	ADD.L ERs, ERd	L		2							ERd32+ERs32 →	-	(2)	1	1	1
											ERd32					
ADDX	ADDX.B #xx:8, Rd	В	2								Rd8+#xx:8 +C → Rd8	_	1	\$	(3)	1
	ADDX.B Rs, Rd	В		2							Rd8+Rs8 +C → Rd8	_	1	\$	(3)	1
ADDS	ADDS.L #1, ERd	L		2							ERd32+1 → ERd32	_	_	-	_	-
	ADDS.L #2, ERd	L		2							ERd32+2 → ERd32	_	_	_	_	_
	ADDS.L #4, ERd	L		2							ERd32+4 → ERd32	-	_	_	<u> </u>	_
INC	INC.B Rd	В		2							Rd8+1 → Rd8	_	_	<b>1</b>	1	1
	INC.W #1, Rd	W		2							Rd16+1 → Rd16	-	_	1	1	1
	INC.W #2, Rd	W		2							Rd16+2 → Rd16	_	_	\$	1	1
	INC.L #1, ERd	L		2							ERd32+1 → ERd32	_	_	1	\$	1
	INC.L #2, ERd	L		2							ERd32+2 → ERd32	_	_	1	1	1
DAA	DAA Rd	В		2							Rd8 decimal adjust	-	*	\$	\$	*
											→ Rd8					
SUB	SUB.B Rs, Rd	В		2							Rd8–Rs8 → Rd8	_	\$	1	<b>1</b>	1
	SUB.W #xx:16, Rd	W	4								Rd16-#xx:16 → Rd16	<u> </u>	(1)	1	\$	1
	SUB.W Rs, Rd	W		2							Rd16-Rs16 → Rd16	_	(1)	1	1	1
	SUB.L #xx:32, ERd	L	6								ERd32-#xx:32 → ERd32	_	(2)	1	1	1
	SUB.L ERs, ERd	L		2							ERd32-ERs32 → ERd32	_	(2)	1	<b>1</b>	1
SUBX	SUBX.B #xx:8, Rd	В	2								Rd8-#xx:8-C → Rd8	_	1	1	(3)	1
	SUBX.B Rs, Rd	В		2							Rd8–Rs8–C → Rd8	_	\$	\$	(3)	1
SUBS	SUBS.L #1, ERd	L		2							ERd32−1 → ERd32	_	_	_	_	<u> </u>
	SUBS.L #2, ERd	L		2							ERd32-2 → ERd32	_	_	_	_	<u> </u>
	SUBS.L #4, ERd	L		2							ERd32-4 → ERd32	_	_	_	<u> </u>	_
DEC	DEC.B Rd	В		2							Rd8–1 → Rd8	_	_	1	1	1
I		_	_	<del>                                     </del>	-	_	<del>                                     </del>	-	<del>                                     </del>	_		_	_		_	-

DEC.W #1, Rd

DEC.W #2, Rd

W

W

2

2

RENESAS

 $Rd16-1 \rightarrow Rd16$ 

Rd16–2 → Rd16

↑↑↑ **1** 

REJ09

								(anoignou mamphousion)					
	MULXU. W Rs, ERd	W		2				$  Rd16 \times Rs16 \rightarrow ERd32 $ (unsigned multiplication)	-	_	_	_	_
MULXS	MULXS. B Rs, Rd	В		4				Rd8 × Rs8 → Rd16 (signed multiplication)	_	_	\$	1	_
	MULXS. W Rs, ERd	W		4				Rd16 × Rs16 → ERd32 (signed multiplication)	-	_	\$	1	_
DIVXU	DIVXU. B Rs, Rd	В		2				Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (unsigned division)	_	_	(6)	(7)	
	DIVXU. W Rs, ERd	W		2				ERd32 + Rs16 → ERd32 (Ed: remainder, Rd: quotient) (unsigned division)	_	_	(6)	(7)	_
DIVXS	DIVXS. B Rs, Rd	В		4				Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (signed division)	_	_	(8)	(7)	
	DIVXS. W Rs, ERd	W		4				ERd32 + Rs16 → ERd32 (Ed: remainder, Rd: quotient) (signed division)	_	_	(8)	(7)	_
CMP	CMP.B #xx:8, Rd	В	2					Rd8-#xx:8	-	1	1	1	1
	CMP.B Rs, Rd	В		2				Rd8-Rs8	-	1	1	1	<b>1</b>
	CMP.W #xx:16, Rd	W	4					Rd16-#xx:16	Ŀ	(1)	<b>1</b>	1	<b>\$</b>
	CMP.W Rs, Rd	W		2				Rd16-Rs16	_	(1)	\$	1	<b>1</b>
	CMP.L #xx:32, ERd	L	6					ERd32-#xx:32	E	(2)	\$	1	\$
	CMP.L ERs, ERd	L		2				ERd32-ERs32	-	(2)	1	1	<b>1</b>

Rev. 1.50 Sep. 18, 2007 Page 526 of 584 RENESAS REJ09B0240-0150



EXTS EX	EXTS.W Rd	w	2									
			_				 ( <bit 7=""> of Rd16) → (<bits 15="" 8="" to=""> of Rd16)</bits></bit>	_	_	<b>\$</b>	<b>1</b>	0
EX	EXTS.L ERd	L	2				( <bit 15=""> of ERd32) → (<bits 16="" 31="" to=""> of ERd32)</bits></bit>	_		<b>\$</b>	<b>\$</b>	0

1													$\blacksquare$
	AND.L #xx:32, ERd	L	6					ERd32∧#xx:32 → ERd32	_	_	1	1	0
	AND.L ERs, ERd	L		4				ERd32∧ERs32 → ERd32	_	_	1	1	0
OR	OR.B #xx:8, Rd	В	2					Rd8/#xx:8 → Rd8	_	-	\$	\$	0
	OR.B Rs, Rd	В		2				Rd8/Rs8 → Rd8	_	_	1	1	0
	OR.W #xx:16, Rd	W	4					Rd16/#xx:16 → Rd16	_	-	\$	\$	0
	OR.W Rs, Rd	W		2				Rd16∕Rs16 → Rd16	_	_	\$	\$	0
	OR.L #xx:32, ERd	Г	6					ERd32/#xx:32 → ERd32	_	-	\$	1	0
	OR.L ERs, ERd	Г		4				ERd32/ERs32 → ERd32	_	-	\$	1	0
XOR	XOR.B #xx:8, Rd	В	2					Rd8⊕#xx:8 → Rd8	-	-	1	1	0
	XOR.B Rs, Rd	В		2				Rd8⊕Rs8 → Rd8	_	-	1	1	0
	XOR.W #xx:16, Rd	W	4					Rd16⊕#xx:16 → Rd16	_	_	<b>1</b>	1	0
	XOR.W Rs, Rd	W		2				Rd16⊕Rs16 → Rd16	-	-	1	1	0
	XOR.L #xx:32, ERd	L	6					ERd32⊕#xx:32 → ERd32	_	-	1	1	0
	XOR.L ERs, ERd	L		4				ERd32⊕ERs32 → ERd32	_	-	1	1	0
NOT	NOT.B Rd	В		2				¬ Rd8 → Rd8	_	_	1	1	0
	NOT.W Rd	W		2				¬ Rd16 → Rd16	_	_	1	1	0
	NOT.L ERd	L		2				¬ Rd32 → Rd32	_	_	\$	\$	0

Rev. 1.50 Sep. 18, 2007 Page 528 of 584 REJ09B0240-0150



0.00							rel ⊢c					
	SHAR.W Rd	W	2					· [_		1	1	0
	SHAR.L ERd	L	2				MSB LSB	_	_	1	1	0
SHLL	SHLL.B Rd	В	2					Œ		1	1	0
	SHLL.W Rd	W	2					<u> </u>	T-	1	\$	0
	SHLL.L ERd	L	2				MSB LSB	_	_	1	\$	0
SHLR	SHLR.B Rd	В	2					ī	T-	1	\$	0
	SHLR.W Rd	W	2					<u> </u>	_	1	\$	0
	SHLR.L ERd	L	2				MSB LSB	E	_	1	1	0
ROTXL	ROTXL.B Rd	В	2					_	_	1	1	0
	ROTXL.W Rd	W	2					] [=	_	1	1	0
	ROTXL.L ERd	L	2				MSB <del>←</del> LSB	E	_	1	1	0
ROTXR	ROTXR.B Rd	В	2					1-	_	1	\$	0
	ROTXR.W Rd	W	2					] [=	_	1	\$	0
	ROTXR.L ERd	L	2				MSB ──►LSB	_	_	1	1	0
ROTL	ROTL.B Rd	В	2					T-	_	1	1	0
	ROTL.W Rd	W	2						_	1	1	0
	ROTL.L ERd	L	2				MSB <del>←</del> LSB	_	<u> </u>	1	1	0
ROTR	ROTR.B Rd	В	2					П	<u> </u>	1	1	0
	ROTR.W Rd	W	2					l 🗀	<u> </u>	1	1	0
	ROTR.L ERd	L	2				MSB ──►LSB	_	T-	1	1	0

	,							,						ı
	BSET Rn, @ERd	В		4				(Rn8 of @ERd) ← 1						ĺ
	BSET Rn, @aa:8	В				4		(Rn8 of @aa:8) ← 1	_	_	_	_	_	
BCLR	BCLR #xx:3, Rd	В	2					(#xx:3 of Rd8) ← 0	_	_	_	_	_	
	BCLR #xx:3, @ERd	В		4				(#xx:3 of @ERd) ← 0	<u> </u>	_	-	_	_	I
	BCLR #xx:3, @aa:8	В				4		(#xx:3 of @aa:8) ← 0	-	_	_	_	_	Ī
	BCLR Rn, Rd	В	2					(Rn8 of Rd8) ← 0	_	_	_	_	_	I
	BCLR Rn, @ERd	В		4				(Rn8 of @ERd) ← 0	<u> </u>	_	-	_	_	Ī
	BCLR Rn, @aa:8	В				4		(Rn8 of @aa:8) ← 0	-	_	_	_	_	Ī
BNOT	BNOT #xx:3, Rd	В	2					(#xx:3 of Rd8) ←	_	_	_	_	_	Ī
								¬ (#xx:3 of Rd8)						
	BNOT #xx:3, @ERd	В		4				(#xx:3 of @ERd) ←	_	_	_	_	_	Ī
								¬ (#xx:3 of @ERd)						
	BNOT #xx:3, @aa:8	В				4		(#xx:3 of @aa:8) ←	_	_	_	_	_	Ī
								¬ (#xx:3 of @aa:8)						
	BNOT Rn, Rd	В	2					(Rn8 of Rd8) ←	_	_	_	_	_	Ī
								¬ (Rn8 of Rd8)						
	BNOT Rn, @ERd	В		4				(Rn8 of @ERd) ←	_	_	_	_	_	Ī
								¬ (Rn8 of @ERd)						
	BNOT Rn, @aa:8	В				4		(Rn8 of @aa:8) ←	_	_	_	_	_	Ī
								¬ (Rn8 of @aa:8)						
BTST	BTST #xx:3, Rd	В	2					¬ (#xx:3 of Rd8) → Z	_	_	_	1	_	Ī
	BTST #xx:3, @ERd	В		4				¬ ( $\#xx:3$ of @ERd) → Z	_	_	_	1	_	Ī
	BTST #xx:3, @aa:8	В				4		¬ (#xx:3 of @aa:8) → Z	_	_	_	1	_	Ī
	BTST Rn, Rd	В	2					¬ (Rn8 of @Rd8) → Z	-	_	-	1	_	
	BTST Rn, @ERd	В		4				¬ (Rn8 of @ERd) → Z	_	_	_	1	_	I
	BTST Rn, @aa:8	В				4		¬ (Rn8 of @aa:8) → Z	_	_	_	1	_	Ī
BLD	BLD #xx:3, Rd	В	2					(#xx:3 of Rd8) → C		_	_	_	_	

Rev. 1.50 Sep. 18, 2007 Page 530 of 584 REJ09B0240-0150



BST	DS1 #XX:3, Hu	Б	2					C → (#XX:3 01 H08)	7		_		
	BST #xx:3, @ERd	В		4				C → (#xx:3 of @ERd24) —	-   -	-	_	-	_
	BST #xx:3, @aa:8	В				4		C → (#xx:3 of @aa:8)	-   -	-[	_	-	=
BIST	BIST #xx:3, Rd	В	2					$\neg$ C $\rightarrow$ (#xx:3 of Rd8)	-   -	-1	_	-	Ξ
	BIST #xx:3, @ERd	В		4				$\neg$ C $\rightarrow$ (#xx:3 of @ERd24) —	-   -	-[	_	-	Ξ
	BIST #xx:3, @aa:8	В				4		¬ C → (#xx:3 of @aa:8) —	-   -	-1	_	-	Ξ
BAND	BAND #xx:3, Rd	В	2					$C \land (\#xx:3 \text{ of Rd8}) \rightarrow C$	-   -	-1	_	-	=
	BAND #xx:3, @ERd	В		4				$C_{\land}(\#xx:3 \text{ of } @ERd24) \rightarrow C$	-   -	-1	_	-	Ξ
	BAND #xx:3, @aa:8	В				4		C_(#xx:3 of @aa:8) → C —	-   -	-1	_	-	_
BIAND	BIAND #xx:3, Rd	В	2					$C \land \neg (\#xx:3 \text{ of } Rd8) \rightarrow C$	-   -	-1	_	-	_
	BIAND #xx:3, @ERd	В		4				$C_{\land} \neg (\#xx:3 \text{ of } @ ERd24) \rightarrow C$	-   -	-1	_	-	Ξ
	BIAND #xx:3, @aa:8	В				4		C∧¬ (#xx:3 of @aa:8) → C —	-   -	-1	_	-	_
BOR	BOR #xx:3, Rd	В	2					$C\lor(\#xx:3 \text{ of Rd8}) \to C$	-   -	-1	_	-	Ξ
	BOR #xx:3, @ERd	В		4				$C_{\lor}(\#xx:3 \text{ of } @ERd24) \rightarrow C$	-   -	-1	_	-	=
	BOR #xx:3, @aa:8	В				4		C√(#xx:3 of @aa:8) → C —	-   -	-1	_	-	=
BIOR	BIOR #xx:3, Rd	В	2					$C \lor \neg \text{ (#xx:3 of Rd8)} \to C$	- -	-1	_	_	Ξ
	BIOR #xx:3, @ERd	В		4				$C \lor \neg \text{ (#xx:3 of @ERd24)} \to C$	-   -	-1	_	_	Ξ
	BIOR #xx:3, @aa:8	В				4		C∨¬ (#xx:3 of @aa:8) → C —	-   -	-1	_	-	Ξ
BXOR	BXOR #xx:3, Rd	В	2					$C\oplus(\#xx:3 \text{ of Rd8}) \to C$	-   -	-1	_	_	Ξ
	BXOR #xx:3, @ERd	В		4				C⊕(#xx:3 of @ERd24) → C -	-   -	-1	_	-	=
	BXOR #xx:3, @aa:8	В				4		C⊕(#xx:3 of @aa:8) → C -	- -	-1	_	-	=
BIXOR	BIXOR #xx:3, Rd	В	2					C⊕ ¬ (#xx:3 of Rd8) → $C$ —	- -	-1	_	-	=
1	BIXOR #xx:3 @FBd	В		4				C⊕ ¬ (#xx:3 of @EBd24) → C —	-1-	_			Ξ

BIXOR #xx:3, @aa:8

RENESAS

Rev. 1.50 Sep. 18, 2007 Pag

C⊕ ¬ (#xx:3 of @aa:8) → C

, ,	-	-										
BHI d:8	_				2		C∨ Z = 0	_	_	_	_	_
BHI d:16					4			_	_	_	_	_
BLS d:8	_				2		C∨ Z = 1	_	_	_	_	-
BLS d:16	_				4			_	_	_	_	-
BCC d:8 (BHS d:8)	_				2		C = 0	_	_	_	_	-
BCC d:16 (BHS d:16)	_				4			_	_	_	_	_
BCS d:8 (BLO d:8)	-				2		C = 1	_	_	_	_	-
BCS d:16 (BLO d:16)	_				4			_	_	_	_	-
BNE d:8					2		Z = 0	_	_	_	_	-
BNE d:16	_				4			_	_	_	_	$\left[ -\right]$
BEQ d:8	_				2		Z = 1	_	_	_	_	-
BEQ d:16	_				4			_	_	_	_	-
BVC d:8	_				2		V = 0	_	_	_	_	-
BVC d:16	_				4			_	_	_	_	-
BVS d:8	_				2		V = 1	_	_	_	_	_
BVS d:16	_				4			_	_	_	_	-
BPL d:8	_				2		N = 0	_	_	_	_	-
BPL d:16	_				4			_	_	_	_	-
BMI d:8					2		N = 1	_	_	_	_	-
BMI d:16	_				4			_	_	_	_	$\left[ -\right]$
BGE d:8	_				2		N⊕V = 0	_	_	_	_	-
BGE d:16	_				4			_	_	_	_	-
BLT d:8	_				2		N⊕V = 1	_	_	_	_	_
BLT d:16	_				4			_	_	_	_	-
BGT d:8	_				2		Z∨ (N⊕V) = 0	_	_	_	_	_
BGT d:16	_				4			_	_	_	_	-
BLE d:8					2		Z∨ (N⊕V) = 1	_	_	_	_	-
BLE d:16					4			_	_	_	_	

Rev. 1.50 Sep. 18, 2007 Page 532 of 584

REJ09B0240-0150



	B3n 0.10	_					4			PC → @-SP PC ← PC+d:16			_	_	
JSR	JSR @ERn	_		2						PC → @-SP PC ← ERn	_	_	_	_	_
	JSR @aa:24					4				PC → @-SP PC ← aa:24	_	_		-	
	JSR @@aa:8							2		PC → @-SP PC ← @aa:8	_			_	
RTS	RTS	_							2	PC ← @SP+	_	_	_	-	_
	-									·					

RTE	RTE	_									CCR ← @SP+ PC ← @SP+	<b>\</b>	1	1	1	1	1
SLEEP	SLEEP	_									Transition to power- down state	_	_	_	_	_	_
LDC	LDC #xx:8, CCR	В	2								#xx:8 → CCR	1	1	1	1	1	1
	LDC Rs, CCR	В		2							Rs8 → CCR	<b>1</b>	1	\$	\$	1	\$
	LDC @ERs, CCR	W			4						@ERs → CCR	<b>\$</b>	1	1	1	1	1
	LDC @(d:16, ERs), CCR	W				6					@(d:16, ERs) → CCR	<b>\$</b>	1	1	1	1	1
	LDC @(d:24, ERs), CCR	W				10					@(d:24, ERs) → CCR	<b>\$</b>	1	1	1	1	1
	LDC @ERs+, CCR	W					4				@ERs → CCR ERs32+2 → ERs32	\$	\$	\$	\$	\$	\$
	LDC @aa:16, CCR	W						6			@aa:16 → CCR	1	1	\$	\$	1	\$
	LDC @aa:24, CCR	W						8			@aa:24 → CCR	1	1	1	1	1	1
STC	STC CCR, Rd	В		2							CCR → Rd8	_	_	_	_	_	_
	STC CCR, @ERd	W			4						CCR → @ERd	_	_	_	_	_	_
	STC CCR, @(d:16, ERd)	W				6					CCR → @ (d:16, ERd)	_	_	_	_	_	_
	STC CCR, @(d:24, ERd)	W				10					$CCR \rightarrow @(d:24, ERd)$		_	_	_	_	_
	STC CCR, @-ERd	W					4				ERd32–2 $\rightarrow$ ERd32 CCR $\rightarrow$ @ERd	-	_	_	_	_	_
	STC CCR, @aa:16	W						6			CCR → @aa:16	_	_	_	_	_	_
	STC CCR, @aa:24	W						8			CCR → @aa:24	_	_	_	_	_	_
ANDC	ANDC #xx:8, CCR	В	2								CCR∧#xx:8 → CCR	\$	1	1	1	1	1
ORC	ORC #xx:8, CCR	В	2								CCR√#xx:8 → CCR	\$	1	1	1	1	1
XORC	XORC #xx:8, CCR	В	2								CCR⊕#xx:8 → CCR	<b>\$</b>	\$	\$	\$	\$	\$
NOP	NOP	_								2	PC ← PC+2	_	_	_	_	_	_

Rev. 1.50 Sep. 18, 2007 Page 534 of 584 REJ09B0240-0150



								until else next	R4L=1 → R4L R4L=0					
	EEPMOV. W	-					4	if R4 ≠ 0 th	nen		-	-	_	-
								repeat	$@R5 \rightarrow @R6$				1	ĺ
									$R5{+}1 \rightarrow R5$				1	ĺ
									$R6{+}1 \rightarrow R6$				1	
									$R4-1 \rightarrow R4$				1	
								until	R4=0				1	ĺ
								else next						

in on-chip memory is shown here. For other cases see appendix A.3, Numbe Execution States.

Notes: 1. The number of states in cases where the instruction code and its operands a

- 2. The value n is set in register R4L or R4.
  - (1) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
  - (2) Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0. (3) Retains its previous value when the result is zero; otherwise cleared to 0.

(4) Set to 1 when the adjustment produces a carry; otherwise retains its prev

- (5) The number of states required for execution of an instruction that transfer synchronization with the E clock is variable.
- (6) Set to 1 when the divisor is negative; otherwise cleared to 0.
- (7) Set to 1 when the divisor is zero; otherwise cleared to 0.
- (8) Set to 1 when the quotient is negative; otherwise cleared to 0.

Instruction code:	on code:		⊉	<u>اچ</u> ا	te	L	—— Instr	ruction wl	en most	significan	Instruction when most significant bit of BH is 0.	H is 0.	
		АН	H AL	BH	BL		] → Instr	ruction wl	nen most	significan	<ul> <li>Instruction when most significant bit of BH is 1.</li> </ul>	I is 1.	
A H F	0	-	2	ю	4	Ω	9	7	80	6	∢	В	O
0	NOP	Table A.2 (2)	STC	TDC	ORC	XORC	ANDC	ГРС	ADD	٥	Table A.2 (2)	Table A.2 (2)	
-	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	OR.B	XOR.B	AND.B	Table A.2 (2)	BUS		Table A.2 (2)	Table A.2 (2)	
2													
ю	ı							MOV.B					
4	BRA	BRN	BH	BLS	BCC	BCS	BNE	ВЕО	BVC	BVS	BPL	BMI	BGE
rc	MULXU	DIVXU	MULXU	DIVXU	RTS	BSB	RTE	TRAPA	Table A.2 (2)		JMP		BSR
9			i		OR	XOR	AND	BST				MOV	>
7	BSET	BNOT	BCLR	BIST	BOR	BXOR	BAND	<u> </u>	MOV	Table A.2 (2)	Table A.2 (2)	EEPMOV	
8								ADD					
თ								ADDX					
∢								CMP					
В								SUBX					
O								OR					
Q								XOR					
ш								AND					

Rev. 1.50 Sep. 18, 2007 Page 536 of 584

REJ09B0240-0150



	5			NC						EXTU
byte BL	4	LDC/STC								
2nd byte BH BL	ю					SHLL	SHLR	ROTXL	ROTXR	NOT
1st byte AH AL	2									
	-					SHLL	SHLR	ROTXL	ROTXR	NOT
Instruction code:	0	MOV	INC	ADDS	DAA	HS HS	SH	RO	ROT	N
Instructi	AH AL	01	0A	08	0F	10	11	12	13	17

 $\leq$ 

ADDS

NC

⋖

6

/

9

SLEEP ω

SHAR ROTL

SHAR ROTL ROTR

SHAL

SHAL

ร

NEG

NEG

S

BPL

BVS

BEQ

BCC OR

AND BNE

XOR

SUB

CMP H

ADD BRN

MOV

79

REJ09

28

DEC

DEC

SUBS DEC

1<u>B</u>

4

DAS BRA

뿌

Rev. 1.50 Sep. 18, 2007 Pag



Instruction code:	n code:		1st byte	2nd byte		3rd byte	4th byte	L	Instru	Instruction when most	n most
		AH	I AL	BH	BL CH	1 CL	DH DF	-[			
					-			1	Instru	Instruction when most	ı most
AH OL BLCH	0	-	2	ო	4	ω	9	2	6	∢	В
01406									LDC_STC	0	LDC
01C05	MULXS		MULXS								
01D05		DIVXS		DIVXS							
01F06					OR	XOR	AND				
7Cr06*1				BTST							
7Cr07*1				BTST	BOR	BXOR	BAND	BLD			
7Dro6*1	BSET	BNOT	BCLR				ă /	ST BIST			
7Dr07*1	BSET	BNOT	BCLR								
7Eaa6 <sup>*2</sup>				BTST							
7Eaa7 <sup>*²</sup>				BTST	BOR I	3XOR BIXOF	BAND BI	BLD			
7Faa6*²	BSET	BNOT	BCLR				ă /	BST			
7Faa7*²	BSET	BNOT	BCLR								
Notes: 1	r is the red	ister desig	Notes: 1. r is the register designation field.	0							

Rev. 1.50 Sep. 18, 2007 Page 538 of 584

REJ09B0240-0150



BSET #0, @FF00

From table A.4:

$$I = L = 2$$
,  $J = K = M = N = 0$ 

From table A.3:

$$S_{I} = 2$$
,  $S_{L} = 2$ 

Number of states required for execution =  $2 \times 2 + 2 \times 2 = 8$ 

When instruction is fetched from on-chip ROM, branch address is read from on-chip RO on-chip RAM is used for stack area.

JSR @@ 30

From table A.4:

$$I=2, \quad J=K=1, \quad L=M=N=0$$

From table A.3:

$$S_{\scriptscriptstyle \rm I} = S_{\scriptscriptstyle \rm J} = S_{\scriptscriptstyle \rm K} = 2$$

Number of states required for execution =  $2 \times 2 + 1 \times 2 + 1 \times 2 = 8$ 

Note: \* Depends on which on-chip peripheral module is accessed. For details, see sec 22.1, Register Addresses (Address Order).

Rev. 1.50 Sep. 18, 2007 Page 540 of 584 REJ09B0240-0150



		· ·		
	ADDX Rs, Rd	1		
AND	AND.B #xx:8, Rd	1		
	AND.B Rs, Rd	1		
	AND.W #xx:16, Rd	2		
	AND.W Rs, Rd	1		
	AND.L #xx:32, ERd	3		
	AND.L ERs, ERd	2		
ANDC	ANDC #xx:8, CCR	1		
BAND	BAND #xx:3, Rd	1		
	BAND #xx:3, @ERd	2	1	
	BAND #xx:3, @aa:8	2	1	
Bcc	BRA d:8 (BT d:8)	2		
	BRN d:8 (BF d:8)	2		
	BHI d:8	2		
	BLS d:8	2		
	BCC d:8 (BHS d:8)	2		
	BCS d:8 (BLO d:8)	2		
	BNE d:8	2		
	BEQ d:8	2		
	BVC d:8	2		
	BVS d:8	2		

2

2

ADDX

ADDX #xx:8, Rd

BPL d:8

BMI d:8

BGE d:8

Rev. 1.50 Sep. 18, 2007 Pag

	BCC d:16(BHS d:16)	2	
	BCS d:16(BLO d:16)	2	
	BNE d:16	2	
	BEQ d:16	2	
	BVC d:16	2	
	BVS d:16	2	
	BPL d:16	2	
	BMI d:16	2	
	BGE d:16	2	
	BLT d:16	2	
	BGT d:16	2	
	BLE d:16	2	
BCLR	BCLR #xx:3, Rd	1	
	BCLR #xx:3, @ERd	2	2
	BCLR #xx:3, @aa:8	2	2
	BCLR Rn, Rd	1	
	BCLR Rn, @ERd	2	2
	BCLR Rn, @aa:8	2	2
BIAND	BIAND #xx:3, Rd	1	
	BIAND #xx:3, @ERd	2	1

1

1

2

1

2

2

RENESAS

Rev. 1.50 Sep. 18, 2007 Page 542 of 584

BIAND #xx:3, @aa:8

BILD #xx:3, Rd

BILD #xx:3, @ERd

BILD #xx:3, @aa:8

REJ09B0240-0150

BILD

	,			
BLD	BLD #xx:3, Rd	1		
	BLD #xx:3, @ERd	2		1
	BLD #xx:3, @aa:8	2		1
BNOT	BNOT #xx:3, Rd	1		
	BNOT #xx:3, @ERd	2		2
	BNOT #xx:3, @aa:8	2		2
	BNOT Rn, Rd	1		
	BNOT Rn, @ERd	2		2
	BNOT Rn, @aa:8	2		2
BOR	BOR #xx:3, Rd	1		
	BOR #xx:3, @ERd	2		1
	BOR #xx:3, @aa:8	2		1
BSET	BSET #xx:3, Rd	1		
	BSET #xx:3, @ERd	2		2
	BSET #xx:3, @aa:8	2		2
	BSET Rn, Rd	1		
	BSET Rn, @ERd	2		2
	BSET Rn, @aa:8	2		2
BSR	BSR d:8	2	1	
	BSR d:16	2	1	
BST	BST #xx:3, Rd	1		
	BST #xx:3, @ERd	2		2
	BST #xx:3, @aa:8	2		2

BIXOR #xx:3, @aa:8

Rev. 1.50 Sep. 18, 2007 Pag

	BXOR #xx:3, @ERd	2	1	
	BXOR #xx:3, @aa:8	2	1	
СМР	CMP.B #xx:8, Rd	1		
	CMP.B Rs, Rd	1		
	CMP.W #xx:16, Rd	2		
	CMP.W Rs, Rd	1		
	CMP.L #xx:32, ERd	3		
	CMP.L ERs, ERd	1		
DAA	DAA Rd	1		
DAS	DAS Rd	1		
DEC	DEC.B Rd	1		
	DEC.W #1/2, Rd	1		
	DEC.L #1/2, ERd	1		
DUVXS	DIVXS.B Rs, Rd	2		
	DIVXS.W Rs, ERd	2		
DIVXU	DIVXU.B Rs, Rd	1		
	DIVXU.W Rs, ERd	1		
EEPMOV	EEPMOV.B	2	2n+2*1	
	EEPMOV.W	2	2n+2*1	
EXTS	EXTS.W Rd	1		
	EXTS.L ERd	1		
EXTU	EXTU.W Rd	1		
	EXTU.L ERd	1		

Rev. 1.50 Sep. 18, 2007 Page 544 of 584



	JSR @aa:24	2		1		
	JSR @@aa:8	2	1	1		
LDC	LDC #xx:8, CCR	1				
	LDC Rs, CCR	1				
	LDC@ERs, CCR	2				1
	LDC@(d:16, ERs), CCR	3				1
	LDC@(d:24,ERs), CCR	5				1
	LDC@ERs+, CCR	2				1
	LDC@aa:16, CCR	3				1
	LDC@aa:24, CCR	4				1
MOV	MOV.B #xx:8, Rd	1				
	MOV.B Rs, Rd	1				
	MOV.B @ERs, Rd	1			1	
	MOV.B @(d:16, ERs), Rd	2			1	
	MOV.B @(d:24, ERs), Rd	4			1	
	MOV.B @ERs+, Rd	1			1	
	MOV.B @aa:8, Rd	1			1	
	MOV.B @aa:16, Rd	2			1	
	MOV.B @aa:24, Rd	3			1	
	MOV.B Rs, @Erd	1			1	
	MOV.B Rs, @(d:16, ERd)	2			1	
	MOV.B Rs, @(d:24, ERd)	4			1	
	MOV.B Rs, @-ERd	1			1	

MOV.B Rs, @aa:8

1

	MOV.W @aa:16, Hd	2		ı
	MOV.W @aa:24, Rd	3		1
	MOV.W Rs, @ERd	1		1
	MOV.W Rs, @(d:16,ERd)	2		1
	MOV.W Rs, @(d:24,ERd)	4		1
MOV	MOV.W Rs, @-ERd	1		1
	MOV.W Rs, @aa:16	2		1
	MOV.W Rs, @aa:24	3		1
	MOV.L #xx:32, ERd	3		
	MOV.L ERs, ERd	1		
	MOV.L @ERs, ERd	2		2
	MOV.L @(d:16,ERs), ERd	3		2
	MOV.L @(d:24,ERs), ERd	5		2
	MOV.L @ERs+, ERd	2		2
	MOV.L @aa:16, ERd	3		2
	MOV.L @aa:24, ERd	4		2
	MOV.L ERs,@ERd	2		2
	MOV.L ERs, @(d:16,ERd)	3		2
	MOV.L ERs, @(d:24,ERd)	5		2
	MOV.L ERs, @-ERd	2		2
	MOV.L ERs, @aa:16	3		2
	MOV.L ERs, @aa:24	4		2
MOVFPE	MOVFPE @aa:16, Rd*2	2	1	
MOVTPE	MOVTPE Rs,@aa:16*2	2	1	

Rev. 1.50 Sep. 18, 2007 Page 546 of 584 REJ09B0240-0150



	NOT.W Rd	1	
	NOT.L ERd	1	
OR	OR.B #xx:8, Rd	1	
	OR.B Rs, Rd	1	
	OR.W #xx:16, Rd	2	
	OR.W Rs, Rd	1	
	OR.L #xx:32, ERd	3	
	OR.L ERs, ERd	2	
ORC	ORC #xx:8, CCR	1	
POP	POP.W Rn	1	
	POP.L ERn	2	
PUSH	PUSH.W Rn	1	
	PUSH.L ERn	2	
ROTL	ROTL.B Rd	1	
	ROTL.W Rd	1	
	ROTL.L ERd	1	
ROTR	ROTR.B Rd	1	
	ROTR.W Rd	1	
	ROTR.L ERd	1	
ROTXL	ROTXL.B Rd	1	

1

1 1

NOP

NOT

NOP

NOT.B Rd

ROTXL.W Rd

ROTXL.L ERd

Rev. 1.50 Sep. 18, 2007 Pag

	SHAL.L ERd	1		
SHAR	SHAR.B Rd	1		
	SHAR.W Rd	1		
	SHAR.L ERd	1		
SHLL	SHLL.B Rd	1		
	SHLL.W Rd	1		
	SHLL.L ERd	1		
SHLR	SHLR.B Rd	1		
	SHLR.W Rd	1		
	SHLR.L ERd	1		
SLEEP	SLEEP	1		
STC	STC CCR, Rd	1		
	STC CCR, @ERd	2		1
	STC CCR, @(d:16,ERd)	3		1
	STC CCR, @(d:24,ERd)	5		1
	STC CCR,@-ERd	2		1
	STC CCR, @aa:16	3		1
	STC CCR, @aa:24	4		1
SUB	SUB.B Rs, Rd	1		
	SUB.W #xx:16, Rd	2		
	SUB.W Rs, Rd	1		
	SUB.L #xx:32, ERd	3		
	SUB.L ERs, ERd	1		

Rev. 1.50 Sep. 18, 2007 Page 548 of 584 REJ09B0240-0150

SUBS #1/2/4, ERd

SUBS



1

		XOR.L #xx:32, ERd	3
		XOR.L ERs, ERd	2
XORC		XORC #xx:8, CCR	1
Notes:	1.	n: Specified value in R4 n+1 times respectively.	L and R4. The source and destination operands are a

MOVFPE, MOVTPE	instructions	POP, PUSH	_	_	_	_	_	_	_	_	_	_	_	_
Arithmetic operations  ADD, CMP  BWL  BWL  BWL  ADDX, SUBX  B  B  ADDS, SUBS	motradiono	MOVFPE,	-	_	_	_	_	_	_	_	_	_	—	-
SUB		MOVTPE												
SUB	Arithmetic	ADD, CMP	BWL	BWL	_	_	_	_	_	_	_	_	-	-
ADDS, SUBS	operations	SUB	WL	BWL	_	_	_	_	_	_	_	_	_	-
INC, DEC		ADDX, SUBX	В	В	_	_	_	_	_	_	_	_	_	-
DAA, DAS		ADDS, SUBS	_	L	_	_	_	_	_	_	_	_	_	-
MULXU, MULXS, DIVXU, DIVXS  NEG		INC, DEC	_	BWL		_		_	_	_	_	_	_	-
MULXS,   DIVXU,   DIVXS   NEG   EXTU, EXTS   WL		DAA, DAS	_	В	_	_	_	_	_	_	_	_	_	-
DIVXU,   DIVXS   NEG		MULXU,	_	BW	_	_	_	_	_	_	_	_	_	-
DIVXS   NEG		MULXS,												
NEG		DIVXU,												
EXTU, EXTS		DIVXS												
AND, OR, XOR		NEG	_	BWL	_	_	_	_	_	_	_	_	-	T -
NOT		EXTU, EXTS	_	WL	_	_	_	_	_	_	_	_	-	-
Shift operations	Logical	AND, OR, XOR	_	BWL	_	_	_	_	_	_	_	_	_	-
Bit manipulations	operations	NOT	_	BWL	_	_	_	_	_	_	_	_	-	-
Branching Instructions	Shift operation	ıs	_	BWL	_	_	_	_	_	_	_	_	-	-
MP, JSR	Bit manipulation	ons	_	В	В	_	_	_	В	_	_	_	—	-
System control instructions	Branching	BCC, BSR	_	_	_	_	_	_	_	_	_	_	_	-
TRAPA	instructions	JMP, JSR	_	_	0	_	_	_	_	_	_	0	0	-
RTE		RTS	_	_	_	_	_	_	_	_	0	_	_	
SLEEP	System	TRAPA	_	_		_		_	_	_	_	_	_	-
SLEEP         — <td></td> <td>RTE</td> <td>_</td> <td>  -</td>		RTE	_	_	_	_	_	_	_	_	_	_	_	-
STC         —         B         W         W         W         W         —         —         —           ANDC, ORC, XORC         B         —	IIISHUCIONS	SLEEP	_	_	_	_	_	_	_	_	_	_	_	-
ANDC, ORC, B — — — — — — — — — — — — — — — — — —		LDC	В	В	W	W	W	W	_	W	W	_	_	-
XORC		STC	_	В	W	W	W	W	_	W	W	_	_	-
NOP — — — — — — — —		ANDC, ORC,	В	_	_	_	_	_	_	_	_	_	_	-
		XORC												
Block data transfer instructions — — — — — — — — — — — — — — —		NOP		_		_		_	_	_	_	_		_
	Block data tra	nsfer instructions	_	_		_		_	_	_	_	_	_	-

Rev. 1.50 Sep. 18, 2007 Page 550 of 584 REJ09B0240-0150






Figure B.1 Port 1 Block Diagram (P17)

Rev. 1.50 Sep. 18, 2007 Pag




Figure B.2 Port 1 Block Diagram (P16, P14)




Figure B.3 Port 1 Block Diagram (P15)

Rev. 1.50 Sep. 18, 2007 Page 552 of 584

REJ09B0240-0150

RENESAS




Figure B.4 Port 1 Block Diagram (P12)




Figure B.5 Port 1 Block Diagram (P11)



Rev. 1.50 Sep. 18, 2007 Pag REJ09




Figure B.6 Port 1 Block Diagram (P10)




Figure B.7 Port 2 Block Diagram (P27, P26, P25, P24, P23)

Rev. 1.50 Sep. 18, 2007 Page 554 of 584






Figure B.8 Port 2 Block Diagram (P22)




Figure B.9 Port 2 Block Diagram (P21)



Rev. 1.50 Sep. 18, 2007 Pag




Figure B.10 Port 2 Block Diagram (P20)




Figure B.11 Port 3 Block Diagram (P37, P36, P35, P34, P33, P32, P31, P30

Rev. 1.50 Sep. 18, 2007 Page 556 of 584






Figure B.12 Port5 Block Diagram (P57, P56)




Figure B.13 Port 5 Block Diagram (P55, P54, P53, P52, P51, P50)



Rev. 1.50 Sep. 18, 2007 Pag




Figure B.14 Port 7 Block Diagram (P77)




Figure B.15 Port 7 Block Diagram (P76)

Rev. 1.50 Sep. 18, 2007 Page 558 of 584






Figure B.16 Port 7 Block Diagram (P75)




Figure B.17 Port 7 Block Diagram (P74)



Rev. 1.50 Sep. 18, 2007 Pag




Figure B.18 Port 7 Block Diagram (P72)




Figure B.19 Port 7 Block Diagram (P71)

Rev. 1.50 Sep. 18, 2007 Page 560 of 584




Figure B.20 Port 7 Block Diagram (P70)




Figure B.21 Port 8 Block Diagram (P87, P86, P85)



Rev. 1.50 Sep. 18, 2007 Pag REJ09




Figure B.22 Port C Block Diagram (PC3, PC2, PC1, PC0)




Figure B.23 Port D Block Diagram (PD7, PD6, PD5, PD4, PD3, PD2, PD1, P

Rev. 1.50 Sep. 18, 2007 Page 562 of 584 REJ09B0240-0150






Figure B.24 Port E Block Diagram (PE7, PE6, PE5, PE4, PE3, PE2, PE1, P




Figure B.25 Port F Block Diagram (PF7, PF6, PF5, PF4, PF3, PF2, PF1, P.




Figure B.26 Port G Block Diagram (PG7, PG6, PG5)




Figure B.27 Port G Block Diagram (PG4, PG3, PG2, PG1, PG0)

Rev. 1.50 Sep. 18, 2007 Page 564 of 584






Figure B.28 Port H Block Diagram (PH7, PH6, PH5, PH4)




Figure B.29 Port H Block Diagram (PH3)



Rev. 1.50 Sep. 18, 2007 Pag




Figure B.30 Port H Block Diagram (PH2)




Figure B.31 Port H Block Diagram (PH1)






Figure B.32 Port H Block Diagram (PH0)




Figure B.33 Port J Block Diagram (PJ1)



Rev. 1.50 Sep. 18, 2007 Pag REJ09




Figure B.34 Port J Block Diagram (PJ0)

Rev. 1.50 Sep. 18, 2007 Page 568 of 584



PF7 to PF0	High impedance	High impedance	High impedance	High impedance	High impedance
PG7 to PG0	High impedance	Retained	Retained	High impedance	Functioning
PH7 to PH0	High impedance	Retained	Retained	High impedance	Functioning
Note: * Hi	igh level outpu	t when the pu	ll-up MOS is ir	on state.	

Retained

impedance

impedance

impedance

impedance

High

High impedance

High

High

High impedance

P77 to P74,

P72 to P70

P87 to P85

PC3 to PC0

PD7 to PD0

PE7 to PE0



RENESAS

impedance\*

impedance

impedance

impedance

impedance

impedance

High

High

High

High

High

Fu

Fu

Fu

Fu

Fu

Hiç

imp Fu

Fu

Functioning

**Functioning** 

Functioning

Functioning

Functioning

Rev. 1.50 Sep. 18, 2007 Pag

## **D.** Package Dimensions

The package dimensions that are shown in the Renesas Semiconductor Packages Data Bopriority.




Figure D.1 FP-100A Package Dimensions




Figure D.2 FP-100U Package Dimensions

Rev. 1.50 Sep. 18, 2007 Page 572 of 584




Amended

346

Section 14 Timer RD Figure 14.54 Block Diagram of

Digital Filter



Interface 3 (SCI3)

Section 17 Serial Communication 404

17.8.2 Mark State and Break Sending

Amended

direction (input or output) and level are deterr PCR and PDR. This can be used to set the T mark state (high level) or send a break during data transmission. To maintain the communic at mark state until TE is set to 1, set both PC

to 1 and also set the TXD bit to 1. Then, the 1 becomes an I/O port, and 1 is output from the To send a break during serial transmission, fi PCR to 1 and clear PDR to 0, and then set th to 1. At this time, regardless of the current tra state, the TXD pin becomes an I/O port, and

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

When the TXD or TXD2 bit in PMR1 or the TX

SMCR is 1, the TXD pin is used as an I/O por

from the TXD pin.

	f <sub>osc</sub> = 20 MHz				
	Active mode 2 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$	_	4.5	_	
Sleep mode supply current	Sleep mode 1 $V_{cc} = 5.0 \text{ V},$ $f_{osc} = 20 \text{ MHz}$	_	22.0	30.0	mA
	Sleep mode 1 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$	_	12.0	_	_
	Sleep mode 2 $V_{cc} = 5.0 \text{ V},$ $f_{osc} = 20 \text{ MHz}$	_	5.0	6.5	mA
	Sleep mode 2 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$	_	4.5	-	_
Subactive mode supply current	V <sub>cc</sub> = 3.0 V 32-kHz crystal resonator used	_	130	150	μA
Current	$(\phi_{SUB} = \phi_W/2)$	_	50	70	
	$V_{\rm cc} = 3.0 \text{ V}$ 32-kHz crystal resonator not used $(\phi_{\rm SUB} = \phi_{\rm W}/8)$	_	100	_	-
	: !	_	40	_	
Subsleep mode supply	Subsleep mode 1	_	110	140	μА
current	32-kHz crystal resonator used $(\phi_{SUB} = \phi_W/2)$	_	40	50	
	Subsleep mode 2 V <sub>cc</sub> = 3.0 V 32-kHz crystal	_	110	135	
	resonator not used	_		6.0	
Standby mode supply	32-kHz crystal resonator not used		_	135	μΑ

current (total)

Rev. 1.50 Sep. 18, 2007 Page 576 of 584



FSEL = 1			
VCLSEL = 0			
V <sub>cc</sub> = 4.0 to 5.5V	38.40	40.00	4
Ta = -40°C to +85°C			
FSEL = 1			
VCLSEL = 0			
Ta = -20°C to +75°C	38.40	40.00	4
FSEL = 1			
VCLSEL = 0			
Ta = -40°C to +85°C	38.00	40.00	42
FSEL = 1			
VCLSEL = 0			
V <sub>cc</sub> = 4.0 to 5.5V	31.52	32.00	3
Ta = 25°C			
FSEL = 0			
VCLSEL = 0			
Ta = 25°C	31.36	32.00	3
FSEL = 0			
VCLSEL = 0			
V <sub>∞</sub> = 4.0 to 5.5V	31.04	32.00	3
Ta = -20°C to +75°C			
FSEL = 0			
VCLSEL = 0			
V <sub>∞</sub> = 4.0 to 5.5V	30.72	32.00	3
Ta = -40°C to +85°C			
FSEL = 0			
VCLSEL = 0			
Ta = -20°C to +75°C	30.72	32.00	3
FSEL = 0			
VCLSEL = 0			
Ta = -40°C to +85°C	30.40	32.00	3
FSEL = 0			
VCLSEL = 0			

REJ09

Rev. 1.50 Sep. 18, 2007 Pag

Reset detection voltage 2*2	Vreset2	LVDSEL = 1	3.3	3.6	3.
Lower-limit voltage of LVDR operation	V <sub>LVDRmin</sub>		1.0	_	_

voltage 1\*

Notes: 1. This voltage should be used when the falling and rising volta function is used.

2. Select the low-voltage reset 2 when only the low-voltage de

REJ09B0240-0150



Auto-reload timer operation	Erase/erase-verify
	Erasing units
	Error protection
В	Event counter operation
Band-gap regulator459	Exception handling
Bit manipulation instructions	External oscillators
Bit rate	
Bit synchronous circuit441	
Block data transfer instructions	F
Boot mode	Flash memory
Boot program111	Framing error
Branch instructions	
Break	
Buffer operation	G
	General registers
C	
Clock pulse generators71	Н
Clock synchronous mode391	Hardware protection
Clocked synchronous serial format 432	That dware protection
Combinations of instructions and	
addressing modes550	I
Complementary PWM mode 326	_
Condition field30	I/O port block diagrams
Condition-code register (CCR)15	I/O ports

Addressing modes......31



 $\mathbf{E}$ 

Rev. 1.50 Sep. 18, 2007 Pag




REJ09










Effective address.....

Effective address extension.....

Interval timer operation	Power-down modes
IRQ3 to IRQ0 interrupts 56	Power-down states
	Power-on reset
	Power-on reset circuit
L	Prescaler S
Large current ports	Prescaler W
Logic operations instructions	
Low-voltage detection circuit	Product code lineup
_	Program counter (PC)
LVDI (interrupt by low voltage detect) circuit	Program/program-verify
	Program-counter relative
LVDR (reset by low voltage detect)	Programmer mode
circuit	Programming units
	Programming/erasing in user
	programming mode
M	PWM mode
Mark state	PWM2 mode
Memory indirect	
Memory map	
Module standby function	R
Multiprocessor communication	Realtime clock (RTC)
function	Register addresses
	Register bits
	Register direct
N	Register field
NMI interrupt	Register indirect
Noise canceler	Register indirect with displacemen
Noise canceller	Register indirect with post-increme
Number of execution states	Register indirect with pre-decreme





Pin arrangement.....

, , , , , , , , , , , , , , , , ,			
EBR1 109, 478, 486	6, 494	PCRH	179, 474
FENR 110, 478, 486	6, 494	PCRJ	184, 474
FLMCR1 107, 478, 486	6, 494	PDR1	127, 479
FLMCR2 108, 478, 486	6, 494	PDR2	132, 479
FLPWCR 110, 478, 486	6, 494	PDR3	136, 479
GRA235, 286, 472, 473, 481, 482	2, 489	PDR5	140, 479
GRB235, 286, 472, 473, 481, 482	2, 489	PDR7	145, 479
GRC235, 286, 472, 473, 481, 482	2, 489	PDR8	148, 479
GRD235, 286, 472, 473, 481, 482	2, 489	PDRC	150, 479
ICCR1410, 478, 486	6, 493	PDRD	152, 473
ICCR2413, 478, 486	6, 493	PDRE	161, 473
ICDRR 422, 478, 486	6, 493	PDRF	170, 473
ICDRS	422	PDRG	174, 474
ICDRT 422, 478, 486	6, 493	PDRH	180, 474
ICIER 417, 478, 486	6, 493	PDRJ	185, 474
ICMR 415, 478, 486	6, 493	PMR1	126, 479
ICR 55, 477, 483	5, 493	PMR3	132, 480
ICSR 419, 478, 486	6, 493	PMR5	139, 479
IEGR148, 480, 483	8, 495	PMRF	171, 474
IEGR249, 480, 483	8, 495	PMRG	175, 474
IENR1 50, 480, 483	8, 495	POCR	297, 474
IENR251, 480, 483	8, 495	PUCR1	128, 479
IRR1 51, 480, 483	8, 495	PUCR5	141, 479
IRR2 53, 480, 483	8, 495	PWCR	366, 479
IWPR 53, 480, 483	8, 495	PWDRL	367, 479
LVDCR 462, 477, 485	5, 493	PWDRU	367, 479

BDRL ...... 68, 479, 487, 494

BRR ...... 379, 479, 486, 494



RENESAS

PCRD......152, 47

PCRE ...... 161, 474

PCRG......174, 474

Rev. 1.50 Sep. 18, 2007 Pag

REJ09

SMR374, 479, 486, 494	TRDSR293, 47
SSR377, 479, 487, 494	TRDSTR 274, 47
SYSCR190, 480, 488, 495	TSR
SYSCR293, 480, 488, 495	Reset exception handling
SYSCR394, 480, 488, 495	Reset synchronous PWM mode
TCB1201, 478, 486, 493	
TCNTV205, 478, 486, 494	
TCORA205, 478, 486, 494	S
TCORB205, 478, 486, 494	Sample-and-hold circuit
TCRV0206, 478, 486, 494	Scan mode
TCRV1209, 479, 486, 494	Serial communication interface 3
TCSRV207, 478, 486, 494	(SCI3)
TCSRWD360, 479, 487, 494	Shift instructions
TCWD362, 479, 487, 494	Single mode
TDR374, 479, 487, 494	Slave address
TLB1201, 478, 486, 493	Sleep mode
TMB1200, 478, 486, 493	Software protection
TMWD362, 479, 487, 494	Stack pointer (SP)
TRCCNT235, 473, 482, 489	Stack status
TRCCR1224, 477, 485, 492	Standby mode
TRCCR2225, 477, 485, 492	Start condition
TRCDF234, 477, 485, 492	Stop condition
TRCIER226, 477, 485, 492	Subactive mode
TRCIOR0229, 477, 485, 492	Subclock generator
TRCIOR1231, 477, 485, 492	Subsleep mode

RWKDR ......191, 477, 485, 492

SAR ......421, 478, 486, 493

SCR3 .......375, 479, 486, 494

SMCR......371, 473, 482, 490

TRDOCR ...... 284, 475

TRDOER1 ..... 282, 475

TRDOER2 ...... 284, 475

TRDPMR...... 279, 475

Rev. 1.50 Sep. 18, 2007 Pag

Rev. 1.50 Sep. 18, 2007 Page 584 of 584

REJ09B0240-0150



## Renesas 16-Bit Single-Chip Microcomputer Hardware Manual H8/36109 Group

Publication Date: Rev.1.00, Jan. 25, 2006

Rev.1.50, Sep. 18, 2007

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.
Edited by: Customer Support Department

red by: Customer Support Department
Global Strategic Communication Div.

Clobal Strategic Communication

Renesas Solutions Corp.

© 2007. Renesas Technology Corp., All rights reserved. Printed in Japan.



## **RENESAS SALES OFFICES**

http://www.rei

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: -866 (21) 5877-1818, Fax: -865 (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <655 &213-0200, Fax: <655 &278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bidg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82 × (2) 796-3115, Fax: <82 × (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Ammourp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Tel: <603> 7955-9390, Fax: <603> 7955-9510

## H8/36109 Group Hardware Manual



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for renesas manufacturer:

Other Similar products are found below:

EL4511CUZ-T7 PYB15-Q24-S5-H-U PQA30-D24-S24-DH PQA30-D48-S12-TH PYB30-Q24-T312-H-U PYB15-Q24-S5-H-T PYB15-Q24-S12-H-T V7815-500-SMT PYB20-Q48-S12-H-T PQZ6-Q24-S15-D PYB20-Q48-S5-H-T PYB20-Q24-S12-H-T VLED15-120-350 VGS-75-12 PYB15-Q24-S12-H-U VGS-50-15 VGS-50-24 R5F100GFAFB#V0 VGS-25-24 VGS-50-5 VGS-100-12 M30620FCAFP#U3 ETSA120500UD-P5P-SZ PDQ2-D24-S12-S PDS1-S12-D12-M PDS1-S12-D15-M PYB15-Q24-S12-T PYB15-Q24-S24 PYB20-Q24-S24-DIN PYB20-Q48-S12 R0K33062PS000BE R0K505220S000BE R0K561664S000BE R0K570865S000BE HC55185AIMZ R5F52108CDFP#30 R5F72145BDFA#V1 R5S72631P200FP R7S721001VCBGAC0 EPSA050250UB-P5P-EJ HS0005PUU01H IS82C55A-5 ISL29035EVAL1Z ISL55110IVZ ISL6730AEVAL1Z ISL68200DEMO1Z ISL78235EVAL2Z ISL78268EVAL1Z ISL91107IRA-EVZ ISL9220IRTZEVAL1Z