

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

32

# SH7137 Group

Hardware Manual

Renesas 32-Bit RISC Microcomputer  
SuperH™ RISC engine Family

SH7131

SH7132

SH7136

SH7137

Renesas Electronics  
[www.renesas.com](http://www.renesas.com)

Rev.3.00

- document, please confirm the latest product information with a Renesas sales office. Also, please pay attention and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
  6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for a particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
  7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
  8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
    - (1) artificial life support devices or systems
    - (2) surgical implantations
    - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
    - (4) any other purposes that pose a direct threat to human lifeRenesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
  9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunction damages arising out of the use of Renesas products beyond such specified ranges.
  10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have special characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final product system manufactured by you.
  11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is high. You should implement safety measures so that Renesas products may not be easily detached from the products. Renesas shall have no liability for damages arising out of such detachment.
  12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
  13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

induced in the vicinity of LSI, an associated shoot-through current flows internal malfunctions may occur due to the false recognition of the pin state as an input. Unused pins should be handled as described under Handling of Unused Pins in the manual.

## 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

## 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

## 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

## 5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout parameters. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

- CPU and System-Control Modules
- On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, in the final part of each section.

7. List of Registers
8. Electrical Characteristics
9. Appendix
10. Main Revisions for This Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in the manual.

11. Index

**Objective:** This manual was written to explain the hardware functions and electrical characteristics of the SH7131, SH7132, SH7136, and SH7137 Group to the users.

Refer to the SH-1/SH-2/SH-DSP Software Manual for a detailed description of the instruction set.

Notes on reading this manual:

- In order to understand the overall functions of the chip  
Read the manual according to the contents. This manual can be roughly categorized on the CPU, system control functions, peripheral functions and electrical characteristics.
- In order to understand the details of the CPU's functions  
Read the SH-1/SH-2/SH-DSP Software Manual.
- In order to understand the details of a register when its name is known  
Read the index that is the final part of the manual to find the page number of the entry for the register. The addresses, bits, and initial values of the registers are summarized in section 1.2 List of Registers.

Examples: Register name: The following notation is used for cases when the same function is implemented on more than one channel:  
XXX\_N (XXX is the register name and N is the channel number)

Bit order: The MSB is on the left and the LSB is on the right.

Number notation: Binary is B'xxxx, hexadecimal is H'xxxx, decimal is D'xxxx.

Signal notation: An overbar is added to a low-active signal:  $\overline{\text{xxxx}}$

<b>Document Title</b>	<b>Document M</b>
SuperH™ RISC engine C/C++ Compiler, Assembler, Optimizing Linkage Editor Compiler Package V.9.00 User's Manual	REJ10B0152
SuperH™ RISC engine High-performance Embedded Workshop 3 User's Manual	REJ10B0025
SuperH RISC engine High-performance Embedded Workshop 3 Tutorial	REJ10B0023

Application note:

<b>Document Title</b>	<b>Document M</b>
SuperH RISC engine C/C++ Compiler Package Application Note	REJ05B0463

All trademarks and registered trademarks are the property of their respective owners.



2.2	Register Configuration.....
2.2.1	General Registers (Rn).....
2.2.2	Control Registers .....
2.2.3	System Registers.....
2.2.4	Initial Values of Registers.....
2.3	Data Formats.....
2.3.1	Register Data Format .....
2.3.2	Memory Data Formats .....
2.3.3	Immediate Data Formats.....
2.4	Features of Instructions.....
2.4.1	RISC Type .....
2.4.2	Addressing Modes .....
2.4.3	Instruction Formats .....
2.5	Instruction Set.....
2.5.1	Instruction Set by Type.....
2.5.2	Data Transfer Instructions.....
2.5.3	Arithmetic Operation Instructions .....
2.5.4	Logic Operation Instructions .....
2.5.5	Shift Instructions.....
2.5.6	Branch Instructions.....
2.5.7	System Control Instructions.....
2.6	Processing States.....
Section 3 MCU Operating Modes.....	
3.1	Selection of Operating Modes.....
3.2	Input/Output Pins.....
3.3	Operating Modes.....
3.3.1	Mode 0 (MCU Extension Mode 0) .....
3.3.2	Mode 2 (MCU Extension Mode 2) .....

4.4.2	Oscillation Stop Detection Control Register (OSCCR) .....
4.5	Changing Frequency .....
4.6	Oscillator.....
4.6.1	Connecting Crystal Resonator .....
4.6.2	External Clock Input Method.....
4.7	Function for Detecting Oscillator Stop .....
4.8	Usage Notes .....
4.8.1	Note on Crystal Resonator .....
4.8.2	Notes on Board Design.....
Section 5 Exception Handling .....	
5.1	Overview.....
5.1.1	Types of Exception Handling and Priority .....
5.1.2	Exception Handling Operations .....
5.1.3	Exception Handling Vector Table .....
5.2	Resets.....
5.2.1	Types of Resets.....
5.2.2	Power-On Reset .....
5.2.3	Manual Reset .....
5.3	Address Errors .....
5.3.1	Address Error Sources .....
5.3.2	Address Error Exception Source.....
5.4	Interrupts.....
5.4.1	Interrupt Sources.....
5.4.2	Interrupt Priority .....
5.4.3	Interrupt Exception Handling .....
5.5	Exceptions Triggered by Instructions .....
5.5.1	Types of Exceptions Triggered by Instructions .....
5.5.2	Trap Instructions.....

6.1	Features .....
6.2	Input/Output Pins .....
6.3	Register Descriptions .....
6.3.1	Interrupt Control Register 0 (ICR0) .....
6.3.2	IRQ Control Register (IRQCR) .....
6.3.3	IRQ Status register (IRQSR) .....
6.3.4	Interrupt Priority Registers A, D to F, and H to M (IPRA, IPRD to IPRF, and IPRH to IPRM) .....
6.4	Interrupt Sources .....
6.4.1	External Interrupts .....
6.4.2	On-Chip Peripheral Module Interrupts .....
6.4.3	User Break Interrupt (SH7136 and SH7137 only) .....
6.5	Interrupt Exception Handling Vector Table .....
6.6	Interrupt Operation .....
6.6.1	Interrupt Sequence .....
6.6.2	Stack after Interrupt Exception Handling .....
6.7	Interrupt Response Time .....
6.8	Data Transfer with Interrupt Request Signals .....
6.8.1	Handling Interrupt Request Signals as Sources for DTC Activation and CPU Interrupts .....
6.8.2	Handling Interrupt Request Signals as Sources for DTC Activation, but Not CPU Interrupts .....
6.8.3	Handling Interrupt Request Signals as Sources for CPU Interrupts, but Not DTC Activation .....
6.9	Usage Note .....
Section 7 User Break Controller (UBC) (SH7136 and SH7137 only) .....	
7.1	Features .....
7.2	Input/Output Pins .....

	7.3.11	Break Control Register (BRCR) .....	
	7.3.12	Execution Times Break Register (BETR).....	
	7.3.13	Branch Source Register (BRSR).....	
	7.3.14	Branch Destination Register (BRDR).....	
7.4		Operation .....	
	7.4.1	Flow of the User Break Operation .....	
	7.4.2	User Break on Instruction Fetch Cycle .....	
	7.4.3	Break on Data Access Cycle.....	
	7.4.4	Sequential Break.....	
	7.4.5	Value of Saved Program Counter .....	
	7.4.6	PC Trace .....	
	7.4.7	Usage Examples.....	
7.5		Usage Notes .....	
	Section 8 Data Transfer Controller (DTC).....		
8.1	Features.....		
8.2	Register Descriptions .....		
	8.2.1	DTC Mode Register A (MRA) .....	
	8.2.2	DTC Mode Register B (MRB).....	
	8.2.3	DTC Source Address Register (SAR).....	
	8.2.4	DTC Destination Address Register (DAR).....	
	8.2.5	DTC Transfer Count Register A (CRA) .....	
	8.2.6	DTC Transfer Count Register B (CRB).....	
	8.2.7	DTC Enable Registers A to E (DTCERA to DTCERE) .....	
	8.2.8	DTC Control Register (DTCCR).....	
	8.2.9	DTC Vector Base Register (DTCVBR).....	
	8.2.10	Bus Function Extending Register (BSCEHR) .....	
8.3	Activation Sources.....		
8.4	Location of Transfer Information and DTC Vector Table.....		

8.6	DTC Activation by Interrupt.....	
8.7	Examples of Use of the DTC .....	
	8.7.1 Normal Transfer Mode .....	
	8.7.2 Chain Transfer when Counter = 0.....	
8.8	Interrupt Sources.....	
8.9	Usage Notes .....	
	8.9.1 Module Standby Mode Setting .....	
	8.9.2 On-Chip RAM .....	
	8.9.3 DTCE Bit Setting.....	
	8.9.4 Chain Transfer .....	
	8.9.5 Transfer Information Start Address, Source Address, and Destination Address .....	
	8.9.6 Access to DTC Registers through DTC.....	
	8.9.7 Notes on IRQ Interrupt as DTC Activation Source .....	
	8.9.8 Notes on SCI as DTC Activation Sources .....	
	8.9.9 Clearing Interrupt Source Flag.....	
	8.9.10 Conflict between NMI Interrupt and DTC Activation .....	
	8.9.11 Operation When a DTC Activation Request is Cancelled While in Progre	
	<b>Section 9 Bus State Controller (BSC).....</b>	
9.1	Features .....	
9.2	Input/Output Pins .....	
9.3	Area Overview .....	
	9.3.1 Area Division.....	
	9.3.2 Address Map .....	
9.4	Register Descriptions .....	
	9.4.1 Common Control Register (CMNCR) .....	
	9.4.2 CSn Space Bus Control Register (CSnBCR) (n = 0 and 1).....	
	9.4.3 CSn Space Wait Control Register (CSnWCR) (n = 0 and 1).....	

Section 10 Multi-Function Timer Pulse Unit 2 (MTU2).....

10.1 Features.....

10.2 Input/Output Pins.....

10.3 Register Descriptions .....

10.3.1 Timer Control Register (TCR).....

10.3.2 Timer Mode Register (TMDR).....

10.3.3 Timer I/O Control Register (TIOR).....

10.3.4 Timer Compare Match Clear Register (TCNTCMPCLR).....

10.3.5 Timer Interrupt Enable Register (TIER).....

10.3.6 Timer Status Register (TSR).....

10.3.7 Timer Buffer Operation Transfer Mode Register (TBTM).....

10.3.8 Timer Input Capture Control Register (TICCR).....

10.3.9 Timer Synchronous Clear Register (TSYCR).....

10.3.10 Timer A/D Converter Start Request Control Register (TADCR) .....

10.3.11 Timer A/D Converter Start Request Cycle Set Registers  
(TADCORA\_4 and TADCORB\_4).....

10.3.12 Timer A/D Converter Start Request Cycle Set Buffer Registers  
(TADCOBRA\_4 and TADCOBRB\_4) .....

10.3.13 Timer Counter (TCNT).....

10.3.14 Timer General Register (TGR) .....

10.3.15 Timer Start Register (TSTR) .....

10.3.16 Timer Synchronous Register (TSYR).....

10.3.17 Timer Counter Synchronous Start Register (TCSYSTR) .....

10.3.18 Timer Read/Write Enable Register (TRWER) .....

10.3.19 Timer Output Master Enable Register (TOER) .....

10.3.20 Timer Output Control Register 1 (TOCR1).....

10.3.21 Timer Output Control Register 2 (TOCR2).....

	10.3.33	Bus Master Interface .....
10.4		Operation .....
	10.4.1	Basic Functions.....
	10.4.2	Synchronous Operation.....
	10.4.3	Buffer Operation.....
	10.4.4	Cascaded Operation .....
	10.4.5	PWM Modes .....
	10.4.6	Phase Counting Mode .....
	10.4.7	Reset-Synchronized PWM Mode.....
	10.4.8	Complementary PWM Mode .....
	10.4.9	A/D Converter Start Request Delaying Function.....
	10.4.10	MTU2–MTU2S Synchronous Operation .....
	10.4.11	External Pulse Width Measurement.....
	10.4.12	Dead Time Compensation.....
	10.4.13	TCNT Capture at Crest and/or Trough in Complementary PWM Operati
10.5		Interrupt Sources .....
	10.5.1	Interrupt Sources and Priorities.....
	10.5.2	DTC Activation.....
	10.5.3	A/D Converter Activation.....
10.6		Operation Timing.....
	10.6.1	Input/Output Timing .....
	10.6.2	Interrupt Signal Timing.....
10.7		Usage Notes .....
	10.7.1	Module Standby Mode Setting .....
	10.7.2	Input Clock Restrictions .....
	10.7.3	Caution on Period Setting .....
	10.7.4	Contention between TCNT Write and Clear Operations.....
	10.7.5	Contention between TCNT Write and Increment Operations.....
	10.7.6	Contention between TGR Write and Compare Match.....

10.7.18	Contention between TCNT Write and Overflow/Underflow .....	
10.7.19	Cautions on Transition from Normal Operation or PWM Mode 1 to Reset-Synchronized PWM Mode .....	
10.7.20	Output Level in Complementary PWM Mode and Reset-Synchronized PWM Mode .....	
10.7.21	Interrupts in Module Standby Mode .....	
10.7.22	Simultaneous Capture of TCNT_1 and TCNT_2 in Cascade Connection .....	
10.7.23	Notes on Output Waveform Control During Synchronous Counter Clearing in Complementary PWM Mode .....	
10.8	MTU2 Output Pin Initialization .....	
10.8.1	Operating Modes .....	
10.8.2	Reset Start Operation .....	
10.8.3	Operation in Case of Re-Setting Due to Error During Operation, etc. ....	
10.8.4	Overview of Initialization Procedures and Mode Transitions in Case of Error during Operation, etc. ....	
 Section 11 Multi-Function Timer Pulse Unit 2S (MTU2S) .....		
11.1	Input/Output Pins .....	
11.2	Register Descriptions .....	
 Section 12 Port Output Enable (POE) .....		
12.1	Features .....	
12.2	Input/Output Pins .....	
12.3	Register Descriptions .....	
12.3.1	Input Level Control/Status Register 1 (ICSR1) .....	
12.3.2	Output Level Control/Status Register 1 (OCSR1) .....	
12.3.3	Input Level Control/Status Register 2 (ICSR2) .....	
12.3.4	Output Level Control/Status Register 2 (OCSR2) .....	
12.3.5	Input Level Control/Status Register 3 (ICSR3) .....	



<b>Section 13</b>	<b>Watchdog Timer (WDT)</b> .....
13.1	Features .....
13.2	Input/Output Pin for WDT .....
13.3	Register Descriptions .....
13.3.1	Watchdog Timer Counter (WTCNT).....
13.3.2	Watchdog Timer Control/Status Register (WTCSR).....
13.3.3	Notes on Register Access.....
13.4	Operation .....
13.4.1	Revoking Software Standbys.....
13.4.2	Using Watchdog Timer Mode.....
13.4.3	Using Interval Timer Mode .....
13.5	Interrupt Source .....
13.6	Usage Note.....
13.6.1	WTCNT Setting Value .....

**Section 14** Serial Communication Interface (SCI) .....

14.1	Features .....
14.2	Input/Output Pins .....
14.3	Register Descriptions .....
14.3.1	Receive Shift Register (SCRSR).....
14.3.2	Receive Data Register (SCRDR) .....
14.3.3	Transmit Shift Register (SCTSR) .....
14.3.4	Transmit Data Register (SCTDR).....
14.3.5	Serial Mode Register (SCSMR).....
14.3.6	Serial Control Register (SCSCR).....
14.3.7	Serial Status Register (SCSSR).....
14.3.8	Serial Port Register (SCSPTR) .....
14.3.9	Serial Direction Control Register (SCSDCR).....
14.3.10	Bit Rate Register (SCBRR) .....

14.7.2	Multiple Receive Error Occurrence .....
14.7.3	Break Detection and Processing .....
14.7.4	Sending a Break Signal.....
14.7.5	Receive Data Sampling Timing and Receive Margin (Asynchronous Mode).....
14.7.6	Note on Using DTC .....
14.7.7	Note on Using External Clock in Clock Synchronous Mode.....
14.7.8	Module Standby Mode Setting .....
Section 15	Synchronous Serial Communication Unit (SSU).....
15.1	Features.....
15.2	Input/Output Pins.....
15.3	Register Descriptions .....
15.3.1	SS Control Register H (SSCRH) .....
15.3.2	SS Control Register L (SSCRL) .....
15.3.3	SS Mode Register (SSMR).....
15.3.4	SS Enable Register (SSER) .....
15.3.5	SS Status Register (SSSR).....
15.3.6	SS Control Register 2 (SSCR2).....
15.3.7	SS Transmit Data Registers 0 to 3 (SSTDR0 to SSTDR3).....
15.3.8	SS Receive Data Registers 0 to 3 (SSRDR0 to SSRDR3).....
15.3.9	SS Shift Register (SSTRSR).....
15.4	Operation .....
15.4.1	Transfer Clock .....
15.4.2	Relationship of Clock Phase, Polarity, and Data .....
15.4.3	Relationship between Data Input/Output Pins and Shift Register .....
15.4.4	Communication Modes and Pin Functions .....
15.4.5	SSU Mode.....
15.4.6	$\overline{\text{SCS}}$ Pin Control and Conflict Error.....
15.4.7	Clock Synchronous Communication Mode .....

16.2	Input/Output Pins .....	
16.3	Register Descriptions .....	
16.3.1	I <sup>2</sup> C Bus Control Register 1 (ICCR1) .....	
16.3.2	I <sup>2</sup> C Bus Control Register 2 (ICCR2) .....	
16.3.3	I <sup>2</sup> C Bus Mode Register (ICMR) .....	
16.3.4	I <sup>2</sup> C Bus Interrupt Enable Register (ICIER) .....	
16.3.5	I <sup>2</sup> C Bus Status Register (ICSR) .....	
16.3.6	I <sup>2</sup> C Bus Slave Address Register (SAR) .....	
16.3.7	I <sup>2</sup> C Bus Transmit Data Register (ICDRT) .....	
16.3.8	I <sup>2</sup> C Bus Receive Data Register (ICDRR) .....	
16.3.9	I <sup>2</sup> C Bus Shift Register (ICDRS) .....	
16.3.10	NF2CYC Register (NF2CYC) .....	
16.4	Operation .....	
16.4.1	I <sup>2</sup> C Bus Format .....	
16.4.2	Master Transmit Operation .....	
16.4.3	Master Receive Operation .....	
16.4.4	Slave Transmit Operation .....	
16.4.5	Slave Receive Operation .....	
16.4.6	Clock Synchronous Serial Format .....	
16.4.7	Noise Filter .....	
16.4.8	Example of Use .....	
16.5	I <sup>2</sup> C2 Interrupt Sources .....	
16.6	Operation Using the DTC .....	
16.7	Bit Synchronous Circuit .....	
16.8	Usage Note .....	
16.8.1	Module Standby Mode Setting .....	
16.8.2	Issuance of Stop Condition and Repeated Start Condition .....	
16.8.3	Issuance of a Start Condition and Stop Condition in Sequence .....	
16.8.4	Settings for Multi-Master Operation .....	

17.3.4	A/D Analog Input Channel Select Registers_0 and _1 (ADANSR_0 and ADANSR_1) .....	
17.3.5	A/D Data Registers 0 to 15 (ADDR0 to ADDR15) .....	
17.3.6	CPU Interface .....	
17.4	Operation .....	
17.4.1	Single-Cycle Scan Mode .....	
17.4.2	Continuous Scan Mode .....	
17.4.3	Input Sampling and A/D Conversion Time .....	
17.4.4	A/D Converter Activation by MTU2 and MTU2S .....	
17.4.5	External Trigger Input Timing .....	
17.4.6	Example of ADDR Auto-Clear Function.....	
17.5	Interrupt Sources and DTC Transfer Requests .....	
17.6	Definitions of A/D Conversion Accuracy.....	
17.7	Usage Notes .....	
17.7.1	Analog Input Voltage Range .....	
17.7.2	Relationship between AV <sub>cc</sub> , AV <sub>ss</sub> and V <sub>cc</sub> , V <sub>ss</sub> .....	
17.7.3	Range of AV <sub>refh</sub> and AV <sub>refl</sub> Pin Settings.....	
17.7.4	Notes on Board Design.....	
17.7.5	Notes on Noise Countermeasures .....	
17.7.6	Notes on Register Setting .....	
<b>Section 18 Compare Match Timer (CMT) .....</b>		
18.1	Features.....	
18.2	Register Descriptions .....	
18.2.1	Compare Match Timer Start Register (CMSTR).....	
18.2.2	Compare Match Timer Control/Status Register (CMCSR) .....	
18.2.3	Compare Match Counter (CMCNT).....	
18.2.4	Compare Match Constant Register (CMCOR) .....	
18.3	Operation .....	

18.5.5	Compare Match between CMCNT and CMCOR .....	
Section 19 Controller Area Network (RCAN-ET) .....		
19.1	Summary .....	
19.1.1	Overview .....	
19.1.2	Scope .....	
19.1.3	Audience .....	
19.1.4	References .....	
19.1.5	Features .....	
19.2	Architecture .....	
19.3	Programming Model – Overview .....	
19.3.1	Memory Map .....	
19.3.2	Mailbox Structure .....	
19.3.3	RCAN-ET Control Registers .....	
19.3.4	RCAN-ET Mailbox Registers .....	
19.4	Application Note .....	
19.4.1	Test Mode Settings .....	
19.4.2	Configuration of RCAN-ET .....	
19.4.3	Message Transmission Sequence .....	
19.4.4	Message Receive Sequence .....	
19.4.5	Reconfiguration of Mailbox .....	
19.5	Interrupt Sources .....	
19.6	DTC Interface .....	
19.7	CAN Bus Interface .....	
19.8	Usage Notes .....	
19.8.1	Module Stop Mode .....	
19.8.2	Reset .....	
19.8.3	CAN Sleep Mode .....	
19.8.4	Register Access .....	

20.1.7	Port E I/O Registers L, H (PEIORL, PEIORH) .....
20.1.8	Port E Control Registers L1 to L4, H1, H2 (PECRL1 to PECRL4, PECRH1, PECRH2) .....
20.1.9	IRQOUT Function Control Register (IFCR) .....
20.2	Usage Notes .....
Section 21 I/O Ports.....	
21.1	Port A.....
21.1.1	Register Descriptions.....
21.1.2	Port A Data Register L (PADRL).....
21.1.3	Port A Port Register L (PAPRL) .....
21.2	Port B.....
21.2.1	Register Descriptions.....
21.2.2	Port B Data Register L (PBDRL) .....
21.2.3	Port B Port Register L (PBPRL).....
21.3	Port D (SH7132/SH7137 Only).....
21.3.1	Register Descriptions.....
21.3.2	Port D Data Register L (PDDRL).....
21.3.3	Port D Port Register L (PDPRL) .....
21.4	Port E.....
21.4.1	Register Descriptions.....
21.4.2	Port E Data Registers H and L (PEDRH and PEDRL).....
21.4.3	Port E Port Registers H and L (PEPRH and PEPRL) .....
21.5	Port F.....
21.5.1	Register Descriptions.....
21.5.2	Port F Data Register L (PFDRL) .....
Section 22 Flash Memory.....	
22.1	Features.....

	22.4.3	Programming/Erasing Interface Parameters .....
	22.4.4	RAM Emulation Register (RAMER).....
22.5		On-Board Programming Mode .....
	22.5.1	Boot Mode .....
	22.5.2	User Program Mode.....
	22.5.3	User Boot Mode.....
22.6		Protection.....
	22.6.1	Hardware Protection .....
	22.6.2	Software Protection.....
	22.6.3	Error Protection.....
22.7		Flash Memory Emulation in RAM .....
22.8		Usage Notes .....
	22.8.1	Switching between User MAT and User Boot MAT.....
	22.8.2	Interrupts during Programming/Erasing .....
	22.8.3	Other Notes.....
22.9		Supplementary Information .....
	22.9.1	Specifications of the Standard Serial Communications Interface in Boot Mode .....
	22.9.2	Areas for Storage of the Procedural Program and Data for Programming.....
22.10		Programmer Mode .....
<b>Section 23 RAM .....</b>		
23.1		Usage Notes .....
	23.1.1	Module Standby Mode Setting .....
	23.1.2	Address Error.....
	23.1.3	Initial Values in RAM.....
<b>Section 24 Power-Down Modes .....</b>		
24.1		Features.....

	24.4.1	Transition to Sleep Mode.....
	24.4.2	Canceling Sleep Mode.....
24.5		Software Standby Mode (SH7136 and SH7137 only).....
	24.5.1	Transition to Software Standby Mode.....
	24.5.2	Canceling Software Standby Mode.....
24.6		Deep Software Standby Mode (SH7136 and SH7137 only).....
	24.6.1	Transition to Deep Software Standby Mode.....
	24.6.2	Canceling Deep Software Standby Mode.....
24.7		Module Standby Mode.....
	24.7.1	Transition to Module Standby Mode.....
	24.7.2	Canceling Module Standby Function.....
24.8		Usage Note.....
	24.8.1	Current Consumption while Waiting for Oscillation to be Stabilized.....
	24.8.2	Executing the SLEEP Instruction.....

## Section 25 List of Registers.....

25.1	Register Address Table (In the Order of Addresses).....
25.2	Register Bit List.....
25.3	Register States in Each Operating Mode.....

## Section 26 Electrical Characteristics.....

26.1	Absolute Maximum Ratings.....	
26.2	DC Characteristics.....	
26.3	AC Characteristics.....	
	26.3.1	Clock Timing.....
	26.3.2	Control Signal Timing.....
	26.3.3	AC Bus Timing.....
	26.3.4	Multi Function Timer Pulse Unit 2 (MTU2) Timing.....
	26.3.5	Multi Function Timer Pulse Unit 2S (MTU2S) Timing.....



26.5 Flash Memory Characteristics .....  
26.6 Usage Note.....  
    26.6.1 Notes on Connecting  $V_{CL}$  Capacitor.....

Appendix .....  
A. Pin States.....  
B. Processing of Unused Pins.....  
C. Pin States of Bus Related Signals .....  
D. Product Code Lineup .....  
E. Package Dimensions .....

Main Revisions for This Edition.....

Index .....



the I<sup>2</sup>C on internal bus architecture enhances data processing power. With this I<sup>2</sup>C, it is possible to assemble low-cost, high-performance, and high-functioning systems, even for applications that were previously impossible with microcomputers, such as real-time control which demands high speeds.

In addition, this LSI includes on-chip peripheral functions necessary for system configuration, such as large-capacity ROM and RAM, a data transfer controller (DTC), timers, a serial communication interface (SCI), a synchronous serial communication unit (SSU), an A/D converter, an interrupt controller (INTC), I/O ports, I<sup>2</sup>C bus interface 2 (I<sup>2</sup>C2), and control network (RCAN-ET).

This LSI also provides an external memory access support function to enable direct connection to various memory devices or peripheral LSIs (available only with the SH7132 and SH7133).

These on-chip functions significantly reduce costs of designing and manufacturing application systems.

The version of on-chip ROM is F-ZTAT™ (Flexible Zero Turn Around Time)\* that includes non-volatile memory. The flash memory can be programmed with a programmer that supports programming this LSI, and can also be programmed and erased by software. This enables LSI chip to be programmed at a user-site while mounted on a board.

The features of this LSI are listed in table 1.1.

Note: \* F-ZTAT is a trademark of Renesas Technology Corp.

- On-chip multiplier: Multiplication operations (32 bits × 32 bits) executed in two to five cycles
  - C language-oriented 62 basic instructions
- Note: Some specifications on slot illegal instruction exception in this LSI differ from those of the conventional SH-2. For details, see section 5.8.4, Notes on Slot Illegal Instruction Exception Handling.

---

Operating modes

- Operating modes
  - Single chip mode
  - Extended ROM enabled mode (Only in SH7132/SH7137)
  - Extended ROM disabled mode (Only in SH7132/SH7137)
- Operating states
  - Program execution state
  - Exception handling state
  - Bus release state (Only in SH7132/SH7137)
- Power-down modes
  - Sleep mode
  - Software standby mode (Only in SH7136/SH7137)
  - Deep software standby mode (Only in SH7136/SH7137)
  - Module standby mode

---

User break controller (UBC)

- Addresses, data values, type of access, and data size can all be specified for break conditions
- Supports a sequential break function
- Two break channels

(SH7132 and SH7137 only)

---

---

Data transfer controller (DTC)	<ul style="list-style-type: none"> <li>• Outputs a chip select signal according to the target area</li> <li>• Data transfer activated by an on-chip peripheral module interrupt can be done independently of the CPU transfer.</li> <li>• Transfer mode selectable for each interrupt source (transfer mode specified in memory)</li> <li>• Multiple data transfer enabled for one activation source</li> <li>• Various transfer modes Normal mode, repeat mode, or block transfer mode can be selected</li> <li>• Data transfer size can be specified as byte, word, or longword</li> <li>• The interrupt that activated the DTC can be issued to the CPU           <ul style="list-style-type: none"> <li>— A CPU interrupt can be requested after one data transfer completion.</li> <li>— A CPU interrupt can be requested after all specified data transfer completion.</li> </ul> </li> </ul>
Interrupt controller (INTC)	<ul style="list-style-type: none"> <li>• Five external interrupt pins (NMI and IRQ3 to IRQ0)</li> <li>• On-chip peripheral interrupts: Priority level set for each module</li> <li>• Vector addresses: A vector address for each interrupt source</li> </ul>

---

- Peripheral clock: Maximum 40 MHz
- MTU2 clock: Maximum 40 MHz
- MTU2S clock: Maximum 80 MHz

---

Watchdog timer  
(WDT)

- On-chip one-channel watchdog timer
- Interrupt generation is supported

---

Multi-function timer  
pulse unit 2 (MTU2)

- Maximum 16 lines of pulse input/output and 3 lines of pulse input based on six channels of 16-bit timers
  - 21 output compare and input capture registers
  - A total of 21 independent comparators
  - Selection of eight counter input clocks
  - Input capture function
  - Pulse output modes
    - Toggle, PWM, complementary PWM, and reset-synchronized modes
  - Synchronization of multiple counters
  - Complementary PWM output mode
    - Non-overlapping waveforms output for 6-phase inverter control
    - Automatic dead time setting
    - 0% to 100% PWM duty cycle specifiable
    - Output suppression
    - A/D conversion delaying function
    - Dead time compensation function
    - Interrupt skipping at crest or trough
-

Compare match timer (CMT)	<ul style="list-style-type: none"> <li>• 16-bit counters</li> <li>• Compare match interrupts can be generated</li> <li>• Two channels</li> </ul>
Serial communication interface (SCI)	<ul style="list-style-type: none"> <li>• Clock synchronous or asynchronous mode</li> <li>• Three channels</li> </ul>
Synchronous serial communication unit (SSU)	<ul style="list-style-type: none"> <li>• Master mode or slave mode selectable</li> <li>• Standard mode or bidirectional mode selectable</li> <li>• Transmit/receive data length can be selected from 8, 16, and 32 bits</li> <li>• Full-duplex communication (transmission and reception executed simultaneously)</li> <li>• Consecutive serial communication</li> <li>• One channel</li> </ul>
I <sup>2</sup> C bus interface (IIC2)	<ul style="list-style-type: none"> <li>• Conforming to Philips I<sup>2</sup>C bus interface specifications</li> <li>• Master mode and slave mode supported</li> <li>• Continuous transmission/reception</li> <li>• I<sup>2</sup>C bus format or clock synchronous serial format selectable</li> <li>• One channel</li> </ul>
Controller area network (RCAN-ET)	<ul style="list-style-type: none"> <li>• CAN version: Bosch 2.0B active is supported</li> <li>• Buffer size: 15 buffers for transmission/reception and one buffer for reception only</li> <li>• One channel</li> </ul>

(SH7131/SH7136)

- Input or output can be selected for each bit

---

Package


- LQFP1414-100 (0.5 pitch) (SH7132/SH7137)
- LQFP1414-80 (0.65 pitch) (SH7131/SH7136)

---

Power supply voltage

- Vcc: 3.0 to 3.6 V or 4.0 to 5.5 V
  - AVcc: 4.5 to 5.5 V
-





[Legend]

- |       |                          |                    |  |
|-------|--------------------------|--------------------|--|
| ROM:  | On-chip ROM              | PFC:               | Pin function controller                    |
| RAM:  | On-chip RAM              | MTU2:              | Multi-function timer pulse unit 2          |
| UBC:  | User break controller    | MTU2S:             | Multi-function timer pulse unit 2 (subset) |
| INTC: | Interrupt controller     | POE:               | Port output enable                         |
| CPG:  | Clock pulse generator    | SCI:               | Serial communication interface             |
| WDT:  | Watchdog timer           | SSU:               | Synchronous serial communication unit      |
| CPU:  | Central processing unit  | CMT:               | Compare match timer                        |
| BSC:  | Bus state controller     | ADC:               | A/D converter                              |
| DTC:  | Data transfer controller | RCAN-ET:           | Controller area network                    |
|       |                          | I <sup>2</sup> C2: | I <sup>2</sup> C Bus interface 2           |
|       |                          | H-UDI:             | User debugging interface                   |

Note: \* SH7136 and SH7137 only.

**Figure 1.1 Block Diagram**

MD1	62																				39	PA11/TXD0/AD1RG	
AVss	63																				38	PA12/SCK0/SCS	
PF15/AN15	64																				37	PA13/SCK1/SSCK	
PF14/AN14	65																				36	PA14/RXD1/SSI	
PF13/AN13	66																				35	PA15/TXD1/SSO	
PF12/AN12	67																				34	PB2/IRQ0/POE0/TIC5VS/SCL	
AV <sub>refh</sub>	68																				33	PB3/IRQ1/POE1/TIC5V/SDA	
PF11/AN11	69																				32	PB4/IRQ2/POE4/TIC5US	
PF10/AN10	70																				31	PB5/IRQ3/POE5/TIC5U	
PF9/AN9	71																				30	PB6/CTx0	
PF8/AN8	72																				29	V <sub>ss</sub>	
AV <sub>refl</sub>	73																				28	PB7/CRx0	
PF3/AN3	74																				27	V <sub>cc</sub>	
PF2/AN2	75																				26	PE0/TIOC0A	
PF1/AN1	76																				25	PE1/TIOC0B/RXD0	
PF0/AN0	77																				24	PE2/TIOC0C/TXD0	
AV <sub>cc</sub>	78																				23	PE3/TIOC0D/SCK0	
V <sub>cc</sub>	79																				22	PE4/TIOC1A/RXD1	
WDTOVF	80																				21	PE5/TIOC1B/TXD1	
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20		
		V <sub>ss</sub>																					
		PE21/TIOC4DS/TRST <sup>#2</sup>																					
		PE20/TIOC4CS/TMS <sup>#2</sup>																					
		PE19/TIOC4BS/TDO <sup>#2</sup>																					
		PE18/TIOC4AS/TDI <sup>#2</sup>																					
		PE17/TIOC3DS/TCK <sup>#2</sup>																					
		PE16/TIOC3BS/ASEBRKAK <sup>#2</sup> /ASEBRK <sup>#2</sup>																					
		PE15/TIOC4D/IRQOUT																					
		PE14/TIOC4C																					
		V <sub>cc</sub>																					
		PE13/TIOC4B/MRES																					
		PE12/TIOC4A																					
		V <sub>ss</sub>																					
		PE11/TIOC3D																					
		V <sub>cl</sub>																					
		PE9/TIOC3B																					
		PE10/TIOC3C																					
		PE8/TIOC3A																					
		PE7/TIOC2B																					
		PE6/TIOC2A/SCK1																					

LQFP-80  
(Top view)

- Notes: 1. This pin is used by the E10A emulator. On the SH7131 it functions as a V<sub>cc</sub> fixed pin and on the SH7136 as the ASEMD0 input pin.  
2. Pin function enabled on the SH7136 only.

**Figure 1.2 SH7131 and SH7136 Pin Assignments**



	VSS	I	Ground	Ground pin Connect all Vss pins to the power supply (0V). The LSI will not operate if any pins are open.
	VCL	O	Internal step-down power supply	External capacitance pins for step-down power supply Connect these pins to Vss with a 0.1 $\mu$ F capacitor (should be placed close to the pins).
Clock	PLLVss	I	PLL ground	Ground pin for the on-chip PLL oscillator
	EXTAL	I	External clock	Connected to a crystal resonator. An external clock signal must be input to the EXTAL pin.
	XTAL	O	Crystal	Connected to a crystal resonator.
	CK	O	System clock	Supplies the system clock to peripheral devices. The SH7131/SH7132 do not have this pin.

MRES	I	Manual reset	When low, this LSI enters manual reset state.
WDTOVF	O	Watchdog timer overflow	Output signal for the watchdog overflow Use a resistor of 1 MΩ or more. This pin needs to be pulled up.
BREQ	I	Bus-mastership request	Low when an external device requests the release of the mastership. This pin is available on the SH7132/SH7137.
BACK	O	Bus-mastership request acknowledge	Indicates that the bus mastership has been released to an external device. Reception of the BACK signal informs the device when to output the $\overline{\text{BREQ}}$ signal that it has acquired the bus. This pin is available only on the SH7132/SH7137.

recognized even in the bus state.

Address bus	A19 to A0	O	Address bus	Outputs addresses. This pin is available only on the SH7132/SH7137.
Data bus	D7 to D0	I/O	Data bus	8-bit bidirectional bus. This pin is available only on the SH7132/SH7137.
Bus control	$\overline{CS1}$ , $\overline{CS0}$	O	Chip select 1 and 0	Chip-select signal for external memory or devices. This pin is available only on the SH7132/SH7137.
	$\overline{RD}$	O	Read	Indicates reading of data from external devices. This pin is available only on the SH7132/SH7137.
	$\overline{WRL}$	O	Write	Indicates a write access to memory of the external data. This pin is available only on the SH7132/SH7137.
	$\overline{WAIT}$	I	Wait	Input signal for inserting a wait state into the bus cycles during address the external space. This pin is available only on the SH7132/SH7137.

			compare (channel 1)	output/PWM output pins
	TIOC2A, TIOC2B	I/O	MTU2 input capture/output compare (channel 2)	The TGRA_2 to TGRB_2 i capture input/output comp output/PWM output pins
	TIOC3A, TIOC3B, TIOC3C, TIOC3D	I/O	MTU2 input capture/output compare (channel 3)	The TGRA_3 to TGRD_3 i capture input/output comp output/PWM output pins
	TIOC4A, TIOC4B, TIOC4C, TIOC4D	I/O	MTU2 input capture/output compare (channel 4)	The TGRA_4 to TGRD_4 i capture input/output comp output/PWM output pins
	TIC5U, TIC5V, TIC5W	I	MTU2 input capture (channel 5)	The TGRU_5, TGRV_5, an TGRW_5 input capture inp (The TIC5W pin is availabl the SH7132/SH7137)
Multi function timer- pulse unit 2S (MTU2S)	TIOC3BS, TIOC3DS	I/O	MTU2S input capture/output compare (channel 3)	The TGRB_3S and TGRD capture input/output comp output/PWM output pins
	TIOC4AS, TIOC4BS, TIOC4CS, TIOC4DS	I/O	MTU2S input capture/output compare (channel 4)	The TGRA_4S to TGRD_4 capture input/output comp output/PWM output pins
	TIC5US, TIC5VS, TIC5WS	I	MTU2S input capture (channel 5)	The TGRU_5S, TGRV_5S TGRW_5S input capture ir (The TIC5WS pin is availa the SH7132/SH7137)

		SCK0		
Synchronous serial communication unit (SSU)	SSO	I/O	Data	Data input/output pin
	SSI	I/O	Data	Data input/output pin
	SSCK	I/O	Clock	Clock input/output pin
	SCS	I/O	Chip select	Chip select input/output pin
Controller area network (RCAN-ET)	CTx0	O	Transmit data	Transmit data pin for CAN b
	CRx0	I	Receive data	Receive data pin for CAN b
I <sup>2</sup> C bus interface 2 (I <sup>2</sup> C2)	SCL	I/O	I <sup>2</sup> C clock input/output	I <sup>2</sup> C bus clock input/output pin
	SDA	I/O	I <sup>2</sup> C data input/output	I <sup>2</sup> C bus data input/output pin
A/D converter (ADC)	AN15 to AN0	I	Analog input pins	Analog input pins (AN15 to AN3 to AN0 for the SH7131/SH7136)
	ADTRG	I	A/D conversion trigger input	External trigger input pin for A/D conversion
	AVcc	I	Analog power supply	Power supply pin for the A/D converter Connect it to the system power supply (Vcc) when the A/D converter is not used. Connect all AVcc pins to the power supply (Vcc) The A/D converter does not work if a pin is open.



	AVrefl	I	Analog reference power supply (low)	Analog reference power supply
I/O ports	PA15 to PA0	I/O	General port	16 bits of general input/output pins
	PB7 to PB0	I/O	General port	8 bits of general input/output pins (PB7 to PB2 in the SH7131/SH7136)
	PD10 to PD0	I/O	General port	11 bits of general input/output pins (The SH7131/SH7136 have this pin)
	PE21 to PE0	I/O	General port	22 bits of general input/output pins
	PF15 to PF0	I	General port	16 bits of general input/output pins (PF15 to PF8, PF3 to PF0 in the SH7131/SH7136)
User break controller (UBC)	$\overline{\text{UBCTRG}}$	O	User break trigger output	Trigger output pin for UBC match Available only in the SH7131/SH7137.
User debugging interface (H-UDI) (SH7136 and SH7137 only)	TCK	I	Test clock	Test-clock input pin.
	TMS	I	Test mode select	Inputs the test-mode select data.
	TDI	I	Test data input	Serial input pin for instruction data.
	TDO	O	Test data output	Serial output pin for instruction data.
	$\overline{\text{TRST}}$	I	Test reset	Initialization-signal input pin.

---

Note: The  $\overline{\text{WDTOVF}}$  pin should not be pulled down. If it must be pulled down, use a resistor of  $1\text{M}\Omega$  or more.

Post-increment register indirect (@Rn+)

Pre-decrement register indirect (@-Rn)

Register indirect with displacement (@disp:4, Rn)

Index register indirect (@R0, Rn)

GBR indirect with displacement (@disp:8, GBR)


Index GBR indirect (@R0, GBR)

PC relative with displacement (@disp:8, PC)

PC relative (disp:8/disp:12/Rn)

Immediate (#imm:8)

R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15, SP (hardware stack pointer) <sup>0*2</sup>



- Notes: 1. R0 can be used as an index register in index register indirect or index GBR indirect addressing mode. For some instructions, only R0 is used as the source or destination register.  
 2. R15 is used as a hardware stack pointer during exception handling.

**Figure 2.1 CPU Internal Register Configuration**



(GBR), and vector base register (VBR). SR indicates a processing state. GBR is used as address in GBR indirect addressing mode for data transfer of on-chip peripheral module. VBR is used as a base address of the exception handling (including interrupts) vector table.

- Status register (SR)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	-	-	-	-	-	M	Q	I[3:0]			-	-	
Initial value:	0	0	0	0	0	0	-	-	1	1	1	1	0	0
R/W:	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R

Bit	Bit name	Default	Read/Write	Description
31 to 10	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
9	M	Undefined	R/W	Used by the DIV0U, DIV0S, and DIV1 instructions.
8	Q	Undefined	R/W	Used by the DIV0U, DIV0S, and DIV1 instructions.
7 to 4	I[3:0]	1111	R/W	Interrupt Mask
3, 2	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.

- Global-base register (GBR)

This register indicates a base address in GBR indirect addressing mode. The GBR indirect addressing mode is used for data transfer of the on-chip peripheral module registers and operations.

- Vector-base register (VBR)

This register indicates the base address of the exception handling vector table.

The PC indicates the point which is four bytes (two instructions) after the current exception instruction.

## 2.2.4 Initial Values of Registers

Table 2.1 lists the initial values of registers after a reset.

**Table 2.1 Initial Values of Registers**

Type of register	Register	Default
General register	R0 to R14	Undefined
	R15 (SP)	SP value set in the exception handling vector
Control register	SR	I3 to I0: 1111 (H'F) Reserved bits: 0 Other bits: Undefined
	GBR	Undefined
	VBR	H'00000000
System register	MACH, MACL, PR	Undefined
	PC	PC value set in the exception handling vector

### 2.3.2 Memory Data Formats

Memory data formats are classified into bytes, words, and longwords. Byte data can be accessed from any address. Locate, however, word data at an address  $2n$ , longword data at  $4n$ . Otherwise, an address error will occur if an attempt is made to access word data starting from an address other than  $2n$  or longword data starting from an address other than  $4n$ . In such cases, the data accessed cannot be guaranteed. The hardware stack area, pointed by the hardware stack pointer (SP), uses only longword data starting from address  $4n$  because this area holds the program counter and status register.




Figure 2.3 Memory Data Format



## 2.4 Features of Instructions

### 2.4.1 RISC Type

The instructions are RISC-type instructions with the following features:

**Fixed 16-Bit Length:** All instructions have a fixed length of 16 bits. This improves program efficiency.

**One Instruction per Cycle:** Since pipelining is used, basic instructions can be executed one per cycle.

**Data Size:** The basic data size for operations is longword. Byte, word, or longword can be selected as the memory access size. Byte or word data in memory is sign-extended to longword and then calculated. Immediate data is sign-extended to longword for arithmetic operations and zero-extended to longword size for logical operations.

**Table 2.2 Word Data Sign Extension**

CPU in this LSI	Description	Example of Other CPU
MOV.W @ (disp,PC),R1	Sign-extended to 32 bits, R1 becomes H'00001234, and is then operated on by the ADD instruction.	ADD.W #H'1234,R0
ADD R1,R0		
..... .DATA.W H'1234		

Note: Immediate data is accessed by @ (disp,PC).

CPU in this LSI		Description	Example of Other
BRA	TRGET	ADD is executed before branch to TRGET.	ADD.W R1,R0
ADD	R1,R0		BRA TRGET

**Multiply/Multiply-and-Accumulate Operations:** A  $16 \times 16 \rightarrow 32$  multiply operation is executed in one to two cycles, and a  $16 \times 16 + 64 \rightarrow 64$  multiply-and-accumulate operation is executed in two to three cycles. A  $32 \times 32 \rightarrow 64$  multiply operation and a  $32 \times 32 + 64 \rightarrow 64$  multiply-and-accumulate operation are each executed in two to four cycles.

**T Bit:** The result of a comparison is indicated by the T bit in SR, and a conditional branch is performed according to whether the result is True or False. Processing speed has been improved by keeping the number of instructions that modify the T bit to a minimum.

**Table 2.4 T Bit**

CPU in this LSI		Description	Example of Other
CMP/GE	R1,R0	When $R0 \geq R1$ , the T bit is set.	CMP.W R1,R0
BT	TRGET0	When $R0 \geq R1$ , a branch is made to TRGET0.	BGE TRGET0
BF	TRGET1	When $R0 < R1$ , a branch is made to TRGET1.	BLT TRGET1
ADD	#-1,R0	The T bit is not changed by ADD.	SUB.W #-1,R0
CMP/EQ	#0,R0	When $R0 = 0$ , the T bit is set.	BEQ TRGET0
BT	TRGET	A branch is made when $R0 = 0$ .	

**Immediate Data:** 8-bit immediate data is placed in the instruction code. Word and longword immediate data is not placed in the instruction code. It is placed in a table in memory. This memory is accessed with the MOV immediate data instruction using PC relative addressing with displacement.

Note: Immediate data is accessed by @(disp,PC).

**Absolute Addresses:** When data is accessed by absolute address, place the absolute address in a table in memory beforehand. The absolute address value is transferred to a register through the MOV instruction whereby immediate data is loaded when an instruction is executed, and the data is accessed using the register indirect addressing mode.

**Table 2.6 Access to Absolute Address**




Type	CPU in this LSI	Example of Other CPUs
Absolute address	MOV.L @(disp,PC),R1	MOV.B @H'1234
	MOV.B @R1,R0	
	.....	
	.DATA.L H'12345678	

Note: Immediate data is referenced by @(disp,PC).




**16-Bit/32-Bit Displacement:** When data is accessed using the 16- or 32-bit displacement addressing mode, the displacement value is placed in a table in memory beforehand. Using the MOV instruction whereby immediate data is loaded when an instruction is executed, this value is transferred to a register and the data is accessed using index register indirect addressing mode.


Table 2.8 lists addressing modes and effective address calculation methods.

**Table 2.8 Addressing Modes and Effective Addresses**

Addressing Mode	Instruction Format	Effective Address Calculation Method	Calculation Formula
Register direct	Rn	Effective address is register Rn. (Operand is register Rn contents.)	—
Register indirect	@Rn	Effective address is register Rn contents. 	Rn
Register indirect with post-increment	@Rn+	Effective address is register Rn contents. A constant is added to Rn after instruction execution: 1 for a byte operand, 2 for a word operand, 4 for a longword operand. 	Rn After instruction execution Byte: Rn Word: Rn Longword: Rn → Rn
Register indirect with pre-decrement	@-Rn	Effective address is register Rn contents, decremented by a constant beforehand: 1 for a byte operand, 2 for a word operand, 4 for a longword operand. 	Byte: Rn Word: Rn Longword: Rn → Rn (Instruction executed after calculation)

Index register indirect	@(R0, Rn)	Effective address is sum of register Rn and R0 contents.	Rn + R0
GBR indirect with displacement	@(disp:8, GBR)	Effective address is register GBR contents with 8-bit displacement disp added. After disp is zero-extended, it is multiplied by 1 (byte), 2 (word), or 4 (longword), according to the operand size.	Byte: GBR + disp Word: GBR + disp × 2 Longword: GBR + disp × 4
Index GBR indirect	@(R0, GBR)	Effective address is sum of register GBR and R0 contents.	GBR + R0






PC relative


disp:8

Effective address is PC with 8-bit displacement PC + disp  
 disp added after being sign-extended and  
 multiplied by 2.



disp:12

Effective address is PC with 12-bit displacement PC + disp  
 disp added after being sign-extended and  
 multiplied by 2.



### 2.4.3 Instruction Formats

This section describes the instruction formats, and the meaning of the source and destination operands. The meaning of the operands depends on the instruction code. The following are used in the table.

xxxx: Instruction code

mmm: Source register


nnnn: Destination register

iiii: Immediate data

dddd: Displacement

Control register or system register      nnnn: pre-decrement register indirect      STC.L SR, @-H

m type



mmmm: register direct	Control register or system register	LDC Rm,SR
mmmm: post-increment register indirect	Control register or system register	LDC.L @Rm+,
mmmm: register indirect	—	JMP @Rm
PC relative using Rm	—	BRAF Rm



	nnnn: * post-increment register indirect (multiply-and-accumulate operation)						
	mmmm: post-increment register indirect	nnnn: register direct	MOV.L @Rm,				
	mmmm: register direct	nnnn: pre-decrement register indirect	MOV.L Rm,@				
	mmmm: register direct	nnnn: index register indirect	MOV.L Rm,@				
md type	mmmmdddd: register indirect with displacement	R0 (register direct)	MOV.B @(dis				
15 0	<table border="1"><tr><td>xxxx</td><td>xxxx</td><td>mmmm</td><td>dddd</td></tr></table>	xxxx	xxxx	mmmm	dddd		
xxxx	xxxx	mmmm	dddd				
nd4 type	R0 (register direct)	nnnndddd: register indirect with displacement	MOV.B R0,@				
15 0	<table border="1"><tr><td>xxxx</td><td>xxxx</td><td>nnnn</td><td>dddd</td></tr></table>	xxxx	xxxx	nnnn	dddd		
xxxx	xxxx	nnnn	dddd				
nmd type	mmmm: register direct	nnnndddd: register indirect with displacement	MOV.L Rm,@				
15 0	<table border="1"><tr><td>xxxx</td><td>nnnn</td><td>mmmm</td><td>dddd</td></tr></table>	xxxx	nnnn	mmmm	dddd		
xxxx	nnnn	mmmm	dddd				
	mmmmdddd: register indirect with displacement	nnnn: register direct	MOV.L @(dis				

	—	ddddddd:	BF label
		PC relative	
<b>d12 type</b>	—	dddddddddd:	BRA label
		PC relative	(label=disp+PC)
<b>nd8 type</b>	ddddddd: PC relative with displacement	nnnn: register direct	MOV.L @(disp,
<b>i type</b>	iiiiiii:	Index GBR indirect	AND.B #imm,@
	immediate		
	iiiiiii:	R0 (register direct)	AND #imm,R0
	immediate		
	iiiiiii:	—	TRAPA #imm
	immediate		
<b>ni type</b>	iiiiiii:	nnnn: register direct	ADD #imm,Rn
	immediate		

Note: \* In multiply and accumulate instructions, nnnn is the source register.

			Immediate data transfer	
			Peripheral module data transfer	
			Structure data transfer	
		MOVA	Effective address transfer	
		MOVT	T bit transfer	
		SWAP	Upper/lower swap	
		XTRCT	Extraction of middle of linked registers	
Arithmetic operation instructions	21	ADD	Binary addition	33
		ADDC	Binary addition with carry	
		ADDV	Binary addition with overflow	
		CMP/cond	Comparison	
		DIV1	Division	
		DIV0S	Signed division initialization	
		DIV0U	Unsigned division initialization	
		DMULS	Signed double-precision multiplication	
		DMULU	Unsigned double-precision multiplication	
		DT	Decrement and test	
		EXTS	Sign extension	
		EXTU	Zero extension	
		MAC	Multiply-and-accumulate, double-precision multiply-and-accumulate	
		MUL	Double-precision multiplication	

Logic  
operation  
instructions

0

AND

Logical AND

14

NOT

Bit inversion

OR

Logical OR

TAS

Memory test and bit setting

TST

T bit setting for logical AND

XOR

Exclusive logical OR

Shift  
instructions

10

ROTL

1-bit left shift

14

ROTR

1-bit right shift

ROTCL

1-bit left shift with T bit

ROTCR

1-bit right shift with T bit

SHAL

Arithmetic 1-bit left shift

SHAR

Arithmetic 1-bit right shift

SHLL

Logical 1-bit left shift

SHLLn

Logical n-bit left shift

SHLR

Logical 1-bit right shift

SHLRn

Logical n-bit right shift

		JMP	Unconditional branch	
		JSR	Branch to subroutine procedure	
		RTS	Return from subroutine procedure	
System control instructions	11	CLRT	T bit clear	3
		CLRMAC	MAC register clear	
		LDC	Load into control register	
		LDS	Load into system register	
		NOP	No operation	
		RTE	Return from exception handling	
		SETT	T bit setting	
		SLEEP	Transition to power-down mode	
		STC	Store from control register	
		STS	Store from system register	
		TRAPA	Trap exception handling	
Total:	62			14

Sz: Size	nnnn: Destination register	(xx): Memory operand
SRC: Source	0000: R0	M/Q/T: Flag bits in SR
DEST: Destination	0001: R1	&: Logical AND of each bit
Rm: Source register	.....	: Logical OR of each bit
Rn: Destination register	1111: R15	^: Exclusive logical OR of each bit
imm: Immediate data	iiii: Immediate data	–: Logical NOT of each bit
disp: Displacement* <sup>2</sup>	dddd: Displacement	<<n: n-bit left shift
		>>n: n-bit right shift

- Notes: 1. The table shows the minimum number of execution states. In practice, the number of instruction execution states will be increased in cases such as the following:
- When there is contention between an instruction fetch and a data access
  - When the destination register of a load instruction (memory → register) is used by the following instruction
2. Scaled (×1, ×2, or ×4) according to the instruction operand size, etc.  
For details, see SH-1/SH-2/SH-DSP Software Manual.

MOV	Rm, Rn	Rm → Rn	0110nnnnmmmm0011	1
MOV.B	Rm, @Rn	Rm → (Rn)	0010nnnnmmmm0000	1
MOV.W	Rm, @Rn	Rm → (Rn)	0010nnnnmmmm0001	1
MOV.L	Rm, @Rn	Rm → (Rn)	0010nnnnmmmm0010	1
MOV.B	@Rm, Rn	(Rm) → Sign extension → Rn	0110nnnnmmmm0000	1
MOV.W	@Rm, Rn	(Rm) → Sign extension → Rn	0110nnnnmmmm0001	1
MOV.L	@Rm, Rn	(Rm) → Rn	0110nnnnmmmm0010	1
MOV.B	Rm, @-Rn	Rn-1 → Rn, Rm → (Rn)	0010nnnnmmmm0100	1
MOV.W	Rm, @-Rn	Rn-2 → Rn, Rm → (Rn)	0010nnnnmmmm0101	1
MOV.L	Rm, @-Rn	Rn-4 → Rn, Rm → (Rn)	0010nnnnmmmm0110	1
MOV.B	@Rm+, Rn	(Rm) → Sign extension → Rn, Rm + 1 → Rm	0110nnnnmmmm0100	1
MOV.W	@Rm+, Rn	(Rm) → Sign extension → Rn, Rm + 2 → Rm	0110nnnnmmmm0101	1
MOV.L	@Rm+, Rn	(Rm) → Rn, Rm + 4 → Rm	0110nnnnmmmm0110	1
MOV.B	R0, @(disp, Rn)	R0 → (disp + Rn)	10000000nnnndddd	1
MOV.W	R0, @(disp, Rn)	R0 → (disp × 2 + Rn)	10000001nnnndddd	1
MOV.L	Rm, @(disp, Rn)	Rm → (disp × 4 + Rn)	0001nnnnmmmmdddd	1
MOV.B	@(disp, Rm), R0	(disp + Rm) → Sign extension → R0	10000100mmmmdddd	1
MOV.W	@(disp, Rm), R0	(disp × 2 + Rm) → Sign extension → R0	10000101mmmmdddd	1
MOV.L	@(disp, Rm), Rn	(disp × 4 + Rm) → Rn	0101nnnnmmmmdddd	1

MOV.B	R0,@(disp,GBR)	R0 → (disp + GBR)	11000000dddddddd	1	-
MOV.W	R0,@(disp,GBR)	R0 → (disp × 2 + GBR)	11000001dddddddd	1	-
MOV.L	R0,@(disp,GBR)	R0 → (disp × 4 + GBR)	11000010dddddddd	1	-
MOV.B	@(disp,GBR),R0	(disp + GBR) → Sign extension → R0	11000100dddddddd	1	-
MOV.W	@(disp,GBR),R0	(disp × 2 + GBR) → Sign extension → R0	11000101dddddddd	1	-
MOV.L	@(disp,GBR),R0	(disp × 4 + GBR) → R0	11000110dddddddd	1	-
MOVA	@(disp,PC),R0	disp × 4 + PC → R0	11000111dddddddd	1	-
MOVT	Rn	T → Rn	0000nnnn00101001	1	-
SWAP.B	Rm,Rn	Rm → Swap lowest two bytes → Rn	0110nnnnmmmm1000	1	-
SWAP.W	Rm,Rn	Rm → Swap two consecutive words → Rn	0110nnnnmmmm1001	1	-
XTRCT	Rm,Rn	Rm: Middle 32 bits of Rn → Rn	0010nnnnmmmm1101	1	-



Overflow → T

CMP/EQ	#imm, R0	If R0 = imm, 1 → T	10001000iiiiiii	1
CMP/EQ	Rm, Rn	If Rn = Rm, 1 → T	0011nnnnmmmm0000	1
CMP/HS	Rm, Rn	If Rn ≥ Rm with unsigned data, 1 → T	0011nnnnmmmm0010	1
CMP/GE	Rm, Rn	If Rn ≥ Rm with signed data, 1 → T	0011nnnnmmmm0011	1
CMP/HI	Rm, Rn	If Rn > Rm with unsigned data, 1 → T	0011nnnnmmmm0110	1
CMP/GT	Rm, Rn	If Rn > Rm with signed data, 1 → T	0011nnnnmmmm0111	1
CMP/PZ	Rn	If Rn ≥ 0, 1 → T	0100nnnn00010001	1
CMP/PL	Rn	If Rn > 0, 1 → T	0100nnnn00010101	1
CMP/STR	Rm, Rn	If Rn and Rm have an equivalent byte, 1 → T	0010nnnnmmmm1100	1
DIV1	Rm, Rn	Single-step division (Rn/Rm)	0011nnnnmmmm0100	1
DIV0S	Rm, Rn	MSB of Rn → Q, MSB of Rm → M, M^Q → T	0010nnnnmmmm0111	1
DIV0U		0 → M/Q/T	000000000011001	1
DMULS.L	Rm, Rn	Signed operation of Rn × Rm → MACH, MACL 32 × 32 → 64 bits	0011nnnnmmmm1101	2 to 5*

EXTU.B	Rm, Rn	A byte in Rm is zero-extended → Rn	0110nnnnmmmm1100	1
EXTU.W	Rm, Rn	A word in Rm is zero-extended → Rn	0110nnnnmmmm1101	1
MAC.L	@Rm+, @Rn+	Signed operation of (Rn) × (Rm) + MAC → MAC, 32 × 32 + 64 → 64 bits	0000nnnnmmmm1111	2 to 5*
MAC.W	@Rm+, @Rn+	Signed operation of (Rn) × (Rm) + MAC → MAC, 16 × 16 + 64 → 64 bits	0100nnnnmmmm1111	2 to 4*
MUL.L	Rm, Rn	Rn × Rm → MACL 32 × 32 → 32 bits	0000nnnnmmmm0111	2 to 5*
MULS.W	Rm, Rn	Signed operation of Rn × Rm → MAC 16 × 16 → 32 bits	0010nnnnmmmm1111	1 to 3*
MULU.W	Rm, Rn	Unsigned operation of Rn × Rm → MAC 16 × 16 → 32 bits	0010nnnnmmmm1110	1 to 3*
NEG	Rm, Rn	0-Rm → Rn	0110nnnnmmmm1011	1
NEGC	Rm, Rn	0-Rm-T → Rn, Borrow → T	0110nnnnmmmm1010	1
SUB	Rm, Rn	Rn-Rm → Rn	0011nnnnmmmm1000	1
SUBC	Rm, Rn	Rn-Rm-T → Rn, Borrow → T	0011nnnnmmmm1010	1
SUBV	Rm, Rn	Rn-Rm → Rn, Underflow → T	0011nnnnmmmm1011	1

Note: \* Indicates the number of execution cycles for normal operation.

OR	Rm, Rn	$Rn \mid Rm \rightarrow Rn$	0010nnnnmmmm1011	1
OR	#imm, R0	$R0 \mid imm \rightarrow R0$	11001011iiiiiiii	1
OR.B	#imm, @(R0, GBR)	$(R0 + GBR) \mid imm \rightarrow (R0 + GBR)$	11001111iiiiiiii	3
TAS.B	@Rn	If (Rn) is 0, $1 \rightarrow T$ ; $1 \rightarrow$ MSB of (Rn)	0100nnnn00011011	4
TST	Rm, Rn	$Rn \& Rm$ ; if the result is 0, $1 \rightarrow T$	0010nnnnmmmm1000	1
TST	#imm, R0	$R0 \& imm$ ; if the result is 0, $1 \rightarrow T$	11001000iiiiiiii	1
TST.B	#imm, @(R0, GBR)	$(R0 + GBR) \& imm$ ; if the result is 0, $1 \rightarrow T$	11001100iiiiiiii	3
XOR	Rm, Rn	$Rn \wedge Rm \rightarrow Rn$	0010nnnnmmmm1010	1
XOR	#imm, R0	$R0 \wedge imm \rightarrow R0$	11001010iiiiiiii	1
XOR.B	#imm, @(R0, GBR)	$(R0 + GBR) \wedge imm \rightarrow (R0 + GBR)$	11001110iiiiiiii	3

SHAR	Rn	MSB → Rn → T	0100nnnnn00100001	1
SHLL	Rn	T ← Rn ← 0	0100nnnnn00000000	1
SHLR	Rn	0 → Rn → T	0100nnnnn00000001	1
SHLL2	Rn	Rn << 2 → Rn	0100nnnnn00001000	1
SHLR2	Rn	Rn >> 2 → Rn	0100nnnnn00001001	1
SHLL8	Rn	Rn << 8 → Rn	0100nnnnn00011000	1
SHLR8	Rn	Rn >> 8 → Rn	0100nnnnn00011001	1
SHLL16	Rn	Rn << 16 → Rn	0100nnnnn00101000	1
SHLR16	Rn	Rn >> 16 → Rn	0100nnnnn00101001	1

BT	label	If T = 1, disp × 2 + PC → PC; if T = 0, nop	10001001ddddddddd	3/1*
BT/S	label	Delayed branch, if T = 1, disp × 2 + PC → PC; if T = 0, nop	10001101ddddddddd	2/1*
BRA	label	Delayed branch, disp × 2 + PC → PC	1010ddddddddd	2
BRAF	Rm	Delayed branch, Rm + PC → PC	0000mmmm00100011	2
BSR	label	Delayed branch, PC → PR, disp × 2 + PC → PC	1011ddddddddd	2
BSRF	Rm	Delayed branch, PC → PR, Rm + PC → PC	0000mmmm00000011	2
JMP	@Rm	Delayed branch, Rm → PC	0100mmmm00101011	2
JSR	@Rm	Delayed branch, PC → PR, Rm → PC	0100mmmm00001011	2
RTS		Delayed branch, PR → PC	0000000000001011	2

Note: \* One cycle when the branch is not executed.


LDC . L @Rm+, SR	(Rm) → SR, Rm + 4 → Rm	0100mmmm00000111	8
LDC . L @Rm+, GBR	(Rm) → GBR, Rm + 4 → Rm	0100mmmm00010111	4
LDC . L @Rm+, VBR	(Rm) → VBR, Rm + 4 → Rm	0100mmmm00100111	4
LDS Rm, MACH	Rm → MACH	0100mmmm00001010	1
LDS Rm, MACL	Rm → MACL	0100mmmm00011010	1
LDS Rm, PR	Rm → PR	0100mmmm00101010	1
LDS . L @Rm+, MACH	(Rm) → MACH, Rm + 4 → Rm	0100mmmm00000110	1
LDS . L @Rm+, MACL	(Rm) → MACL, Rm + 4 → Rm	0100mmmm00010110	1
LDS . L @Rm+, PR	(Rm) → PR, Rm + 4 → Rm	0100mmmm00100110	1
NOP	No operation	000000000001001	1
RTE	Delayed branch, Stack area → PC/SR	000000000101011	5
SETT	1 → T	000000000011000	1
SLEEP	Sleep	000000000011011	4*
STC SR, Rn	SR → Rn	0000nnnn00000010	1
STC GBR, Rn	GBR → Rn	0000nnnn00010010	1
STC VBR, Rn	VBR → Rn	0000nnnn00100010	1
STC . L SR, @-Rn	Rn-4 → Rn, SR → (Rn)	0100nnnn00000011	1
STC . L GBR, @-Rn	Rn-4 → Rn, GBR → (Rn)	0100nnnn00010011	1
STC . L VBR, @-Rn	Rn-4 → Rn, VBR → (Rn)	0100nnnn00100011	1

Note: \* Number of execution cycles until this LSI enters sleep mode.

About the number of execution cycles:

The table lists the minimum number of execution cycles. In practice, the number of execution cycles will be increased depending on the conditions such as:

- When there is a conflict between instruction fetch and data access
- When the destination register of a load instruction (memory → register) is used by the instruction immediately after the load instruction.



**Figure 2.4 Transitions between Processing States**



by SP. The start address of an exception handling routine is fetched from the exception handling vector table and a branch to the address is made to execute a program.

Then the processing state enters the program execution state.

- Program execution state

The CPU executes programs sequentially.

- Power-down state

The CPU stops to reduce power consumption. The SLEEP instruction makes the CPU sleep mode, software standby mode, or deep software standby mode.

- Bus release state

In the bus release state, the CPU releases access rights to the bus to the device that has requested them.



The MCU operating mode can be selected from MCU extension modes 0 and 2 and single-chip mode. For the on-chip flash memory programming mode, boot mode, user boot mode, and user programming mode which are on-chip programming modes are available.


**Table 3.1 Selection of Operating Modes**

Mode No.	Pin Setting			Mode Name	On-Chip ROM	Bus Width of CS0	
	FWE	MD1	MD0* <sup>1</sup>			SH7131/SH7136	SH7136
Mode 0	0	0	0	MCU extension mode 0	Disabled	—	8
Mode 2	0	1	0	MCU extension mode 2	Enabled	—	8
Mode 3	0	1	1	Single chip mode	Enabled	—	—
Mode 4* <sup>2</sup>	1	0	0	Boot mode	Enabled	—	—
Mode 5* <sup>2</sup>	1	0	1	User boot mode	Enabled	—	8
Mode 6* <sup>2</sup>	1	1	0	User programming mode	Enabled	—	8
Mode 7* <sup>2</sup>	1	1	1	Flash memory programming mode	Enabled	—	—


- Notes: 1. The SH7131 and SH7136 do not have the MD0 pin and only supports the following operating modes according to the combination of the FWE and MD1 pins.  
 Single chip mode: FWE pin = 0 and MD1 pin = 1  
 Boot mode: FWE pin = 1 and MD1 pin = 0  
 User programming mode: FWE pin = 1 and MD1 pin = 1
2. Flash memory programming mode.




All ports can be used in this mode, however the external address cannot be used.



**Figure 3.1 Address Map for Each Operating Mode in SH7131  
(128-Kbyte Flash Memory Version)**




**Figure 3.2 Address Map for Each Operating Mode in SH7131 and SH7132  
(256-Kbyte Flash Memory Version)**




**Figure 3.3 Address Map for Each Operating Mode in SH7132  
(128-Kbyte Flash Memory Version)**





**Figure 3.4 Address Map for Each Operating Mode in SH7132 and SH7133 (256-Kbyte Flash Memory Version)**



Note: \* See section 26.3.2, Control Signal Timing.

**Figure 3.5 Reset Input Timing when Changing Operating Mode**

a bus clock ( $B\phi - CK$ ) for the external bus interface, a MTU2S clock ( $MI\phi$ ) for the MTU2S module; and a MTU2 clock ( $MP\phi$ ) for the on-chip MTU2 module.

- Frequency change function


Frequencies of the internal clock ( $I\phi$ ), bus clock ( $B\phi$ ), peripheral clock ( $P\phi$ ), MTU2S ( $MI\phi$ ), and MTU2 clock ( $MP\phi$ ) can be changed independently using the divider circuit in the CPG. Frequencies are changed by software using the frequency control register (FCR) setting.

- Power-down mode control

The clock can be stopped in sleep mode and standby mode and specific modules can be stopped using the module standby function.

- Oscillation stop detection

If the clock supplied through the clock input pin stops for any reason, the timer pins are automatically placed in the high-impedance state.



**Figure 4.1 Block Diagram of Clock Pulse Generator**

PLL circuit. The division ratio should be specified in the frequency control register (FRQCR).

**Oscillation Stop Detection Circuit:** This circuit detects an abnormal condition in the on-chip oscillator.

**Clock Frequency Control Circuit:** The clock frequency control circuit controls the clock frequency according to the setting in the frequency control register (FRQCR).

**Standby Control Circuit:** The standby control circuit controls the state of the on-chip oscillator circuit and other modules in sleep or standby mode.

**Frequency Control Register (FRQCR):** The frequency control register (FRQCR) has 16 bits for the frequency division ratios of the internal clock (I $\phi$ ), bus clock (B $\phi$ ), peripheral clock (P $\phi$ ), MTU2S clock (MI $\phi$ ), and MTU2 clock (MP $\phi$ ).

**Oscillation Stop Detection Control Register (OSCCR):** The oscillation stop detection control register (OSCCR) has an oscillation stop detection flag and a bit for selecting flag status output through an external pin.

**Standby Control Registers 1 to 6 (STBCR1 to STBCR6):** The standby control registers (STBCR) have bits for controlling the power-down modes. For details, see section 24, Power Modes.

			AVD
			CMT
			WDT
Bus clock (B $\phi$ )	BSC	MTU2 clock (MP $\phi$ )	MTU2
	DTC	MTU2S clock (MI $\phi$ )	MTU2S

Note: \* SH7136 and SH7137 only.

Note: To use the clock output (CK) pin, appropriate settings may be needed for the pin function controller (PFC) in some cases. For details, refer to section 20, Pin Function Controller (PFC).

made in the pin function controller (PFC). For details, refer to section 20, Pin Function Controller (PFC).

**Mode 1:** The frequency of the external clock input from the EXTAL pin is multiplied by PLL circuit before being supplied to the on-chip modules in this LSI, which eliminates the need to generate a high-frequency clock outside the LSI. Since the input clock frequency ranging from 10 MHz to 12.5 MHz can be used, the internal clock ( $I\phi$ ) frequency ranges from 10 MHz to 125 MHz.

Maximum operating frequencies:

$I\phi = 80$  MHz,  $B\phi = 40$  MHz,  $P\phi = 40$  MHz,  $MI\phi = 80$  MHz, and  $MP\phi = 40$  MHz

Table 4.4 shows the frequency division ratios that can be specified with FRQCR.



1/4	1/4	1/8	1/4	1/8	2	2	1	2	1	20	20	10
1/4	1/4	1/4	1/4	1/4	2	2	2	2	2	20	20	20
1/3	1/3	1/3	1/3	1/3	8/3	8/3	8/3	8/3	8/3	26	26	26
1/2	1/8	1/8	1/8	1/8	4	1	1	1	1	40	10	10
1/2	1/8	1/8	1/4	1/8	4	1	1	2	1	40	10	10
1/2	1/8	1/8	1/2	1/8	4	1	1	4	1	40	10	10
1/2	1/4	1/8	1/8	1/8	4	2	1	1	1	40	20	10
1/2	1/4	1/8	1/4	1/8	4	2	1	2	1	40	20	10
1/2	1/4	1/8	1/4	1/4	4	2	1	2	2	40	20	10
1/2	1/4	1/8	1/2	1/8	4	2	1	4	1	40	20	10
1/2	1/4	1/8	1/2	1/4	4	2	1	4	2	40	20	10
1/2	1/4	1/4	1/4	1/4	4	2	2	2	2	40	20	20
1/2	1/4	1/4	1/2	1/4	4	2	2	4	2	40	20	20
1/2	1/2	1/8	1/8	1/8	4	4	1	1	1	40	40	10
1/2	1/2	1/8	1/4	1/8	4	4	1	2	1	40	40	10
1/2	1/2	1/8	1/4	1/4	4	4	1	2	2	40	40	10
1/2	1/2	1/8	1/2	1/8	4	4	1	4	1	40	40	10
1/2	1/2	1/8	1/2	1/4	4	4	1	4	2	40	40	10
1/2	1/2	1/8	1/2	1/2	4	4	1	4	4	40	40	10
1/2	1/2	1/4	1/4	1/4	4	4	2	2	2	40	40	20
1/2	1/2	1/4	1/2	1/4	4	4	2	4	2	40	40	20
1/2	1/2	1/4	1/2	1/2	4	4	2	4	4	40	40	20

1/1	1/4	1/8	1/4	1/8	8	2	1	2	1	80	20	10	2
1/1	1/4	1/8	1/4	1/4	8	2	1	2	2	80	20	10	2
1/1	1/4	1/8	1/2	1/8	8	2	1	4	1	80	20	10	4
1/1	1/4	1/8	1/2	1/4	8	2	1	4	2	80	20	10	4
1/1	1/4	1/8	1/1	1/8	8	2	1	8	1	80	20	10	8
1/1	1/4	1/8	1/1	1/4	8	2	1	8	2	80	20	10	8
1/1	1/4	1/4	1/4	1/4	8	2	2	2	2	80	20	20	2
1/1	1/4	1/4	1/2	1/4	8	2	2	4	2	80	20	20	4
1/1	1/4	1/4	1/1	1/4	8	2	2	8	2	80	20	20	8
1/1	1/3	1/3	1/3	1/3	8	8/3	8/3	8/3	8/3	80	26	26	2
1/1	1/3	1/3	1/1	1/3	8	8/3	8/3	8	8/3	80	26	26	8
1/1	1/2	1/8	1/8	1/8	8	4	1	1	1	80	40	10	1
1/1	1/2	1/8	1/4	1/8	8	4	1	2	1	80	40	10	2
1/1	1/2	1/8	1/4	1/4	8	4	1	2	2	80	40	10	2
1/1	1/2	1/8	1/2	1/8	8	4	1	4	1	80	40	10	4
1/1	1/2	1/8	1/2	1/4	8	4	1	4	2	80	40	10	4
1/1	1/2	1/8	1/2	1/2	8	4	1	4	4	80	40	10	4
1/1	1/2	1/8	1/1	1/8	8	4	1	8	1	80	40	10	8
1/1	1/2	1/8	1/1	1/4	8	4	1	8	2	80	40	10	8
1/1	1/2	1/8	1/1	1/2	8	4	1	8	4	80	40	10	8
1/1	1/2	1/4	1/4	1/4	8	4	2	2	2	80	40	20	2
1/1	1/2	1/4	1/2	1/4	8	4	2	4	2	80	40	20	4

1/1	1/1	1/4	1/2	1/4	8	8	2	4	2	40	40	10
1/1	1/1	1/4	1/2	1/2	8	8	2	4	4	40	40	10
1/1	1/1	1/4	1/1	1/4	8	8	2	8	2	40	40	10
1/1	1/1	1/4	1/1	1/2	8	8	2	8	4	40	40	10
1/1	1/1	1/4	1/1	1/1	8	8	2	8	8	40	40	10
1/1	1/1	1/3	1/3	1/3	8	8	8/3	8/3	8/3	40	40	13
1/1	1/1	1/3	1/1	1/3	8	8	8/3	8	8/3	40	40	13
1/1	1/1	1/3	1/1	1/1	8	8	8/3	8	8	40	40	13
1/1	1/1	1/2	1/2	1/2	8	8	4	4	4	40	40	20
1/1	1/1	1/2	1/1	1/2	8	8	4	8	4	40	40	20
1/1	1/1	1/2	1/1	1/1	8	8	4	8	8	40	40	20
1/1	1/1	1/1	1/1	1/1	8	8	8	8	8	40	40	40

- division ratio of the divider. The resultant frequency must be a maximum of 40 equal to or lower than the internal clock ( $I\phi$ ) frequency.
6. The peripheral clock ( $P\phi$ ) frequency is the product of the frequency of the input crystal resonator or EXTAL pin, the multiplication ratio ( $\times 8$ ) of the PLL circuit, a division ratio of the divider. The resultant frequency must be a maximum of 40 equal to or lower than the bus clock ( $B\phi$ ) frequency.
  7. When using the MTU2S and MTU2, the MTU2S clock ( $MI\phi$ ) frequency must be or lower than the internal clock ( $I\phi$ ) frequency and equal to or higher than the M clock ( $MP\phi$ ) frequency. The MTU2 clock ( $MP\phi$ ) frequency must be equal to or than the MTU2S clock ( $MI\phi$ ) frequency and the bus clock ( $B\phi$ ) frequency, and or higher than the peripheral clock frequency ( $P\phi$ ). The MTU2S clock ( $MI\phi$ ) frequency and MTU2 clock ( $MP\phi$ ) frequency are the product of the frequency of the input crystal resonator or EXTAL pin, the multiplication ratio ( $\times 8$ ) of the PLL circuit, a division ratio of the divider.
  8. The frequency of the CK pin is always be equal to the bus clock ( $B\phi$ ) frequency.

Frequency control register	FRQCR	R/W	H'00DB	H'FFFFE800	8
Oscillation stop detection control register	OSCCR	R/W	H'00	H'FFFFE814	8

#### 4.4.1 Frequency Control Register (FRQCR)

FRQCR is a 16-bit readable/writable register that specifies the frequency division ratios of the internal clock ( $I\phi$ ), bus clock ( $B\phi$ ), peripheral clock ( $P\phi$ ), MTU2S clock ( $MI\phi$ ), and MTU2S peripheral clock ( $MP\phi$ ). FRQCR can be accessed only in words.

FRQCR is initialized to H'36DB only by a power-on reset (except a power-on reset due to a software reset or a watchdog timer overflow).

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	IFC[2:0]			BFC[2:0]			PFC[2:0]			MIFC[2:0]			M		
Initial value:	0	0	1	1	0	1	1	0	1	1	0	1	1	0		
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

001:  $\times 1/2$

010:  $\times 1/3$

011:  $\times 1/4$

100:  $\times 1/8$

Other than above: Setting prohibited

---

11 to 9	BFC[2:0]	011	R/W	Bus Clock (B $\phi$ ) Frequency Division Ratio Specify the division ratio of the bus clock (B $\phi$ ) frequency with respect to the output frequency circuit. If a prohibited value is specified, subsequent operation is not guaranteed. 000: $\times 1$ 001: $\times 1/2$ 010: $\times 1/3$ 011: $\times 1/4$ 100: $\times 1/8$ Other than above: Setting prohibited
---------	----------	-----	-----	--

---


				100: ×1/8 Other than above: Setting prohibited
5 to 3	MIFC[2:0]	011	R/W	<p>MTU2S Clock (MI<math>\phi</math>) Frequency Division Ratio</p> <p>Specify the division ratio of the MTU2S clock frequency with respect to the output frequency circuit. If a prohibited value is specified, subsequent operation is not guaranteed.</p> <p>000: ×1 001: ×1/2 010: ×1/3 011: ×1/4 100: ×1/8</p> <p>Other than above: Setting prohibited</p>
2 to 0	MPFC[2:0]	011	R/W	<p>MTU2 Clock (MP<math>\phi</math>) Frequency Division Ratio</p> <p>Specify the division ratio of the MTU2 clock frequency with respect to the output frequency circuit. If a prohibited value is specified, subsequent operation is not guaranteed.</p> <p>000: ×1 001: ×1/2 010: ×1/3 011: ×1/4 100: ×1/8</p> <p>Other than above: Setting prohibited</p>

7 to 3	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
2	OSCSTOP	0	R	Oscillation Stop Detection Flag [Setting conditions] <ul style="list-style-type: none"> <li>When a stop in the clock input is detected and normal operation resumes.</li> <li>When software standby mode is entered.</li> </ul> [Clearing conditions] <ul style="list-style-type: none"> <li>By a power-on reset input through the <math>\overline{PWR\_RST}</math> pin.</li> <li>When software standby mode is canceled.</li> </ul>
1	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
0	OSCERS	0	R/W	Oscillation Stop Detection Flag Output Selection Selects whether to output the oscillation stop detection flag signal through the $\overline{WDTOVF}$ pin. 0: Outputs only the WDT overflow signal through the $\overline{WDTOVF}$ pin. 1: Outputs the WDT overflow signal and the oscillation stop detection flag signal through the $\overline{WDTOVF}$ pin.



3. Set the desired values in bits IFC2 to IFC0, BFC2 to BFC0, PFC2 to PFC0, MIFC2 to MIFC0, and MPFC2 to MPFC0 bits. Since the frequency multiplication ratio in the PLL circuit is at  $\times 8$ , the frequencies are determined only by selecting division ratios. When specifying the frequencies, satisfy the following condition: internal clock ( $I\phi$ )  $\geq$  bus clock ( $B\phi$ )  $\geq$  peripheral clock ( $P\phi$ ). When using the MTU2S clock and MTU2 clock, specify the frequencies to satisfy the following condition: internal clock ( $I\phi$ )  $\geq$  MTU2S clock ( $MI\phi$ )  $\geq$  MTU2 clock ( $MTU2\phi$ )  $\geq$  peripheral clock ( $P\phi$ ) and bus clock ( $B\phi$ )  $\geq$  MTU2 clock ( $MP\phi$ ). Code to rewrite the FRQCR should be executed in the on-chip ROM or on-chip RAM.
4. After an instruction to rewrite FRQCR has been issued, the actual clock frequencies change after  $(1 \text{ to } 24n) \text{ cyc} + 11B\phi + 7P\phi$ .  
n: Division ratio specified by the BFC bit in FRQCR (1, 1/2, 1/3, 1/4, or 1/8)  
cyc: Clock obtained by dividing EXTAL by 8 with the PLL.

Note: (1 to 24n) depends on the internal state.




**Figure 4.2 Connection of Crystal Resonator (Example)**

**Table 4.6 Damping Resistance Values (Reference Values)**

Frequency (MHz)	5	8	10	12.5
R <sub>d</sub> (Ω) (Reference values)	500	200	0	0


Figure 4.3 shows an equivalent circuit of the crystal resonator. Use a crystal resonator with characteristics listed in table 4.7.



**Figure 4.3 Crystal Resonator Equivalent Circuit**

**Table 4.7 Crystal Resonator Characteristics**

Frequency (MHz)	5	8	10	12.5
R <sub>s</sub> Max. (Ω) (Reference values)	120	80	60	50
C <sub>0</sub> Max. (pF) (Reference values)	7	7	7	7



**Figure 4.4 Example of External Clock Connection**


Even in software standby mode, these pins can be placed in high-impedance state. For details, refer to appendix A, Pin States. These pins enter the normal state after software standby mode is canceled. Under an abnormal condition where oscillation stops while the LSI is not in software standby mode, LSI operations other than the oscillation stop detection function become unpredictable. In this case, even after oscillation is restarted, LSI operations including the high-current pins become unpredictable.

Even while no change is detected in the EXTAL input, the PLL circuit in this LSI continues to oscillate at a frequency range from 100 kHz to 10 MHz (depending on the temperature and operating voltage).


## 4.8.2 Notes on Board Design

Measures against radiation noise are taken in this LSI. If further reduction in radiation noise is needed, it is recommended to use a multiple layer board and provide a layer exclusive to system ground.

When using a crystal resonator, place the crystal resonator and its load capacitors as close as possible to the XTAL and EXTAL pins. Do not route any signal lines near the oscillator circuit as shown in figure 4.5. Otherwise, correct oscillation can be interfered by induction.



**Figure 4.5 Cautions for Oscillator Circuit Board Design**



Note: \* CB and CPB are laminated ceramic type.

**Figure 4.6 Recommended External Circuitry around PLL**

Exception	Exception Source
Reset	Power-on reset
	Manual reset
Interrupt	User break (break before instruction execution)* <sup>3</sup>
Address error	CPU address error (instruction fetch)
Instruction	General illegal instructions (undefined code)
	Illegal slot instruction (undefined code placed immediately after a delayed branch instruction* <sup>1</sup> or instruction that changes the PC value* <sup>2</sup> )
	Trap instruction (TRAPA instruction)
Address error	CPU address error (data access)
Interrupt	User break (break after instruction execution or operand break)* <sup>3</sup>
Address error	DTC address error (data access)
Interrupt	NMI
	IRQ
	On-chip peripheral modules

- Notes:
1. Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BRAF.
  2. Instructions that change the PC value: JMP, JSR, BRA, BSR, RTS, RTE, BT, TRAPA, BF/S, BT/S, BSRF, BRAF, LDC Rm,SR, LDC.L @Rm+,SR.
  3. SH7136 and SH7137 only.

Address error		Detected during the instruction decode stage and started when execution of the current instruction is completed.
Interrupt		
Instruction	Trap instruction	Started by the execution of the TRAPA instruction.
	General illegal instructions	Started when an undefined code placed at other than a delay slot (immediately after a delayed branch instruction) is decoded.
	Illegal slot instructions	Started when an undefined code placed at a delay slot (immediately after a delayed branch instruction) or an instruction that changes the PC value is detected.

When exception handling starts, the CPU operates

**Exception Handling Triggered by Reset:** The initial values of the program counter (PC) and stack pointer (SP) are fetched from the exception handling vector table (PC from the address H'00000000 and SP from the address H'00000004 when a power-on reset. PC from the address H'00000008 and SP from the address H'0000000C when a manual reset.). For details, see Section 5.1.3, Exception Handling Vector Table. H'00000000 is then written to the vector base register (VBR), and H'F (B'1111) is written to the interrupt mask bits (I3 to I0) in the status register (SR). The program starts from the PC address fetched from the exception handling vector table.

**Exception Handling Triggered by Address Error, Interrupt, and Instruction:** SR and PC are saved to the stack indicated by R15. For interrupt exception handling, the interrupt priority is written to the interrupt mask bits (I3 to I0) in SR. For address error and instruction exception handling, bits I3 to I0 are not affected. The start address is then fetched from the exception handling vector table and the program starts from that address.



Table 5.3 shows the vector numbers and vector table address offsets. Table 5.4 shows the vector table addresses are calculated.

**Table 5.3 Vector Numbers and Vector Table Address Offsets**

Exception Handling Source		Vector Number	Vector Table Address Offset
Power-on reset	PC	0	H'00000000 to H'00000000
	SP	1	H'00000004 to H'00000000
Manual reset	PC	2	H'00000008 to H'00000000
	SP	3	H'0000000C to H'00000000
General illegal instruction		4	H'00000010 to H'00000001
(Reserved for system use)		5	H'00000014 to H'00000001
Illegal slot instruction		6	H'00000018 to H'00000001
(Reserved for system use)		7	H'0000001C to H'00000001
		8	H'00000020 to H'00000002
CPU address error		9	H'00000024 to H'00000002
DTC address error		10	H'00000028 to H'00000002
Interrupt	NMI	11	H'0000002C to H'00000002
	User break* <sup>1</sup>	12	H'00000030 to H'00000003
(Reserved for system use)		13	H'00000034 to H'00000003
		:	:
		31	H'0000007C to H'00000007
Trap instruction (user vector)		32	H'00000080 to H'00000008
		:	:
		63	H'000000FC to H'0000000F

On-chip peripheral module* <sup>2</sup>	72	H'00000120 to H'00000123
	:	:
	255	H'000003FC to H'000003FF

- Notes: 1. SH7136 and SH7137 only.  
2. For details on the vector numbers and vector table address offsets of on-chip peripheral module interrupts, see table 6.3 in section 6, Interrupt Controller (INTC).

**Table 5.4 Calculating Exception Handling Vector Table Addresses**

Exception Source	Vector Table Address Calculation
Resets	Vector table address = (vector table address offset) = (vector number) × 4
Address errors, interrupts, instructions	Vector table address = VBR + (vector table address offset) = VBR + (vector number) × 4

- Notes: 1. VBR: Vector base register  
2. Vector table address offset: See table 5.3.  
3. Vector number: See table 5.3.

Type	Reset State			Internal State		
	$\overline{\text{RES}}$	WDT Overflow	$\overline{\text{MRES}}$	CPU, INTC	On-Chip Peripheral Module	PO I/O
Power-on reset	Low	—	—	Initialized	Initialized	Initi
	High	Overflow	High	Initialized	Initialized	Initi
Manual reset	High	Not overflowed	Low	Initialized	Not initialized	Not

### 5.2.2 Power-On Reset

**Power-On Reset by  $\overline{\text{RES}}$  Pin:** When the  $\overline{\text{RES}}$  pin is driven low, this LSI enters the power-on reset state. To reliably reset this LSI, the  $\overline{\text{RES}}$  pin should be kept low for at least the oscillator settling time when applying the power or when in standby mode (when the clock is halted) for at least 20 t<sub>cy</sub> when the clock is operating. During the power-on reset state, CPU internal registers and all registers of on-chip peripheral modules are initialized. See appendix A, Pin States, for the status of individual pins during power-on reset mode.

In the power-on reset state, power-on reset exception handling starts when driving the  $\overline{\text{RES}}$  pin high after driving the pin low for the given time. The CPU operates as follows:

1. The initial value (execution start address) of the program counter (PC) is fetched from the exception handling vector table.
2. The initial value of the stack pointer (SP) is fetched from the exception handling vector table.
3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bits of the status register (SR) are set to H'F (B'1111).
4. The values fetched from the exception handling vector table are set in PC and SP, and the program starts.

If a reset caused by the signal input on the  $\overline{\text{RES}}$  pin and a reset caused by a WDT overflow occur simultaneously, the  $\overline{\text{RES}}$  pin reset has priority, and the WOVF bit in WTC SR is cleared to 0. When the power-on reset exception handling caused by the WDT is started, the CPU operation follows:

1. The initial value (execution start address) of the program counter (PC) is fetched from the exception handling vector table.
2. The initial value of the stack pointer (SP) is fetched from the exception handling vector table.
3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bits (IMSK) of the status register (SR) are set to H'F (B'1111).
4. The values fetched from the exception handling vector table are set in the PC and SP, and the program starts.

### 5.2.3 Manual Reset

When the  $\overline{\text{RES}}$  pin is high and the  $\overline{\text{MRES}}$  pin is driven low, the LSI becomes to be a manual reset state. To reliably reset the LSI, the  $\overline{\text{MRES}}$  pin should be kept at low for at least the duration of the oscillation settling time that is set in WDT when in software standby mode (when the clock is halted) or at least  $20 t_{\text{cyc}}$  when the clock is operating. During manual reset, the CPU interrupt is initialized. Registers of on-chip peripheral modules are not initialized. When the LSI enters manual reset status in the middle of a bus cycle, manual reset exception processing does not start until the bus cycle has ended. Thus, manual resets do not abort bus cycles. However, once  $\overline{\text{MRES}}$  is driven low, hold the low level until the CPU becomes to be a manual reset mode after the bus cycle ends. (Keep at low level for at least the longest bus cycle). See appendix A, Pin Status, for the status of individual pins during manual reset mode.

In the manual reset status, manual reset exception processing starts when the  $\overline{\text{MRES}}$  pin is returned to high. The CPU will then operate in the normal mode according to the procedures as described for power-on resets.

Instruction fetch	CPU	Instruction fetched from even address	None (normal)
		Instruction fetched from odd address	Address error
		Instruction fetched from a space other than on-chip peripheral module space	None (normal)
		Instruction fetched from on-chip peripheral module space	Address error
		Instruction fetched from external memory space in single chip mode	Address error
Data read/write	CPU or DTC	Word data accessed from even address	None (normal)
		Word data accessed from odd address	Address error
		Longword data accessed from a longword boundary	None (normal)
		Longword data accessed from other than a long-word boundary	Address error
		Byte or word data accessed in on-chip peripheral module space	None (normal)
		Longword data accessed in 16-bit on-chip peripheral module space	None (normal)
		Longword data accessed in 8-bit on-chip peripheral module space	None (normal)
		External memory space accessed when in single chip mode	Address error

3. The start address of the exception handling routine is fetched from the exception handling vector table that corresponds to the generated address error, and the program starts execution from that address. This branch is not a delayed branch.

NMI	NMI pin (external input)	1
User break*	User break controller (UBC)	1
IRQ	IRQ0 to IRQ3 pins (external input)	4
On-chip peripheral module	Multi-function timer pulse unit 2 (MTU2)	28
	Multi-function timer pulse unit 2S (MTU2S)	13
	Data transfer controller (DTC)	1
	Watchdog timer (WDT)	1
	A/D converter (A/D_0 and A/D_1)	2
	Compare match timer (CMT_0 and CMT_1)	2
	Serial communication interface (SCI_0, SCI_1, and SCI_2)	12
	Port output enable (POE)	3
	Synchronous serial communication unit (SSU)	3
I <sup>2</sup> C bus interface 2 (I <sup>2</sup> C2)	5	
Controller area network (RCAN-ET)	5	

Note: \* SH7136 and SH7137 only.

All interrupt sources are given different vector numbers and vector table address offsets. For details on vector numbers and vector table address offsets, see table 6.3 in section 6, Interrupt Controller (INTC).

priority levels that can be set are 0 to 15. Level 16 cannot be set. For details on IPRA, IPRD, IPRF, and IPRH to IPRM, see section 6.3.4, Interrupt Priority Registers A, D to F, and H to M (IPRA, IPRD to IPRF, and IPRH to IPRM).

**Table 5.8 Interrupt Priority**

Type	Priority Level	Comment
NMI	16	Fixed priority level. Cannot be masked.
User break*	15	Fixed priority level. Can be masked.
IRQ	0 to 15	Set with interrupt priority registers A, D, F, and H to M (IPRA, IPRD to IPRF, and IPRH to IPRM).
On-chip peripheral module	0 to 15	

Note: \* SH7136 and SH7137 only.

### 5.4.3 Interrupt Exception Handling

When an interrupt occurs, the interrupt controller (INTC) ascertains its priority level. NMI is always accepted, but other interrupts are only accepted if they have a priority level higher than the priority level set in the interrupt mask bits (I3 to I0) of the status register (SR).

When an interrupt is accepted, exception handling begins. In interrupt exception handling, the CPU saves SR and the program counter (PC) to the stack. The priority level of the accepted interrupt is written to bits I3 to I0 in SR. Although the priority level of the NMI is 16, the priority level in bits I3 to I0 is H'F (level 15). Next, the start address of the exception handling routine is determined from the exception handling vector table for the accepted interrupt, and program execution branches to that address and the program starts. For details on the interrupt exception handling, see section 6.6, Interrupt Operation.



Illegal slot instructions*	Undefined code placed immediately after a delayed branch instruction (delay slot) or instructions that changes the PC value	Delayed branch instructions: JMP, BRA, BSR, RTS, RTE, BF/S, BT/S, BRAF Instructions that changes the PC value: JSR, BRA, BSR, RTS, RTE, BT, B, BF/S, BT/S, BSRF, BRAF, LDC Rn, LDC.L @Rm+,SR
----------------------------	---	---

General illegal instructions*	Undefined code anywhere besides in a delay slot	—
-------------------------------	---	---

Note: \* The operation is not guaranteed when undefined instructions other than H'F0H'FFFF are decoded.

### 5.5.2 Trap Instructions

When a TRAPA instruction is executed, the trap instruction exception handling starts. The operation operates as follows:

1. The status register (SR) is saved to the stack.
2. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the TRAPA instruction.
3. The CPU reads the start address of the exception handling routine from the exception vector table that corresponds to the vector number specified in the TRAPA instruction. The program execution branches to that address, and then the program starts. This branch is a delayed branch.

rewrites the PC.

3. The start address of the exception handling routine is fetched from the exception handling vector table that corresponds to the exception that occurred. Program execution branches to that address and the program starts. This branch is not a delayed branch.

#### **5.5.4 General Illegal Instructions**

When an undefined code placed anywhere other than immediately after a delayed branch instruction (i.e., in a delay slot) is decoded, general illegal instruction exception handling occurs. The CPU handles the general illegal instructions in the same procedures as in the illegal slot instructions. Unlike processing of illegal slot instructions, however, the program counter is stacked is the start address of the undefined code.

Occurrence Timing	Address Error	Illegal Instruction	Slot illegal Instruction	Trap Instruction	Instruction Illegal
Instruction in delay slot	x* <sup>2</sup>	—	x* <sup>2</sup>	—	x
Immediately after interrupt disabled instruction* <sup>1</sup>	√	√	√	√	x


[Legend]

- √: Accepted
- x: Not accepted
- : Does not occur

- Notes:
1. Interrupt disabled instructions: LDC, LDC.L, STC, STC.L, LDS, LDS.L, STS, STS.L
  2. An exception is accepted before the execution of a delayed branch instruction. However, when an address error or a slot illegal instruction exception occurs in the delay slot of the RTE instruction, correct operation is not guaranteed.
  3. An exception is accepted after a delayed branch (between instructions in the delay slot and the branch destination).
  4. An exception is accepted after the execution of the next instruction of an interrupt disabled instruction (before the execution two instructions after an interrupt disabled instruction).


---

Address error (other than above)




---


Interrupt



---

Trap instruction





### 5.8.3 Address Errors Caused by Stacking for Address Error Exception Handling

When the SP value is not a multiple of 4, an address error will occur when stacking for exception handling (interrupts, etc.) and address error exception handling will start after the first exception handling is ended. Address errors will also occur in the stacking for this address error exception handling. To ensure that address error exception handling does not go into an endless loop, address errors are accepted at that point. This allows program control to be passed to the exception routine for address error exception and enables error processing.

When an address error occurs during exception handling stacking, the stacking bus cycle is not executed. When stacking the SR and PC values, the SP values for both are subtracted by 4. Therefore, the SP value is still not a multiple of 4 after the stacking. The address value output during stacking is the SP value whose lower two bits are cleared to 0. So the write data stored is undefined.

## Compiler

This instruction is not allocated in the delay slot in the compiler V.4 and its subsequent

### Real-time OS for $\mu$ ITRON specifications

1. HI7000/4, HI-SH7

This instruction does not exist in the delay slot within the OS.

2. HI7000

This instruction is in part allocated to the delay slot within the OS, which may cause illegal instruction exception handling in this LSI.

3. Others


The slot illegal instruction exception handling may be generated in this LSI in a case instruction is described in assembler or when the middleware of the object is introduced.

Note that a check-up program (checker) to pick up this instruction is available on our website. Download and utilize this checker as needed.









**Figure 6.1 Block Diagram of INTC**



IRQ status register	IRQSR	R/W	H'Fx00	H'FFFFE904	8, 1
Interrupt priority register A	IPRA	R/W	H'0000	H'FFFFE906	8, 1
Interrupt priority register D	IPRD	R/W	H'0000	H'FFFFE982	16
Interrupt priority register E	IPRE	R/W	H'0000	H'FFFFE984	16
Interrupt priority register F	IPRF	R/W	H'0000	H'FFFFE986	16
Interrupt priority register H	IPRH	R/W	H'0000	H'FFFFE98A	16
Interrupt priority register I	IPRI	R/W	H'0000	H'FFFFE98C	16
Interrupt priority register J	IPRJ	R/W	H'0000	H'FFFFE98E	16
Interrupt priority register K	IPRK	R/W	H'0000	H'FFFFE990	16
Interrupt priority register L	IPRL	R/W	H'0000	H'FFFFE992	16
Interrupt priority register M	IPRM	R/W	H'0000	H'FFFFE994	16

Bit	Bit Name	Initial Value	R/W	Description
15	NMIL	*	R	<p>NMI Input Level</p> <p>Indicates the state of the signal input to the NMI pin. This bit can be read to determine the NMI pin state. This bit cannot be modified.</p> <p>0: State of the NMI input is low</p> <p>1: State of the NMI input is high</p>
14 to 9	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value is always be 0.</p>
8	NMIE	0	R/W	<p>NMI Edge Select</p> <p>0: Interrupt request is detected on the falling edge of NMI input</p> <p>1: Interrupt request is detected on the rising edge of NMI input</p>
7 to 0	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value is always be 0.</p>

15 to 8	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
7	IRQ31S	0	R/W	IRQ3 Sense Select
6	IRQ30S	0	R/W	Set the interrupt request detection mode for pin IRQ3 00: Interrupt request is detected at the low level of pin IRQ3 01: Interrupt request is detected at the falling edge of pin IRQ3 10: Interrupt request is detected at the rising edge of pin IRQ3 11: Interrupt request is detected at both the falling and rising edges of pin IRQ3
5	IRQ21S	0	R/W	IRQ2 Sense Select
4	IRQ20S	0	R/W	Set the interrupt request detection mode for pin IRQ2 00: Interrupt request is detected at the low level of pin IRQ2 01: Interrupt request is detected at the falling edge of pin IRQ2 10: Interrupt request is detected at the rising edge of pin IRQ2 11: Interrupt request is detected at both the falling and rising edges of pin IRQ2

---

1	IRQ01S	0	R/W	IRQ0 Sense Select
0	IRQ00S	0	R/W	Set the interrupt request detection mode for 00: Interrupt request is detected at the low level IRQ0 01: Interrupt request is detected at the falling edge of pin IRQ0 10: Interrupt request is detected at the rising edge of pin IRQ0 11: Interrupt request is detected at both the rising and falling edges of pin IRQ0

---

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	—	All 1	R	Reserved These bits are always read as 1. The write value should always be 1.
11	IRQ3L	*	R	Indicates the state of pin IRQ3. 0: State of pin IRQ3 is low 1: State of pin IRQ3 is high
10	IRQ2L	*	R	Indicates the state of pin IRQ2. 0: State of pin IRQ2 is low 1: State of pin IRQ2 is high
9	IRQ1L	*	R	Indicates the state of pin IRQ1. 0: State of pin IRQ1 is low 1: State of pin IRQ1 is high
8	IRQ0L	*	R	Indicates the state of pin IRQ0. 0: State of pin IRQ0 is low 1: State of pin IRQ0 is high
7 to 4	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.



- When edge detection mode is selected
- 0: An IRQ3 interrupt has not been detected  
[Clearing conditions]
- Writing 0 after reading IRQ3F = 1
  - Accepting an IRQ3 interrupt
- 1: An IRQ3 interrupt request has been detected  
[Setting condition]  
Detecting the specified edge of pin IRQ3

---

2	IRQ2F	0	R/W	<p>Indicates the status of an IRQ2 interrupt request</p> <ul style="list-style-type: none"> <li>• When level detection mode is selected</li> </ul> <p>0: An IRQ2 interrupt has not been detected [Clearing condition] Driving pin IRQ2 high</p> <p>1: An IRQ2 interrupt has been detected [Setting condition] Driving pin IRQ2 low</p> <ul style="list-style-type: none"> <li>• When edge detection mode is selected</li> </ul> <p>0: An IRQ2 interrupt has not been detected [Clearing conditions]</p> <ul style="list-style-type: none"> <li>— Writing 0 after reading IRQ2F = 1</li> <li>— Accepting an IRQ2 interrupt</li> </ul> <p>1: An IRQ2 interrupt request has been detected [Setting condition] Detecting the specified edge of pin IRQ2</p>
---	-------	---	-----	---

---

- When edge detection mode is selected
- 0: An IRQ1 interrupt has not been detected  
[Clearing conditions]
- Writing 0 after reading IRQ1F = 1
  - Accepting an IRQ1 interrupt
- 1: An IRQ1 interrupt request has been detected  
[Setting condition]
- Detecting the specified edge of pin IRQ1

0	IRQ0F	0	R/W	<p>Indicates the status of an IRQ0 interrupt request</p> <ul style="list-style-type: none"> <li>• When level detection mode is selected</li> </ul> <p>0: An IRQ0 interrupt has not been detected [Clearing condition]</p> <p>Driving pin IRQ0 high</p> <p>1: An IRQ0 interrupt has been detected [Setting condition]</p> <p>Driving pin IRQ0 low</p> <ul style="list-style-type: none"> <li>• When edge detection mode is selected</li> </ul> <p>0: An IRQ0 interrupt has not been detected [Clearing conditions]</p> <ul style="list-style-type: none"> <li>— Writing 0 after reading IRQ0F = 1</li> <li>— Accepting an IRQ0 interrupt</li> </ul> <p>1: An IRQ0 interrupt request has been detected [Setting condition]</p> <p>Detecting the specified edge of pin IRQ0</p>
---	-------	---	-----	--

Note: \* The initial value is 1 when the level on the corresponding IRQ pin is high, and the level on the pin is low.

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	IPR[15:12]	0000	R/W	Set priority levels for the corresponding interrupt source. 0000: Priority level 0 (lowest) 0001: Priority level 1 0010: Priority level 2 0011: Priority level 3 0100: Priority level 4 0101: Priority level 5 0110: Priority level 6 0111: Priority level 7 1000: Priority level 8 1001: Priority level 9 1010: Priority level 10 1011: Priority level 11 1100: Priority level 12 1101: Priority level 13 1110: Priority level 14 1111: Priority level 15 (highest)

0111: Priority level 7  
1000: Priority level 8  
1001: Priority level 9  
1010: Priority level 10  
1011: Priority level 11  
1100: Priority level 12  
1101: Priority level 13  
1110: Priority level 14  
1111: Priority level 15 (highest)

---

7 to 4	IPR[7:4]	0000	R/W	Set priority levels for the corresponding inter- source.
--------	----------	------	-----	---

0000: Priority level 0 (lowest)  
0001: Priority level 1  
0010: Priority level 2  
0011: Priority level 3  
0100: Priority level 4  
0101: Priority level 5  
0110: Priority level 6  
0111: Priority level 7  
1000: Priority level 8  
1001: Priority level 9  
1010: Priority level 10  
1011: Priority level 11  
1100: Priority level 12  
1101: Priority level 13  
1110: Priority level 14  
1111: Priority level 15 (highest)

0111: Priority level 7  
1000: Priority level 8  
1001: Priority level 9  
1010: Priority level 10  
1011: Priority level 11  
1100: Priority level 12  
1101: Priority level 13  
1110: Priority level 14  
1111: Priority level 15 (highest)

---

Note: Name in the tables above is represented by a general name. Name in the list of r  
on the other hand, represented by a module name.

handler, the interrupt mask level bits (I3 to I0) in the status register (SR) are set to level 1.

**IRQ3 to IRQ0 Interrupts:** IRQ interrupts are requested by input from pins IRQ0 to IRQ3. The IRQ sense select bits (IRQ31S, IRQ30S to IRQ01S, and IRQ00S) in the IRQ control register (IRQCR) to select the detection mode from low level detection, falling edge detection, rising edge detection, and both edge detection for each pin. The priority level can be set from 0 to 15 for each pin using the interrupt priority register A (IPRA).

In the case that the low level detection is selected, an interrupt request signal is sent to the INTCON pin while the IRQ pin is driven low. The interrupt request signal stops to be sent to the INTCON pin when the IRQ pin becomes high. It is possible to confirm that an interrupt is requested by reading the interrupt request flags (IRQ3F to IRQ0F) in the IRQ status register (IRQSR).

In the case that the edge detection is selected, an interrupt request signal is sent to the INTCON pin when the following change on the IRQ pin is detected: from high to low in falling edge detection mode, from low to high in rising edge detection mode, and from low to high or from high to low in both edge detection mode. The IRQ interrupt request by detecting the change on the pin is held until the interrupt request is accepted. It is possible to confirm that an IRQ interrupt request has been detected by reading the IRQ flags (IRQ3F to IRQ0F) in the IRQ status register (IRQSR). The interrupt request by detecting the change on the pin can be withdrawn by writing 0 to an interrupt request flag after reading 1.

In the IRQ interrupt exception handling, the interrupt mask bits (I3 to I0) in the status register (SR) are set to the priority level value of the accepted IRQ interrupt. Figure 6.2 shows the interrupt request diagram of the IRQ3 to IRQ0 interrupts.

## Figure 6.2 Block Diagram of IRQ3 to IRQ0 Interrupts Control

### 6.4.2 On-Chip Peripheral Module Interrupts

On-chip peripheral module interrupts are interrupts generated by the following on-chip peripheral modules.

Since a different interrupt vector is allocated to each interrupt source, the exception handling routine does not have to decide which interrupt has occurred. Priority levels between 0 and 15 can be allocated to individual on-chip peripheral modules in interrupt priority registers D to M (IPRD to IPRF and IPRH to IPRM). On-chip peripheral module interrupt exception handling sets the interrupt mask level bits (I3 to I0) in the status register (SR) to the priority level of the on-chip peripheral module interrupt that was accepted.

### 6.4.3 User Break Interrupt (SH7136 and SH7137 only)

A user break interrupt has a priority level of 15, and occurs when the break condition set by the user break controller (UBC) is satisfied. User break interrupt requests are detected by edge detection and held until accepted. User break interrupt exception handling sets the interrupt mask level bits (I3 to I0) in the status register (SR) to level 15. For more details on the user break interrupt, see section 7, User Break Controller (UBC).

IRQ interrupts and on-chip peripheral module interrupt priorities can be set freely between 0 and 15 for each pin or module by setting interrupt priority registers A, D to F and H to M (IPRD to IPRF, and IPRH to IPRM). However, when interrupt sources whose priority level is allocated with the same IPR are requested, the interrupt of the smaller vector number has a higher priority. This priority cannot be changed. Priority levels of IRQ interrupts and on-chip peripheral module interrupts are initialized to level 0 at a power-on reset. If the same priority level is allocated to two or more interrupt sources and interrupts from those sources occur simultaneously, they are processed by the default priority order shown in table 6.3.

**Table 6.3 Interrupt Exception Handling Vectors and Priorities**

Interrupt Source	Name	Vector No.	Vector Table Starting Address	IPR
User break* <sup>1</sup>		12	H'00000030	—
External pin	NMI	11	H'0000002C	—
	IRQ0	64	H'00000100	IPRA15 to IPRA12
	IRQ1	65	H'00000104	IPRA11 to IPRA8
	IRQ2	66	H'00000108	IPRA7 to IPRA4
	IRQ3	67	H'0000010C	IPRA3 to IPRA0
MTU2_0	TGIA_0	88	H'00000160	IPRD15 to IPRD12
	TGIB_0	89	H'00000164	
	TGIC_0	90	H'00000168	
	TGID_0	91	H'0000016C	
	TCIV_0	92	H'00000170	IPRD11 to IPRD8
	TGIE_0	93	H'00000174	
	TGIF_0	94	H'00000178	



MTU2_3	TGIA_3	112	H'000001C0	IPRE7 to IPRE4
	TGIB_3	113	H'000001C4	
	TGIC_3	114	H'000001C8	
	TGID_3	115	H'000001CC	
	TCIV_3	116	H'000001D0	IPRE3 to IPRE0
MTU2_4	TGIA_4	120	H'000001E0	IPRF15 to IPRF12
	TGIB_4	121	H'000001E4	
	TGIC_4	122	H'000001E8	
	TGID_4	123	H'000001EC	
	TCIV_4	124	H'000001F0	IPRF11 to IPRF8
MTU2_5	TGIU_5	128	H'00000200	IPRF7 to IPRF4
	TGIV_5	129	H'00000204	
	TGIW_5	130	H'00000208	
POE (MTU2)	OEI1	132	H'00000210	IPRF3 to IPRF0
	OEI3	133	H'00000214	
I <sup>2</sup> C2* <sup>2</sup>	IINAKI	156	H'00000270	IPRH11 to IPRH8
MTU2S_3	TGIA_3S	160	H'00000280	IPRH7 to IPRH4
	TGIB_3S	161	H'00000284	
	TGIC_3S	162	H'00000288	
	TGID_3S	163	H'0000028C	
	TCIV_3S	164	H'00000290	IPRH3 to IPRH0


POE (MTU2S)	OEI2	180	H'000002D0	IPRI3 to IPRI0
CMT_0	CMI_0	184	H'000002E0	IPRJ15 to IPRJ12
CMT_1	CMI_1	188	H'000002F0	IPRJ11 to IPRJ8
WDT	ITI	196	H'00000310	IPRJ3 to IPRJ0
A/D_0	ADI_3	208	H'00000340	IPRK7 to IPRK4
A/D_1	ADI_4	212	H'00000350	IPRK3 to IPRK0
SCI_0	ERI_0	216	H'00000360	IPRL15 to IPRL12
	RXI_0	217	H'00000364	
	TXI_0	218	H'00000368	
	TEI_0	219	H'0000036C	
SCI_1	ERI_1	220	H'00000370	IPRL11 to IPRL8
	RXI_1	221	H'00000374	
	TXI_1	222	H'00000378	
	TEI_1	223	H'0000037C	
SCI_2	ERI_2	224	H'00000380	IPRL7 to IPRL4
	RXI_2	225	H'00000384	
	TXI_2	226	H'00000388	
	TEI_2	227	H'0000038C	
SSU	SSERI	232	H'000003A0	IPRM15 to IPRM12
	SSRXI	233	H'000003A4	
	SSTXI	234	H'000003A8	

- 
- Notes:
1. SH7136 and SH7137 only.
  2. Of the I<sup>2</sup>C2 interrupts, the vector address for the IINAKI interrupt is separated others.

interrupt are ignored\*. If interrupts that have the same priority level or interrupts with the same priority level occur simultaneously, the interrupt with the highest priority is selected according to the default priority shown in table 6.3.

3. The interrupt controller compares the priority level of the selected interrupt request with the priority level of the interrupt mask bits (I3 to I0) in the status register (SR) of the CPU. If the priority level of the selected request is equal to or less than the level set in bits I3 to I0, the request is ignored. If the priority level of the selected request is higher than the level in bits I3 to I0, the interrupt controller accepts the request and sends an interrupt request signal to the CPU.
4. When the interrupt controller accepts an interrupt, a low level is output from the  $\overline{\text{IRQ}}$  pin.
5. The CPU detects the interrupt request sent from the interrupt controller in the decode stage of an instruction to be executed. Instead of executing the decoded instruction, the CPU starts interrupt exception handling.
6. SR and PC are saved onto the stack.
7. The priority level of the accepted interrupt is copied to bits (I3 to I0) in SR.
8. When the accepted interrupt is sensed by level or is from an on-chip peripheral module, a low level is output from the  $\overline{\text{IRQOUT}}$  pin. When the accepted interrupt is sensed by edge, a low level is output from the  $\overline{\text{IRQOUT}}$  pin at the moment when the CPU starts interrupt exception processing instead of instruction execution as noted in 5. above. However, if the interrupt controller accepts an interrupt with a higher priority than the interrupt just to be accepted, the  $\overline{\text{IRQOUT}}$  pin holds low level.
9. The CPU reads the start address of the exception handling routine from the exception handling table for the accepted interrupt, branches to that address, and starts executing the program. This branch is not a delayed branch.





Notes: I3 to I0 are interrupt mask bits in the status register (SR) of the CPU

1.  $\overline{\text{IRQOUT}}$  is the same signal as the interrupt request signal to the CPU (see figure 6.1). Therefore,  $\overline{\text{IRQOUT}}$  is output when the request priority level is higher than the level in bits I3–I0 of SR.
2. When the accepted interrupt is sensed by edge, a high level is output from the  $\overline{\text{IRQOUT}}$  pin at the moment when the CPU starts interrupt exception processing instead of instruction execution (namely, before saving SR to stack). However, if the interrupt controller accepts an interrupt with a higher priority than the interrupt just to be accepted and has output an interrupt request to the CPU, the  $\overline{\text{IRQOUT}}$  pin holds low level.
3. The  $\overline{\text{IRQOUT}}$  pin change timing depends on a frequency dividing ratio between the internal ( $f_{\phi}$ ) and bus ( $B_{\phi}$ ) clocks. This flowchart shows that the frequency dividing ratios of the internal ( $f_{\phi}$ ) and bus ( $B_{\phi}$ ) clocks are the same.

**Figure 6.3 Interrupt Sequence Flowchart**

- Notes:
1. PC is the start address of the next instruction (instruction at the return address) after the instruction.
  2. Always make sure that SP is a multiple of 4

### **Figure 6.4 Stack after Interrupt Exception Handling**

## **6.7 Interrupt Response Time**


Table 6.4 lists the interrupt response time, which is the time from the occurrence of an interrupt request until the interrupt exception handling starts and fetching of the first instruction of the interrupt handling routine begins.

Time from start of interrupt exception handling until fetch of first instruction of exception handling routine starts	$8 \times \text{lcyc} + m1 + m2 + m3$	$8 \times \text{lcyc} + m1 + m2 + m3$	$8 \times \text{lcyc} + m1 + m2 + m3$	Performs the s and SR, and v address fetch.
Interrupt response time	Total: $9 \times \text{lcyc} + 2 \times \text{Pcyc} + m1 + m2 + m3 + X$	$9 \times \text{lcyc} + 1 \times \text{Pcyc} + 2 \times \text{Bcyc} + m1 + m2 + m3 + X$	$9 \times \text{lcyc} + 3 \times \text{Pcyc} + m1 + m2 + m3 + X$	
	Minimum*:	$12 \times \text{lcyc} + 2 \times \text{Pcyc}$	$12 \times \text{lcyc} + 1 \times \text{Pcyc} + 2 \times \text{Bcyc}$	$12 \times \text{lcyc} + 3 \times \text{Pcyc}$ SR, PC, and v are all in on-ch
	Maximum:	$16 \times \text{lcyc} + 2 \times \text{Pcyc} + 2 \times (m1 + m2 + m3) + m4$	$16 \times \text{lcyc} + 1 \times \text{Pcyc} + 2 \times \text{Bcyc} + 2 \times (m1 + m2 + m3) + m4$	$16 \times \text{lcyc} + 3 \times \text{Pcyc} + 2 \times (m1 + m2 + m3) + m4$

Notes: \* In the case that  $m1 = m2 = m3 = m4 = 1 \times \text{lcyc}$ .  
 $m1$  to  $m4$  are the number of cycles needed for the following memory accesses  
 $m1$ : SR save (longword write)  
 $m2$ : PC save (longword write)  
 $m3$ : Vector address read (longword read)  
 $m4$ : Fetch first instruction of interrupt service routine



Figures 6.5 and 6.6 show control block diagrams.



**Figure 6.5 IRQ Interrupt Control Block Diagram**

**Figure 6.6 On-Chip Module Interrupt Control Block Diagram**

### **6.8.1 Handling Interrupt Request Signals as Sources for DTC Activation and CPU Interrupts**

1. For DTC, set the corresponding DTCE bits and DISEL bits to 1.
2. When an interrupt occurs, an activation request is sent to the DTC.
3. When completing a data transfer, the DTC clears the DTCE bit to 0 and sends an interrupt request to the CPU. The activation source is not cleared.
4. The CPU clears the interrupt source in the interrupt handling routine then checks the transfer counter value. When the transfer counter value is not 0, the CPU sets the DTCE bit to 1 and allows the next data transfer. If the transfer counter value = 0, the CPU performs the necessary end processing in the interrupt processing routine.

### **6.8.2 Handling Interrupt Request Signals as Sources for DTC Activation, but Not CPU Interrupts**

1. For DTC, set the corresponding DTCE bits to 1 and clear the DISEL bits to 0.
2. When an interrupt occurs, an activation request is sent to the DTC.
3. When completing a data transfer, the DTC clears the activation source. No interrupt request is sent to the CPU because the DTCE bit is held at 1.
4. However, when the transfer counter value = 0, the DTCE bit is cleared to 0 and an interrupt request is sent to the CPU.
5. The CPU performs the necessary end processing in the interrupt handling routine.

The interrupt source flag should be cleared in the interrupt handler. To ensure that an interrupt source that should have been cleared is not inadvertently accepted again, read the interrupt flag after it has been cleared, confirm that it has been cleared, and then execute an RTE instruction.



The UBC has the following features:

1. The following break comparison conditions can be set.

Number of break channels: two channels (channels A and B)

User break can be requested as either the independent or sequential condition on channels A and B (sequential break setting: channel A and then channel B match with break condition but not in the same bus cycle).

— Address

Comparison bits are maskable in 1-bit units.

One of the two address buses (L-bus address (LAB) and I-bus address (IAB)) can be selected.

— Data

32-bit maskable.

One of the two data buses (L-bus data (LDB) and I-bus data (IDB)) can be selected.

— Bus cycle


Instruction fetch or data access

— Read/write

— Operand size

Byte, word, and longword

2. A user-designed user-break interrupt exception processing routine can be run.
3. In an instruction fetch cycle, whether a user break is set before or after execution of an instruction can be selected.
4. Maximum repeat times for the break condition (only for channel B):  $2^{12} - 1$  times.
5. Four pairs of branch source/destination buffers.



**Figure 7.1 Block Diagram of UBC**



Break bus cycle register A	BBRA	R/W	H'0000	H'FFFFFF308	16
Break data register A	BDRA	R/W	H'00000000	H'FFFFFF310	32
Break data mask register A	BDMRA	R/W	H'00000000	H'FFFFFF314	32
Break address register B	BARB	R/W	H'00000000	H'FFFFFF320	32
Break address mask register B	BAMRB	R/W	H'00000000	H'FFFFFF324	32
Break bus cycle register B	BBRB	R/W	H'0000	H'FFFFFF328	16
Break data register B	BDRB	R/W	H'00000000	H'FFFFFF330	32
Break data mask register B	BDMRB	R/W	H'00000000	H'FFFFFF334	32
Break control register	BRCR	R/W	H'00000000	H'FFFFFF3C0	32
Branch source register	BRSR	R	H'0xxxxxxx	H'FFFFFF3D0	32
Branch destination register	BRDR	R	H'0xxxxxxx	H'FFFFFF3D4	32
Execution times break register	BETR	R/W	H'0000	H'FFFFFF3DC	16



Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BAA31 to BAA 0	All 0	R/W	Break Address A Store the address on the LAB or IAB specifying conditions of channel A.

### 7.3.2 Break Address Mask Register A (BAMRA)

BAMRA is a 32-bit readable/writable register. BAMRA specifies bits masked in the break address specified by BARA.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	BAMA31	BAMA30	BAMA29	BAMA28	BAMA27	BAMA26	BAMA25	BAMA24	BAMA23	BAMA22	BAMA21	BAMA20	BAMA19	BAMA18
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	BAMA15	BAMA14	BAMA13	BAMA12	BAMA11	BAMA10	BAMA9	BAMA8	BAMA7	BAMA6	BAMA5	BAMA4	BAMA3	BAMA2
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

### 7.3.3 Break Bus Cycle Register A (BBRA)

BBRA is a 16-bit readable/writable register, which specifies (1) bus master for I bus cycle, (2) bus cycle or I bus cycle, (3) instruction fetch or data access, (4) read or write, and (5) open drain in the break conditions of channel A.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	-	-	-	-	CPA[2:0]			CDA[1:0]		IDA[1:0]		RWA[1:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 11	—	All 0	R	Reserved These bits are always read as 0. The write value is always be 0.
10 to 8	CPA[2:0]	000	R/W	Bus Master Select A for I Bus Select the bus master when the I bus is selected as the bus cycle of the channel A break condition. However, when the L bus is selected as the bus cycle, the function of the CPA2 to CPA0 bits is disabled. 000: Condition comparison is not performed xx1: The CPU cycle is included in the break condition x1x: Setting prohibited 1xx: The DTC cycle is included in the break condition

Select the instruction fetch cycle or data access cycle as the bus cycle of the channel A break condition.  
 00: Condition comparison is not performed  
 01: The break condition is the instruction fetch cycle  
 10: The break condition is the data access cycle  
 11: The break condition is the instruction fetch cycle or data access cycle

3, 2	RWA[1:0]	00	R/W	<p>Read/Write Select A</p> <p>Select the read cycle or write cycle as the bus cycle of the channel A break condition.</p> <p>00: Condition comparison is not performed          01: The break condition is the read cycle          10: The break condition is the write cycle          11: The break condition is the read cycle or write cycle</p>
1, 0	SZA[1:0]	00	R/W	<p>Operand Size Select A</p> <p>Select the operand size of the bus cycle for the channel A break condition.</p> <p>00: The break condition does not include operand size          01: The break condition is byte access          10: The break condition is word access          11: The break condition is longword access</p> <p>Note: When specifying the operand size, specify the operand size which matches the address boundary.</p>

[Legend]

x: Don't care.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BDA31 to BDA0	All 0	R/W	<p>Break Data Bit A</p> <p>Stores data which specifies a break condition in A.</p> <p>If the I bus is selected in BBRA, the break data is set in BDA31 to BDA0.</p> <p>If the L bus is selected in BBRA, the break data is set in BDA31 to BDA0.</p>

- Notes:
1. Specify an operand size when including the value of the data bus in the break condition.
  2. When the byte size is selected as a break condition, the same byte data must be set in bits 15 to 8 and 7 to 0 in BDRA as the break data.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BDMA31 to BDMA 0	All 0	R/W	<p>Break Data Mask A</p> <p>Specifies bits masked in the break data of channels specified by BDRA (BDA31 to BDA0).</p> <p>0: Break data BDA<sub>n</sub> of channel A is included in the break condition</p> <p>1: Break data BDA<sub>n</sub> of channel A is masked and not included in the break condition</p> <p>Note: n = 31 to 0</p>

- Notes:
1. Specify an operand size when including the value of the data bus in the break condition.
  2. When the byte size is selected as a break condition, the same byte data must be bits 15 to 8 and 7 to 0 in BDMRA as the break mask data in BDRA.

Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
 R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BAB31 to BAB 0	All 0	R/W	<p>Break Address B</p> <p>Stores an address which specifies a break condition for channel B.</p> <p>If the I bus or L bus is selected in BBRB, an IAB address is set in BAB31 to BAB0.</p>



Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BAMB31 to BAMB 0	All 0	R/W	<p>Break Address Mask B</p> <p>Specifies bits masked in the break address of specified by BARB (BAB31 to BAB0).</p> <p>0: Break address BABn of channel B is included in the break condition</p> <p>1: Break address BABn of channel B is masked and not included in the break condition</p> <p>Note: n = 31 to 0</p>

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BDB31 to BDB0	All 0	R/W	<p>Break Data Bit B</p> <p>Stores data which specifies a break condition in B.</p> <p>If the I bus is selected in BBRB, the break data is set in BDB31 to BDB0.</p> <p>If the L bus is selected in BBRB, the break data is set in BDB31 to BDB0.</p>

- Notes:
1. Specify an operand size when including the value of the data bus in the break condition.
  2. When the byte size is selected as a break condition, the same byte data must bits 15 to 8 and 7 to 0 in BDRB as the break data.





Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BDMB31 to BDMB 0	All 0	R/W	<p>Break Data Mask B</p> <p>Specifies bits masked in the break data of channels specified by BDRB (BDB31 to BDB0).</p> <p>0: Break data BDBn of channel B is included in the break condition</p> <p>1: Break data BDBn of channel B is masked and not included in the break condition</p> <p>Note: n = 31 to 0</p>

- Notes:
1. Specify an operand size when including the value of the data bus in the break condition.
  2. When the byte size is selected as a break condition, the same byte data must be specified in bits 15 to 8 and 7 to 0 in BDMRB as the break mask data in BDRB.

Bit	Bit Name	Value	R/W	Description
15 to 11	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
10 to 8	CPB[2:0]	000	R/W	Bus Master Select B for I Bus Select the bus master when the I bus is selected as the bus cycle of the channel B break condition. However, when the L bus is selected as the bus cycle, the setting of the CPB2 to CPB0 bits is disabled. 000: Condition comparison is not performed 00x1: The CPU cycle is included in the break condition 0x1x: Setting prohibited 1xx: The DTC cycle is included in the break condition
7, 6	CDB[1:0]	00	R/W	L Bus Cycle/I Bus Cycle Select B Select the L bus cycle or I bus cycle as the bus cycle of the channel B break condition. 00: Condition comparison is not performed 01: The break condition is the L bus cycle 10: The break condition is the I bus cycle 11: The break condition is the L bus cycle

0, 1: Read/Write Select B  
 00: Condition comparison is not performed  
 01: The break condition is the read cycle  
 10: The break condition is the write cycle  
 11: The break condition is the read cycle or write cycle

---

1, 0	SZB[1:0]	00	R/W	<p>Operand Size Select B</p> <p>Select the operand size of the bus cycle for the channel B break condition.</p> <p>00: The break condition does not include operand size          01: The break condition is byte access          10: The break condition is word access          11: The break condition is longword access</p> <p>Note: When specifying the operand size, specify the operand size which matches the address bus cycle.</p>
------	----------	----	-----	---

---

[Legend]  
 x: Don't care.

5. Enables PC trace.
6. Selects the pulse width of the  $\overline{UBCTR\overline{G}}$  output.
7. Specifies whether to request a user break interrupt on a match of channels A and B conditions.

BRCR is a 32-bit readable/writable register that has break conditions match flags and bits setting a variety of break conditions.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	
	-	-	-	-	-	-	-	-	-	-	UTRGW[1:0]		UBIDB	-	U
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R	R

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	SCM FCA	SCM FCB	SCM FDA	SCM FDB	PCTE	PCBA	-	-	DBEA	PCBB	DBEB	-	SEQ	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R	R/W	R

11: UBCTR<sub>G</sub> output pulse width is 15 to 16 t<sub>Bcyc</sub>

Note: t<sub>Bcyc</sub> indicates the period of one cycle of external bus clock (Bφ = CK).

19	UBIDB	0	R/W	User Break Disable B Enables or disables the user break interrupt when the channel B break conditions are satisfied 0: User break interrupt request is enabled when conditions are satisfied 1: User break interrupt request is disabled when conditions are satisfied
18	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
17	UBIDA	0	R/W	User Break Disable A Enables or disables the user break interrupt when the channel A break conditions are satisfied 0: User break interrupt request is enabled when conditions are satisfied 1: User break interrupt request is disabled when conditions are satisfied
16	—	0	R	Reserved This bit is always read as 0. The write value always be 0.

set for channel B is satisfied, this flag is set to 1. In order to clear this flag, write 0 into this bit.

0: The L bus cycle condition for channel B does not match

1: The L bus cycle condition for channel B matches

---

13	SCMFDA	0	R/W	I Bus Cycle Condition Match Flag A When the I bus cycle condition in the break condition set for channel A is satisfied, this flag is set to 1. In order to clear this flag, write 0 into this bit. 0: The I bus cycle condition for channel A does not match 1: The I bus cycle condition for channel A matches
12	SCMFDB	0	R/W	I Bus Cycle Condition Match Flag B When the I bus cycle condition in the break condition set for channel B is satisfied, this flag is set to 1. In order to clear this flag, write 0 into this bit. 0: The I bus cycle condition for channel B does not match 1: The I bus cycle condition for channel B matches
11	PCTE	0	R/W	PC Trace Enable 0: Disables PC trace 1: Enables PC trace

---

7	DBEA	0	R/W	<p>Data Break Enable A</p> <p>Selects whether or not the data bus condition is included in the break condition of channel A.</p> <p>0: No data bus condition is included in the condition of channel A</p> <p>1: The data bus condition is included in the condition of channel A</p>
6	PCBB	0	R/W	<p>PC Break Select B</p> <p>Selects the break timing of the instruction fetch for channel B as before or after instruction execution.</p> <p>0: PC break of channel B is set before instruction execution</p> <p>1: PC break of channel B is set after instruction execution</p>
5	DBEB	0	R/W	<p>Data Break Enable B</p> <p>Selects whether or not the data bus condition is included in the break condition of channel B.</p> <p>0: No data bus condition is included in the condition of channel B</p> <p>1: The data bus condition is included in the condition of channel B</p>
4	—	0	R	<p>Reserved</p> <p>This bit is always read as 0. The write value always be 0.</p>

should always be 0.

---

0	ETBE	0	R/W	<p>Number of Execution Times Break Enable</p> <p>Enables the execution-times break condition of channel B. If this bit is 1 (break enable), a user interrupt is issued when the number of break conditions reaches the number of execution times that is specified by the register BETR.</p> <p>0: The execution-times break condition is disabled for channel B</p> <p>1: The execution-times break condition is enabled for channel B</p>
---	------	---	-----	---

---



Bit	Bit Name	Initial Value	R/W	Description
15 to 12	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
11 to 0	BET[11:0]	All 0	R/W	Number of Execution Times

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	BSA15	BSA14	BSA13	BSA12	BSA11	BSA10	BSA9	BSA8	BSA7	BSA6	BSA5	BSA4	BSA3	BSA2
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31	SVF	0	R	<p><b>BRSR Valid Flag</b></p> <p>Indicates whether the branch source address is valid. This flag bit is set to 1 when a branch occurs. This flag bit is cleared to 0 when BRSR is read, the setting enable PC trace is made, or BRSR is initialized at power-on reset.</p> <p>0: The value of BRSR register is invalid 1: The value of BRSR register is valid</p>
30 to 28	—	All 0	R	<p><b>Reserved</b></p> <p>These bits are always read as 0. The write value should always be 0.</p>
27 to 0	BSA27 to BSA0	Undefined	R	<p><b>Branch Source Address</b></p> <p>Store bits 27 to 0 of the branch source address.</p>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	BDA15	BDA14	BDA13	BDA12	BDA11	BDA10	BDA9	BDA8	BDA7	BDA6	BDA5	BDA4	BDA3	BDA2
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31	DVF	0	R	<p>BRDR Valid Flag</p> <p>Indicates whether a branch destination address is valid. This flag bit is set to 1 when a branch destination address is stored. This flag bit is set to 1 when a branch destination address is stored. This flag is cleared to 0 when BRDR is read, when a branch setting to enable PC trace is made, or BRDR is initialized by a power-on reset.</p> <p>0: The value of BRDR register is invalid 1: The value of BRDR register is valid</p>
30 to 28	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value should always be 0.</p>
27 to 0	BDA27 to BDA0	Undefined	R	<p>Branch Destination Address</p> <p>Store bits 27 to 0 of the branch destination address.</p>

instruction fetch/data access select, and read/write select) are each set. No user break is generated if even one of these groups is set with B'00. The respective conditions are set by bits of the break control register (BRCR). Make sure to set all registers related to break setting BBRA or BBRB.

2. When the break conditions are satisfied, the UBC issues a user break interrupt request to the CPU and sets the L bus condition match flag (SCMFCA or SCMFCE) and the I bus condition match flag (SCMFDA or SCMFDE) for the appropriate channel.
3. The appropriate condition match flags (SCMFCA, SCMFCE, SCMFDA, and SCMFDE) can be used to check if the set conditions match or not. The matching of the conditions sets the flags but they are not reset. Before using them again, 0 must first be written to them and the flags are cleared.
4. There is a possibility that matches of the break conditions set in channels A and B occur almost at the same time. In this case, only one user break interrupt request may be sent to the CPU with both of the two condition match flags set.
5. When selecting the I bus as the break condition, note the following:
  - The CPU and DTC are connected to the I bus. The UBC monitors bus cycles generated by all bus masters that are selected by the CPA2 to CPA0 bits in BBRA or the CPB2 to CPB0 bits in BBRB, and compares for a condition match.
  - I bus cycles resulting from instruction fetches on the L bus by the CPU are defined as instruction fetch cycles on the I bus, while other bus cycles are defined as data access cycles.
  - The DTC only issue data access cycles for I bus cycles.
  - If a break condition is specified for the I bus, even when the condition matches in an instruction cycle resulting from an instruction executed by the CPU, at which instruction the break is to be accepted cannot be clearly defined.

break is generated before the execution of the instruction, the user break is generated at the point when it has become deterministic that the instruction will be executed after it is fetched. This means this feature cannot be used on instructions fetched by overrun (instructions fetched at a branch or during an interrupt transition, but not executed). When this kind of break condition is set for the delay slot of a delayed branch instruction, a user break is generated prior to execution of the delayed branch instruction.

Note: If a branch does not occur at a delay condition branch instruction, the subsequent instruction is not recognized as a delay slot.

3. When the break condition is specified so that a user break is generated after execution of an instruction, the instruction that has met the break condition is executed and then the user break is generated before the next instruction is executed. As with pre-execution user break, this cannot be used with overrun fetch instructions. When this kind of break condition is set for a delayed branch instruction and its delay slot, a user break is not generated until the processor jumps to the first instruction at the branch destination.
4. When an instruction fetch cycle is set, the break data register (BDRA or BDRB) is ignored. Therefore, break data cannot be set for the user break of the instruction fetch cycle.
5. If the I bus is set as the condition for a user break on instruction fetch cycle, the I bus is monitored for instruction fetch cycles to detect condition match. For details, see 5 in Section 7.4.1, Flow of the User Break Operation.

**Table 7.3 Data Access Cycle Addresses and Operand Size Comparison Condition**

<b>Access Size</b>	<b>Address Compared</b>
Longword	Compares break address register bits 31 to 2 to address bus bits 31 to 2
Word	Compares break address register bits 31 to 1 to address bus bits 31 to 1
Byte	Compares break address register bits 31 to 0 to address bus bits 31 to 0

This means that when address H'00001003 is set in the break address register (BARA or BARB), for example, the bus cycle in which the break condition is satisfied is as follows (where other conditions are met).

Longword access at H'00001000

Word access at H'00001002

Byte access at H'00001003

3. When the data value is included in the break conditions:

When the data value is included in the break conditions, either longword, word, or byte is specified as the operand size of the break bus cycle register (BBRA or BBRB). When longword or word values are included in break conditions, a user break is generated when the address condition and data conditions both match. To specify byte data for this case, set the same data in the break data register (BDRA or BDRB) and break data mask register (BDMRA or BDMRB). When word or byte is set, bits 31 to 16 of BDRB, BDMRA or BDMRB are ignored.

4. If the L bus is selected, a user break is generated on ending execution of the instruction that matches the break condition, and immediately before the next instruction is executed. However, when data is also specified as the break condition, the break may occur on ending execution of the instruction following the instruction that matches the break condition. If the I bus is selected, the instruction at which the user break is generated cannot be determined.

- channel B condition match has not yet occurred when a sequential break has been specified.
2. In sequential break specification, the L or I bus can be selected and the execution times break condition can be also specified. For example, when the execution times break condition is specified, the break condition is satisfied when a channel B condition matches with I H'0001 after a channel A condition has matched.

#### **7.4.5 Value of Saved Program Counter**

When a user break occurs, the address of the instruction from where execution is to be resumed is saved in the stack, and the exception handling state is entered. If the L bus is specified as a break condition, the instruction at which the user break should occur can be clearly determined (for when data is included in the break condition). If the I bus is specified as a break condition, the instruction at which the user break should occur cannot be clearly determined.

1. When instruction fetch (before instruction execution) is specified as a break condition:  
The address of the instruction that matched the break condition is saved in the stack. The instruction that matched the condition is not executed, and the user break occurs before the next instruction is executed. However when a delay slot instruction matches the condition, the address of the delay slot branch instruction is saved in the stack.
2. When instruction fetch (after instruction execution) is specified as a break condition:  
The address of the instruction following the instruction that matched the break condition is saved in the stack. The instruction that matches the condition is executed, and the user break occurs before the next instruction is executed. However when a delayed branch instruction or a delay slot instruction matches the condition, these instructions are executed, and the branch destination address is saved in the stack.

the stack. If the instruction following the instruction that matches the break condition is a branch instruction, the break may occur after the branch instruction or delay slot has finished. In this case, the branch destination address is saved in the stack.

#### 7.4.6 PC Trace

1. Setting PCTE in BRCCR to 1 enables PC traces. When branch (branch instruction, and exception) is generated, the branch source address and branch destination address are BRSR and BRDR, respectively.
2. The values stored in BRSR and BRDR are as given below due to the kind of branch.
  - If a branch occurs due to a branch instruction, the address of the branch instruction is saved in BRSR and the address of the branch destination instruction is saved in BRDR.
  - If a branch occurs due to an interrupt or exception, the value saved in stack due to exception occurrence is saved in BRSR and the start address of the exception handling routine is saved in BRDR.
3. BRSR and BRDR have four pairs of queue structures. The top of queues is read first and the address stored in the PC trace register is read. BRSR and BRDR share the read pointer. When BRSR and BRDR are read in order, the queue only shifts after BRDR is read. After switching PCTE bit (in BRCCR) off and on, the values in the queues are invalid.
4. Since four pairs of queue are shared with the AUD, set the PCTE bit in BRCCR to 1 after setting the MSTP25 bit in STBCR5 to 0 and the AUDSRST bit in STBCR6 to 1. This setting is necessary even though this LSI does not have the AUD function.
5. A status of FIFO is initialized by a power-on reset, manual reset, or AUD software reset. When the status of FIFO is initialized by a manual reset or an AUD software reset, clear the PC trace bit in the BRCCR register to 0 once, set the PCTE bit to 1, and then the PC trace can start.



<Channel A>

Address: H'00000404, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (after instruction execution)/read (operand size is included in the condition)

<Channel B>

Address: H'00008010, Address mask: H'00000006

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/read (operand size is included in the condition)

A user break occurs after an instruction of address H'00000404 is executed or before instructions of addresses H'00008010 to H'00008016 are executed.

(Example 1-2)

- Register specifications

BARA = H'00037226, BAMRA = H'00000000, BBRA = H'0056, BDRA = H'00000000  
BDMRA = H'00000000, BARB = H'0003722E, BAMRB = H'00000000, BBRB = H'00000000  
BDRB = H'00000000, BDMRB = H'00000000, BRCR = H'00000008

Specified conditions: Channel A/channel B sequential mode

<Channel A>

Address: H'00037226, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/read/word

BARA = H'00027128, BAMRA = H'00000000, BBRA = H'0005A, BDRA = H'00000000  
BDMRA = H'00000000, BARB = H'00031415, BAMRB = H'00000000, BBRB = H'00000000  
BDRB = H'00000000, BDMRB = H'00000000, BR CR = H'00000000

Specified conditions: Channel A/channel B independent mode

<Channel A>

Address: H'00027128, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/write/word

<Channel B>

Address: H'00031415, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/read (operand size i  
included in the condition)

On channel A, no user break occurs since instruction fetch is not a write cycle. On cha  
no user break occurs since instruction fetch is performed for an even address.

(Example 1-4)

- Register specifications

BARA = H'00037226, BAMRA = H'00000000, BBRA = H'005A, BDRA = H'00000000  
BDMRA = H'00000000, BARB = H'0003722E, BAMRB = H'00000000, BBRB = H'00000000  
BDRB = H'00000000, BDMRB = H'00000000, BR CR = H'00000008

Specified conditions: Channel A/channel B sequential mode

<Channel A>

Address: H'00037226, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/write/word

BDMRA = H'00000000, BARB = H'00001000, BAMRB = H'00000000, BBRB = H'00000000, BDRB = H'00000000, BDMRB = H'00000000, BR CR = H'00000001, BETR = H'00000000

Specified conditions: Channel A/channel B independent mode

<Channel A>

Address: H'00000500, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/read/longword

The number of execution-times break enable (5 times)

<Channel B>

Address: H'00001000, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/read/longword

On channel A, a user break occurs after the instruction of address H'00000500 is executed five times and before the fifth time.

On channel B, a user break occurs before an instruction of address H'00001000 is executed.

(Example 1-6)

- Register specifications

BARA = H'00008404, BAMRA = H'00000FFF, BBRA = H'0054, BDRA = H'00000000

BDMRA = H'00000000, BARB = H'00008010, BAMRB = H'00000006, BBRB = H'00000000

BDRB = H'00000000, BDMRB = H'00000000, BR CR = H'00000400

Specified conditions: Channel A/channel B independent mode

<Channel A>

Address: H'00008404, Address mask: H'00000FFF

Data: H'00000000, Data mask: H'00000000

(Example 2-1)

- Register specifications

BARA = H'00123456, BAMRA = H'00000000, BBRA = H'0064, BDRA = H'123456  
BDMRA = H'FFFFFFFF, BARB = H'000ABCDE, BAMRB = H'000000FF, BBRB =  
BDRB = H'0000A512, BDMRB = H'00000000, BRBR = H'00000080

Specified conditions: Channel A/channel B independent mode

<Channel A>

Address: H'00123456, Address mask: H'00000000

Data: H'12345678, Data mask: H'FFFFFFFF

Bus cycle: L bus/data access/read (operand size is not included in the condition)

<Channel B>

Address: H'000ABCDE, Address mask: H'000000FF

Data: H'0000A512, Data mask: H'00000000

Bus cycle: L bus/data access/write/word

On channel A, a user break occurs with longword read from address H'00123454, word read from address H'00123456, or byte read from address H'00123456. On channel B, a user break occurs when word H'A512 is written in addresses H'000ABC00 to H'000ABCFE.

Data: H'12345678, Data mask: H'FFFFFFFF

Bus cycle: I bus (CPU cycle)/instruction fetch/read (operand size is not included in condition)

<Channel B>

Address: H'00055555, Address mask: H'00000000

Data: H'00000078, Data mask: H'0000000F

Bus cycle: I bus (CPU cycle)/data access/write/byte

On channel A, a user break occurs when instruction fetch is performed for address H'00055555 in the external memory space.

On channel B, a user break occurs when byte data H'7x is written in address H'00055555 in the external memory space by the CPU.

match occurs in another bus cycle in sequential break setting. Therefore, no user break occurs if a bus cycle in which an A-channel match and a channel B match occur simultaneously.

4. When a user break and another exception occur at the same instruction, which has higher priority is determined according to the priority levels defined in table 5.1 in section 5, Exception Handling. If an exception with higher priority occurs, the user break is not generated.
  - Pre-execution break has the highest priority.
  - When a post-execution break or data access break occurs simultaneously with a re-execution-type exception (including pre-execution break) that has higher priority, the re-execution-type exception is accepted, and the condition match flag is not set (see the re-execution-type exception in the following note). The user break will occur and the condition match flag will be set only after the exception source of the re-execution-type exception has been cleared by the exception handling routine and re-execution of the same instruction has ended.
  - When a post-execution break or data access break occurs simultaneously with a completion-type exception (TRAPA) that has higher priority, a user break does not occur but the condition match flag is set.
5. Note the following exception for the above note.

If a post-execution break or data access break is satisfied by an instruction that generates a CPU address error by data access, the CPU address error takes priority over the user break. Note that the UBC condition match flag is set in this case.
6. Note the following when a user break occurs in a delay slot.

If a pre-execution break is set at the delay slot instruction of the RTE instruction, the user break does not occur until the branch destination of the RTE instruction.







Chain transfer is only possible after data transfer has been done for the specified number of times (i.e. when the transfer counter is 0)

- Three transfer modes


Normal/repeat/block transfer modes selectable

Transfer source and destination addresses can be selected from increment/decrement

- The transfer source and destination addresses can be specified by 32 bits to select a 4 address space directly
- Size of data for data transfer can be specified as byte, word, or longword
- A CPU interrupt can be requested for the interrupt that activated the DTC
  - A CPU interrupt can be requested after one data transfer completion
  - A CPU interrupt can be requested after the specified data transfer completion
- Read skip of the transfer information specifiable
- Writeback skip executed for the fixed transfer source and destination addresses
- Module stop mode specifiable
- Short address mode specifiable
- Bus release timing selectable from five types
- Priority of the DTC activation selectable from two types

Figure 8.1 shows a block diagram of the DTC. The DTC transfer information can be all the data area.\*

Note: \* When the transfer information is stored in the on-chip RAM, the RAME bit in the RAMCR must be set to 1.



**Figure 8.1 Block Diagram of DTC**

On the other hand, DTCERA to DTCERE, DTCCR, and DTCVBR can be directly accessed by the CPU.

**Table 8.1 Register Configuration**

<b>Register Name</b>	<b>Abbreviation</b>	<b>R/W</b>	<b>Initial Value</b>	<b>Address</b>	<b>Access</b>
DTC enable register A	DTCERA	R/W	H'0000	H'FFFFCC80	8-bit
DTC enable register B	DTCERB	R/W	H'0000	H'FFFFCC82	8-bit
DTC enable register C	DTCERC	R/W	H'0000	H'FFFFCC84	8-bit
DTC enable register D	DTCERD	R/W	H'0000	H'FFFFCC86	8-bit
DTC enable register E	DTCERE	R/W	H'0000	H'FFFFCC88	8-bit
DTC control register	DTCCR	R/W	H'00	H'FFFFCC90	8-bit
DTC vector base register	DTCVBR	R/W	H'00000000	H'FFFFCC94	8-bit
Bus function extending register	BSCEHR	R/W	H'0000	H'FFFFE89A	8-bit

7, 0	MD[1:0]	Undefined	—	DTC Mode 1 and 0 Specify DTC transfer mode. 00: Normal mode 01: Repeat mode 10: Block transfer mode 11: Setting prohibited
5, 4	Sz[1:0]	Undefined	—	DTC Data Transfer Size 1 and 0 Specify the size of data to be transferred. 00: Byte-size transfer 01: Word-size transfer 10: Longword-size transfer 11: Setting prohibited
3, 2	SM[1:0]	Undefined	—	Source Address Mode 1 and 0 Specify an SAR operation after a data transfer. 0x: SAR is fixed (SAR writeback is skipped) 10: SAR is incremented after a transfer (by 1 when Sz1 and Sz0 = B'00; by 2 when Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10) 11: SAR is decremented after a transfer (by 1 when Sz1 and Sz0 = B'00; by 2 when Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10)

Bit: 7 6 5 4 3 2 1 0

CHNE	CHNS	DISEL	DTS	DM[1:0]	-	-
------	------	-------	-----	---------	---	---

Initial value: - - - - - - -

R/W: - - - - - - -

Bit	Bit Name	Initial Value	R/W	Description
7	CHNE	Undefined	—	<p>DTC Chain Transfer Enable</p> <p>Specifies the chain transfer. For details, see section 8.5.6, Chain Transfer. The chain transfer condition is selected by the CHNS bit.</p> <p>0: Disables the chain transfer</p> <p>1: Enables the chain transfer</p>
6	CHNS	Undefined	—	<p>DTC Chain Transfer Select</p> <p>Specifies the chain transfer condition. If the following condition is a chain transfer, the completion check is not performed and the specified transfer count is not performed and the source flag or DTCER is not cleared.</p> <p>0: Chain transfer every time</p> <p>1: Chain transfer only when transfer counter = 0</p>

				0: Specifies the destination as repeat or block area
				1: Specifies the source as repeat or block area
3, 2	DM[1:0]	Undefined	—	Destination Address Mode 1 and 0 Specify a DAR operation after a data transfer. 0x: DAR is fixed (DAR writeback is skipped) 10: DAR is incremented after a transfer (by 1 when Sz1 and Sz0 = B'00; by 2 when Sz1 and Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10) 11: SAR is decremented after a transfer (by 1 when Sz1 and Sz0 = B'00; by 2 when Sz1 and Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10)
1, 0	—	Undefined	—	Reserved The write value should always be 0.

[Legend]

x: Don't care

Initial value: \* \* \* \* \* \* \* \* \* \* \* \* \* \* \* \*  
 R/W: - - - - - - - - - - - - - - - -

\*: Undefined

### 8.2.4 DTC Destination Address Register (DAR)

DAR is a 32-bit register that designates the destination address of data to be transferred DTC.

DAR cannot be accessed directly from the CPU.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W:	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W:	-	-	-	-	-	-	-	-	-	-	-	-	-	-

\*: Undefined

eight bits (CRAL). CRAH holds the number of transfers while CRAL functions as an 8-bit transfer counter (1 to 256). CRAL is decremented by 1 every time data is transferred, and contents of CRAH are sent to CRAL when the count reaches H'00. The transfer count is CRAH = CRAL = H'01, 255 when CRAH = CRAL = H'FF, and 256 when CRAH = CRAL = H'00.

In block transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and the lower eight bits (CRAL). CRAH holds the block size while CRAL functions as an 8-bit block-size counter (1 to 256 for byte, word, or longword). CRAL is decremented by 1 every time a block (byte, word or longword) data is transferred, and the contents of CRAH are sent to CRAL when the count reaches H'00. The block size is 1 byte (word or longword) when CRAH = CRAL = H'01, 255 bytes (words or longwords) when CRAH = CRAL = H'FF, and 256 bytes (words or longwords) when CRAH = CRAL = H'00.

CRA cannot be accessed directly from the CPU.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W:	-	-	-	-	-	-	-	-	-	-	-	-	-	-

\*: Undefined



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2
-----	----	----	----	----	----	----	---	---	---	---	---	---	---	---

Initial value: \* \* \* \* \* \* \* \* \* \* \* \* \* \* \*  
R/W: - - - - - - - - - - - - - - -

\* : Undefined

Bit	Bit Name	Value	R/W	Description
15	DTCE15	0	R/W	DTC Activation Enable 15 to 0
14	DTCE14	0	R/W	If set to 1, the corresponding interrupt source is set as a DTC activation source.
13	DTCE13	0	R/W	[Clearing conditions]
12	DTCE12	0	R/W	<ul style="list-style-type: none"> <li>• Writing 0 to the bit after reading 1 from it</li> </ul>
11	DTCE11	0	R/W	<ul style="list-style-type: none"> <li>• When the DISEL bit is 1 and the data transfer has ended</li> </ul>
10	DTCE10	0	R/W	<ul style="list-style-type: none"> <li>• When the specified number of transfers have ended</li> </ul>
9	DTCE9	0	R/W	These bits are not cleared when the DISEL bit is 1 and the specified number of transfers have not ended
8	DTCE8	0	R/W	
7	DTCE7	0	R/W	[Setting condition]
6	DTCE6	0	R/W	<ul style="list-style-type: none"> <li>• Writing 1 to the bit after reading 0 from it</li> </ul>
5	DTCE5	0	R/W	
4	DTCE4	0	R/W	
3	DTCE3	0	R/W	
2	DTCE2	0	R/W	
1	DTCE1	0	R/W	
0	DTCE0	0	R/W	

Bit	Bit Name	Value	Access	Description
7 to 5	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
4	RRS	0	R/W	DTC Transfer Information Read Skip Enable Controls the vector address read and transfer information read. A DTC vector number is always compared to the vector number for the previous activation. If the numbers match and this bit is set to 1, the DTC transfer is started without reading a vector address and transfer information. If the previous DTC activation is a chain transfer, the vector address read and transfer information read are always performed. However, when the DTPR bit in the bus function extending register (BSCEHR) is set to 1, transfer information read skip is not performed regardless of the setting of this bit.  0: Transfer read skip is not performed. 1: Transfer read skip is performed when the vector numbers match.
3	RCHNE	0	R/W	Chain Transfer Enable After DTC Repeat Transfer Enables/disables the chain transfer while transfer information (CRAL) is 0 in repeat transfer mode.  In repeat transfer mode, the CRAH value is written to CRAL when CRAL is 0. Accordingly, chain transfer does not occur when CRAL is 0. If this bit is set to 1, chain transfer is enabled when CRAH is written to CRAL.  0: Disables the chain transfer after repeat transfer. 1: Enables the chain transfer after repeat transfer.

transferring data.

0: No interrupt occurs

1: An interrupt occurs

[Clearing condition]

- When writing 0 after reading 1

---

Note: \* Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed v

Bit	Bit Name	Initial Value	R/W	Description
31 to 12		All 0	R/W	Bits 11 to 0 are always read as 0. The write value always be 0.
11 to 0	—	All 0	R	

### 8.2.10 Bus Function Extending Register (BSCEHR)


BSCEHR is a 16-bit register that specifies the timing of bus release by the DTC and other functions. This register can be used to give higher priority to the transfer by the DTC and to configure the functions that can reduce the number of cycles over which the DTC is active. For more details, see section 9.4.4, Bus Function Extending Register (BSCEHR).

located at the address that is a multiple of four ( $4n$ ). Otherwise, the lower two bits are ignored during access ([1:0] = B'00.) Transfer information located in the data area is shown in figure 8.3.


Only in the case where all transfer sources/transfer destinations are in on-chip RAM and peripheral modules, short address mode can be selected by setting the DTSA bit in the bus function extending register (BSCEHR) to 1 (see section 9.4.4, Bus Function Extending Register (BSCEHR)).

Normally, four longwords of transfer information has to be read. But if short address mode is selected, the size of transfer information is reduced to three longwords, which can shorten the period over which the DTC is active.

The DTC reads the start address of the transfer information from the vector table for every activation source and reads the transfer information from this start address. Figure 8.3 shows the correspondences between the DTC vector table and transfer information.



**Figure 8.2 Transfer Information on Data Area**



**Figure 8.3 Correspondence between DTC Vector Address and Transfer Information**

MTU2_0	TGIA_0	88	H'560	DTCERB15	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
	TGIB_0	89	H'564	DTCERB14	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
	TGIC_0	90	H'568	DTCERB13	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
	TGID_0	91	H'56C	DTCERB12	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
MTU2_1	TGIA_1	96	H'580	DTCERB11	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
	TGIB_1	97	H'584	DTCERB10	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
MTU2_2	TGIA_2	104	H'5A0	DTCERB9	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
	TGIB_2	105	H'5A4	DTCERB8	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
MTU2_3	TGIA_3	112	H'5C0	DTCERB7	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
	TGIB_3	113	H'5C4	DTCERB6	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
	TGIC_3	114	H'5C8	DTCERB5	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
	TGID_3	115	H'5CC	DTCERB4	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
MTU2_4	TGIA_4	120	H'5E0	DTCERB3	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
	TGIB_4	121	H'5E4	DTCERB2	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
	TGIC_4	122	H'5E8	DTCERB1	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
	TGID_4	123	H'5EC	DTCERB0	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
	TCIV_4	124	H'5F0	DTCERC15	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
MTU2_5	TGIU_5	128	H'600	DTCERC14	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
	TGIV_5	129	H'604	DTCERC13	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>
	TGIW_5	130	H'608	DTCERC12	Arbitrary* <sup>2</sup>	Arbitrary* <sup>2</sup>



	TGID_4S	171	H'6AC	DTCERD12	Arbitrary* <sup>2</sup>	Arbitrary*
	TCIV_4S	172	H'6B0	DTCERD11	Arbitrary* <sup>2</sup>	Arbitrary*
MTU2S_5	TGIU_5S	176	H'6C0	DTCERD10	Arbitrary* <sup>2</sup>	Arbitrary*
	TGIV_5S	177	H'6C4	DTCERD9	Arbitrary* <sup>2</sup>	Arbitrary*
	TGIW_5S	178	H'6C8	DTCERD8	Arbitrary* <sup>2</sup>	Arbitrary*
CMT_0	CMI_0	184	H'6E0	DTCERD7	Arbitrary* <sup>2</sup>	Arbitrary*
CMT_1	CMI_1	188	H'6F0	DTCERD6	Arbitrary* <sup>2</sup>	Arbitrary*
A/D_0	ADI_3	208	H'740	DTCERD2	ADDR0 to ADDR7	Arbitrary*
A/D_1	ADI_4	212	H'750	DTCERD1	ADDR8 to ADDR15	Arbitrary*
SCI_0	RXI_0	217	H'764	DTCERE15	SCRDR_0	Arbitrary*
	TXI_0	218	H'768	DTCERE14	Arbitrary* <sup>2</sup>	SCTDR_0
SCI_1	RXI_1	221	H'774	DTCERE13	SCRDR_1	Arbitrary*
	TXI_1	222	H'778	DTCERE12	Arbitrary* <sup>2</sup>	SCTDR_1
SCI_2	RXI_2	225	H'784	DTCERE11	SCRDR_2	Arbitrary*
	TXI_2	226	H'788	DTCERE10	Arbitrary* <sup>2</sup>	SCTDR_2
SSU	SSRXI	233	H'7A4	DTCERE7	SSRDR0 to SSRDR3	Arbitrary*
	SSTXI	234	H'7A8	DTCERE6	Arbitrary* <sup>2</sup>	SSTDRO SSTD3
I <sup>2</sup> C2	IITXI	238	H'7B8	DTCERE5	Arbitrary* <sup>2</sup>	ICDRT
	IIRXI	239	H'7BC	DTCERE4	ICDRR	Arbitrary*
RCAN-ET_0	RM0_0	242	H'7C8	DTCERE3	CONTROL0H to CONTROL1L* <sup>3</sup>	Arbitrary*



Table 8.3 shows the DTC transfer modes.


**Table 8.3 DTC Transfer Modes**

<b>Transfer Mode</b>	<b>Size of Data Transferred at One Transfer Request</b>	<b>Memory Address Increment or Decrement</b>	<b>Tr C</b>
Normal	1 byte/word/longword	Incremented/decremented by 1, 2, or 4, or fixed	1
Repeat* <sup>1</sup>	1 byte/word/longword	Incremented/decremented by 1, 2, or 4, or fixed	1
Block* <sup>2</sup>	Block size specified by CRAH (1 to 256 bytes/words/longwords)	Incremented/decremented by 1, 2, or 4, or fixed	1

- Notes:
1. Either source or destination is specified to repeat area.
  2. Either source or destination is specified to block area.
  3. After transfer of the specified transfer count, initial state is recovered to continue operation.
  4. Number of transfers of the specified block size of data.

Setting the CHNE bit in MRB to 1 makes it possible to perform a number of transfers with a single activation (chain transfer). Setting the CHNS bit in MRB to 1 can also be made to perform a chain transfer performed only when the transfer counter value is 0.

Figure 8.4 shows a flowchart of DTC operation, and table 8.4 summarizes the conditions for performing transfers including chain transfer (combinations for performing the second and third transfers are omitted).



**Figure 8.4 Flowchart of DTC Operation**


1	0	—	—	—	0	—	—	0	Not 0	End tran
					0	—	—	0	0	End
					0	—	—	1	—	tran Inte req
1	1	—	0	Not 0	—	—	—	—	—	End tran
1	1	—	1	Not 0	—	—	—	—	—	End tran Inte req
1	1	—	—	0	0	—	—	0	Not 0	End tran
					0	—	—	0	0	End
					0	—	—	1	—	tran Inte req

					0	—	—	1	—	Ends trans Inter requ
1	1	—	0	Not 0	—	—	—	—	—	Ends trans
1	1	—	1	Not 0	—	—	—	—	—	Ends trans Inter requ
1	1	0	0	0* <sup>2</sup>	—	—	—	—	—	Ends trans
1	1	0	1	0* <sup>2</sup>	—	—	—	—	—	Ends trans Inter requ
1	1	1	—	0* <sup>2</sup>	0	—	—	0	—	Ends trans
					0	—	—	1	—	Ends trans Inter requ

						0	—	—	0	0	End
						0	—	—	1	—	tran
											Inte
											req
1	1	—	0	—		—	—	—	—	—	End
											tran
1	1	—	1	Not 0		—	—	—	—	—	End
											tran
											Inte
											req
1	1	—	1	0		0	—	—	0	Not 0	End
											tran
						0	—	—	0	0	End
						0	—	—	1	—	tran
											Inte
											req

- Notes: 1. CRA in normal mode transfer, CRAL in repeat transfer mode, or CRB in block mode
2. When the contents of the CRAH is written to the CRAL in repeat transfer mode

cleared to 0, the stored vector number is deleted, and the updated vector table and transfer information are read at the next activation.  
 If the DTTPR bit in the bus function extending register (BSCEHR) is set to 1, this function is always disabled.



**Figure 8.5 Transfer Information Read Skip Timing**  
 (Activated by On-Chip Peripheral Module; Iφ: Bφ: Pφ = 1: 1/2: 1/2;  
 Data Transferred from On-Chip Peripheral Module to On-Chip RAM;  
 Transfer Information is Written in 3 States)



0	0	Skipped	Skipped
0	1	Skipped	Written back
1	0	Written back	Skipped
1	1	Written back	Written back

### 8.5.3 Normal Transfer Mode

In normal transfer mode, data are transferred in one byte, one word, or one longword unit in response to a single activation request. From 1 to 65,536 transfers can be specified. The source and destination addresses can be specified as incremented, decremented, or fixed. When the specified number of transfers ends, an interrupt can be requested to the CPU.

Table 8.6 lists the register function in normal transfer mode. Figure 8.6 shows the memory access in normal transfer mode.

**Table 8.6 Register Function in Normal Transfer Mode**

Register	Function	Written Back Value
SAR	Source address	Incremented/decremented/fixed
DAR	Destination address	Incremented/decremented/fixed
CRA	Transfer count A	CRA – 1
CRB	Transfer count B	Not updated

Note: \* Transfer information writeback is skipped.




Figure 8.6 Memory Map in Normal Transfer Mode


#### 8.5.4 Repeat Transfer Mode

In repeat transfer mode, data are transferred in one byte, one word, or one longword units in response to a single activation request. By the DTS bit in MRB, either the source or destination can be specified as a repeat area. From 1 to 256 transfers can be specified. When the specified number of transfers ends, the transfer counter and address register specified as the repeat area are restored to the initial state, and transfer is repeated. The other address register is then incremented, decremented, or left fixed. In repeat transfer mode, the transfer counter (CRAL) is updated with the value specified in CRAH when CRAL becomes H'00. Thus the transfer counter value does not reach H'00, and therefore a CPU interrupt cannot be requested when DISEL = 0.

Table 8.7 lists the register function in repeat transfer mode. Figure 8.7 shows the memory map in repeat transfer mode.

CRAL	Transfer count A	CRAL - 1	CRAH
CRB	Transfer count B	Not updated	Not updated

Note: \* Transfer information writeback is skipped.



**Figure 8.7 Memory Map in Repeat Transfer Mode  
(When Transfer Source is Specified as Repeat Area)**

Table 8.8 lists the register function in block transfer mode. Figure 8.8 shows the memory block transfer mode.

**Table 8.8 Register Function in Block Transfer Mode**

<b>Register</b>	<b>Function</b>	<b>Written Back Value</b>
SAR	Source address	DTS = 0: Incremented/decremented/fixed* DTS = 1: SAR initial value
DAR	Destination address	DTS = 0: DAR initial value DTS = 1: Incremented/decremented/fixed*
CRAH	Block size storage	CRAH
CRAL	Block size counter	CRAH
CRB	Block transfer counter	CRB – 1

Note: \* Transfer information writeback is skipped.


## Figure 8.8 Memory Map in Block Transfer Mode (When Transfer Destination is Specified as Block Area)

### 8.5.6 Chain Transfer


Setting the CHNE bit in MRB to 1 enables a number of data transfers to be performed consecutively in response to a single transfer request. Setting the CHNE and CHNS bits set to 1 enables a chain transfer only when the transfer counter reaches 0. SAR, DAR, CMRA, and MRB, which define data transfers, can be set independently. Figure 8.9 shows chain transfer operation.

In the case of transfer with CHNE set to 1, an interrupt request to the CPU is not generated at the end of the specified number of transfers or by setting the DISEL bit to 1, and the interrupt flag for the activation source and DTCER are not affected.


In repeat transfer mode, setting the RCHNE bit in DTCCR and the CHNE and CHNS bits to 1 enables a chain transfer after transfer with transfer counter = 1 has been completed.



**Figure 8.9 Operation of Chain Transfer**




**Figure 8.10 Example of DTC Operation Timing:  
Normal Transfer Mode or Repeat Transfer Mode  
(Activated by On-Chip Peripheral Module; Iφ: Bφ: Pφ =1: 1/2: 1/2;  
Data Transferred from On-Chip Peripheral Module to On-Chip RAM;  
Transfer Information is Written in 3 Cycles)**



**Figure 8.11 Example of DTC Operation Timing:  
Block Transfer Mode with Block Size = 2  
(Activated by On-Chip Peripheral Module; Iφ: Bφ: Pφ =1: 1/2: 1/2;  
Data Transferred from On-Chip Peripheral Module to On-Chip RAM;  
Transfer Information is Written in 3 Cycles)**

**Figure 8.12 Example of DTC Operation Timing: Chain Transfer  
 (Activated by On-Chip Peripheral Module; I $\phi$ : B $\phi$ : P $\phi$  =1: 1/2: 1/2;  
 Data Transferred from On-Chip Peripheral Module to On-Chip RAM;  
 Transfer Information is Written in 3 Cycles)**




**Figure 8.13 Example of DTC Operation Timing:  
 Normal or Repeat Transfer in Short Address Mode  
 (Activated by On-Chip Peripheral Module; I $\phi$ : B $\phi$ : P $\phi$  =1: 1/2: 1/2;  
 Data Transferred from On-Chip Peripheral Module to On-Chip RAM;  
 Transfer Information is Written in 3 Cycles)**



Note: The DTC request signal indicates the state of internal bus request after the DTC activation source has been determined.

**Figure 8.14 Example of DTC Operation Timing:  
Normal or Repeat Transfer with DTPR = 1  
(Activated by On-Chip Peripheral Module; I $\phi$ : B $\phi$ : P $\phi$  = 1: 1/2: 1/2;  
Data Transferred from On-Chip Peripheral Module to On-Chip RAM;  
Transfer Information is Written in 3 Cycles)**



**Figure 8.15 Example of DTC Operation Timing:  
Normal or Repeat Transfer  
(Activated by IRQ; I $\phi$ : B $\phi$ : P $\phi$  = 1: 1/2: 1/2;  
Data Transferred from On-Chip Peripheral Module to On-Chip RAM;  
Transfer Information is Written in 3 Cycles)**

Repeat	1	0* <sup>1</sup>	4	3* <sup>4</sup>	0* <sup>1</sup>	3	2* <sup>2</sup>	1* <sup>3</sup>	1	1	1
Block transfer	1	0* <sup>1</sup>	4	3* <sup>4</sup>	0* <sup>1</sup>	3	2* <sup>2</sup>	1* <sup>3</sup>	1•P	1•P	1

[Legend]

- P: Block size (initial setting of CRAH and CRAL)
- Notes: 1. When transfer information read is skipped  
2. When the SAR or DAR is in fixed mode  
3. When the SAR and DAR are in fixed mode  
4. When short address mode

Word data read $S_L$	$1B\phi$ to $3B\phi^{*1}$	$1B\phi + 2P\phi^{*3}$	$5B\phi$
Longword data read $S_L$	$1B\phi$ to $3B\phi^{*1}$	$1B\phi + 4P\phi^{*3}$	$9B\phi$
Byte data write $S_M$	$1B\phi$ to $3B\phi^{*1}$	$1B\phi + 2P\phi^{*3}$	$2B\phi^{*5}$
Word data write $S_M$	$1B\phi$ to $3B\phi^{*1}$	$1B\phi + 2P\phi^{*3}$	$2B\phi^{*5}$
Longword data write $S_M$	$1B\phi$ to $3B\phi^{*1}$	$1B\phi + 4P\phi^{*3}$	$2B\phi^{*5}$
Internal operation $S_N$			1

Notes: 1. Values for on-chip RAM. Number of cycles varies depending on the ratio of I $\phi$ :B $\phi$ .

	Read	Write
I $\phi$ :B $\phi$ = 1:1	$3B\phi$	$3B\phi$
I $\phi$ :B $\phi$ = 1:1/2	$2B\phi$	$1B\phi$
I $\phi$ :B $\phi$ = 1:1/3	$2B\phi$	$1B\phi$
I $\phi$ :B $\phi$ = 1:1/4 or less	$1B\phi$	$1B\phi$

2. Values for on-chip ROM. Number of cycles varies depending on the ratio of I $\phi$ :B $\phi$ . Values for on-chip ROM are the same as on-chip RAM. Only vector read is possible.
3. The values in the table are those for the fastest case. Depending on the state of the internal bus, replace  $1B\phi$  by  $1P\phi$  in a slow case.
4. Values are different depending on the BSC register setting. The values in the table are for the sample for the case with no wait cycles and the WM bit in CSnWCR = 1.
5. Values are different depending on the bus state.

The number of cycles increases when many external wait cycles are inserted in the case where writing is frequently executed, such as block transfer, and when the external bus is in use because the write buffer cannot be used efficiently in such a case. For details on the write buffer, see section 9.5.7 (2), Access in View of LSI Internal Master.


not release the bus mastership during transfer information read, single data transfer, or transfer information writeback.

The bus mastership release timing can be specified through the bus function extending register (BSCEHR). For details see section 9.4.4, Bus Function Extending Register (BSCEHR). The difference in bus mastership release timing according to the register setting is summarized in Figure 8.11. Settings other than settings 1 to 5 are not allowed. The setting must not be changed while the DTC is active.

Figure 8.16 is a timing chart showing an example of bus mastership release timing.

Setting 4*2	0	1	*3	*3	1	x	x	x	x	0
Setting 5	1	1	*3	1	0	0	x	0	0	0

- Notes:
1. The bus mastership is only released for the external space access request from CPU after a vector read.
  2. There are following restrictions in setting 4.
    - Clock setting by the frequency control register (FRQCR) must be  $I\phi:B\phi:P\phi:MI\phi:MP\phi = 8:4:4:4:4, 4:2:2:2:2, \text{ or } 2:1:1:1:1$ .
    - Locate vector information in on-chip ROM or on-chip RAM.
    - Locate transfer information in on-chip RAM.
    - Transfer is allowed between on-chip RAM and on-chip peripheral module between external memory and on-chip peripheral module.
  3. Don't care.




[Legend]

↑ : Indicates bus release timing.


⬆ : Bus mastership is only released for the external access request from the CPU.

Note: DTC request signal indicates the state of internal bus request after the DTC activation source is determined.

**Figure 8.16 Example of DTC Operation Timing:  
Conflict of Two Activation Requests in Normal Transfer Mode  
(Activated by On-Chip Peripheral Module; I $\phi$ : B $\phi$ : P $\phi$  = 1: 1/2: 1/2;  
Data Transferred from On-Chip Peripheral Module to On-Chip RAM;  
Transfer Information is Written in 3 Cycles)**



**Figure 8.17 Example of DTC Activation in Accordance with Priority**



- on location of transfer information, see section 8.4, Location of Transfer Information and DTC Vector Table.
- [3] Set the start address of the transfer information in the DTC vector table. For details on setting DTC vector table, see section 8.4, Location of Transfer Information and DTC Vector Table.
  - [4] Setting the RRS bit to 1 performs a read skip of second or later transfer information when the DTC is activated consecutively by the same interrupt source. Setting the RRS bit is always allowed. However, the value set during transfer is not valid from the next transfer.
  - [5] Set the bit in DTCER corresponding to the DTC activation interrupt source to 1. For the correspondence of interrupt sources to DTCER, refer to table 8.2. The bit in DTCER may be set for the second or later transfer. In this case, setting the bit is not needed.
  - [6] Set the enable bits for the interrupt sources to be used as activation sources to 1. The DTC is activated when an interrupt is used as an activation source is generated. For details on settings of the interrupt enable bits, see the corresponding descriptions of the corresponding module.
  - [7] After the end of one data transfer, the DTC clears the activation source flag or clears the corresponding bit in DTCER and requests an interrupt to the CPU. The operation after transfer depends on the transfer information. For details, see section 8.2, Register Descriptions and figure 8.4.

**Figure 8.18 Activation of DTC by Interrupt**



2. Set the start address of the transfer information for an RXI interrupt at the DTC vector.
3. Set the corresponding bit in DTCER to 1.
4. Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the end (RXI) interrupt. Since the generation of a receive error during the SCI reception will disable subsequent reception, the CPU should be enabled to accept receive error interrupts.
5. Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is set. An RXI interrupt is generated, and the DTC is activated. The receive data is transferred to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag is automatically cleared to 0.
6. When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is held. The DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. Termination processing should be performed in the interrupt handling routine.

### 8.7.2 Chain Transfer when Counter = 0


By executing a second data transfer and performing re-setting of the first data transfer of the counter value is 0, it is possible to perform 256 or more repeat transfers.

An example is shown in which a 128-kbyte input buffer is configured. The input buffer address has been set to start at lower address H'0000. Figure 8.19 shows the chain transfer when the counter value is 0.

1. For the first transfer, set the normal transfer mode for input data. Set the fixed transfer start address, CRA = H'0000 (65,536 times), CHNE = 1, CHNS = 1, and DISEL = 0.
2. Prepare the upper 8-bit addresses of the start addresses for 65,536-transfer units for the data transfer in a separate area (in ROM, etc.). For example, if the input buffer is configured at addresses H'200000 to H'21FFFF, prepare H'21 and H'20.

data transfer is started. Set the upper eight bits of the transfer destination address for the first data transfer to H'20. The lower 16 bits of the transfer destination address of the first data transfer and the transfer counter are H'0000.

- Steps 4 and 5 are repeated endlessly. As repeat mode is specified for the second data transfer, no interrupt request is sent to the CPU.



**Figure 8.19 Chain Transfer when Counter = 0**

### **8.9.1 Module Standby Mode Setting**

Operation of the DTC can be disabled or enabled using the standby control register. The setting is for operation of the DTC to be disabled. DTC operation is disabled in module mode but register access is available. Module standby mode cannot be set while the DTC is activated. Before entering software standby mode or module standby mode, all DTCERs must be cleared. For details, refer to section 24, Power-Down Modes.

### **8.9.2 On-Chip RAM**

Transfer information can be located in on-chip RAM. In this case, the RAME bit in RAMCR is not be cleared to 0.

### **8.9.3 DTCE Bit Setting**

To set a DTCE bit, disable the corresponding interrupt, read 0 from the bit, and then write 1. While DTC transfer is in progress, do not modify the DTCE bits.

### **8.9.4 Chain Transfer**

When chain transfer is used, clearing of the activation source or DTCER is performed when the last of the chain of data transfers is executed. SCI and A/D converter interrupt/activation source, on the other hand, are cleared when the DTC reads or writes to the relevant register.

### **8.9.5 Transfer Information Start Address, Source Address, and Destination Address**

The transfer information start address to be specified in the vector table should be address in on-chip RAM or external memory space. Transfer information should be placed in on-chip RAM or external memory space.

an interrupt to the CPU (transfer counter = 0 or DISEL = 1), the IRQ signal must be kept until the CPU accepts the interrupt.

### **8.9.8 Notes on SCI as DTC Activation Sources**

- When the TXI interrupt from the SCI is specified as a DTC activation source, the TXIIF flag in the SCI must not be used as the transfer end flag.

### **8.9.9 Clearing Interrupt Source Flag**

The interrupt source flag set when the DTC transfer is completed should be cleared in the handler in the same way as for general interrupt source flags. For details, refer to section 8.9.1 Usage Note.

### **8.9.10 Conflict between NMI Interrupt and DTC Activation**


When a conflict occurs between the generation of the NMI interrupt and the DTC activation, the NMI interrupt has priority. Thus the ERR bit is set to 1 and the DTC is not activated.

It takes  $1 \times \text{Bcyc} + 3 \times \text{Pcyc}$  for determining DTC stop by NMI,  $2 \times \text{Bcyc}$  for determining DTC stop by IRQ, and  $1 \times \text{Pcyc}$  for determining DTC activation by peripheral modules.

### **8.9.11 Operation When a DTC Activation Request is Cancelled While in Progress**

Once the DTC has accepted an activation request, the DTC does not accept the next activation request until the sequence of DTC processing that ends with writeback has been completed.

- The data bus width is fixed to 8 bits for each address space
  - Controls the insertion of the wait state for each address space.
  - Controls the insertion of the wait state for each read access and write access
  - Can set the independent idling cycle in the continuous access for five cases: read-same space/different space, read-read (in same space/different space), the first read/write access.
2. Normal space interface
- Supports the interface that can directly connect to the SRAM



**Figure 9.1 Block Diagram of BSC**

$\overline{\text{WRL}}$	Output	Indicates byte write through D7 to D0.
$\overline{\text{WAIT}}$	Input	External wait input
$\overline{\text{BREQ}}$	Input	Bus request input
$\overline{\text{BACK}}$	Output	Bus acknowledge output

## 9.3 Area Overview

### 9.3.1 Area Division

In the architecture, this LSI has 32-bit address spaces.

As listed in tables 9.2 to 9.7, this LSI can connect two areas to each type of memory, and outputs chip select signals ( $\overline{\text{CS0}}$  and  $\overline{\text{CS1}}$ ) for each of them.  $\overline{\text{CS0}}$  is asserted during area

### 9.3.2 Address Map

The external address space has a capacity of 2 Mbytes and is used by dividing into two spaces. The memory to be connected and the data bus width are specified in each space. The address map for the entire address space is listed in tables 9.2 to 9.7.

Note: Do not access the reserved area. If the reserved area is accessed, the correct operation cannot be guaranteed. Only the on-chip ROM, on-chip RAM, and on-chip peripheral modules can be accessed; the other areas cannot be accessed.

**Table 9.3 Address Map: SH7131/SH7132/SH7136/SH7137 (256-Kbyte Flash Memory Version) in Single-Chip Mode**

Address	Area	Memory Type	Capacity	Bus Width
H'00000000 to H'0003FFFF	On-chip ROM		256 Kbytes	32 bits
H'00040000 to H'FFFF7FFF	Reserved			
H'FFFF8000 to H'FFFFBFFF	On-chip RAM		16 Kbytes	32 bits
H'FFFFC000 to H'FFFFFFFF	On-chip peripheral modules		16 Kbytes	8 or 16 bits

Note: Do not access the reserved area. If the reserved area is accessed, the correct operation cannot be guaranteed. Only the on-chip ROM, on-chip RAM, and on-chip peripheral modules can be accessed; the other areas cannot be accessed.



H'03FFFFFF				
H'04000000 to H'040FFFFFF	CS1 space	Normal space	1 Mbyte	8 bits
H'04100000 to H'FFFF9FFF	Reserved			
H'FFFFA000 to H'FFFFBFFF	On-chip RAM		8 Kbytes	32 bits
H'FFFC000 to H'FFFFFFF	On-chip peripheral modules		16 Kbytes	8 or 16 bits

Note: Do not access the reserved area. If the reserved area is accessed, the correct operation cannot be guaranteed. In single-chip mode, only the on-chip ROM, on-chip RAM, and on-chip peripheral modules can be accessed; the other areas cannot be accessed.

H'FFFF9FFF			
H'FFFA000 to H'FFFBFFF	On-chip RAM	8 Kbytes	32 bits
H'FFFC000 to H'FFFFFFF	On-chip peripheral modules	16 Kbytes	8 or 16 bi

Note: Do not access the reserved area. If the reserved area is accessed, the correct operation cannot be guaranteed.

H'03FFFFFF				
H'04000000 to H'040FFFFFF	CS1 space	Normal space	1 Mbyte	8 bits
H'04100000 to H'FFFF7FFF	Reserved			
H'FFFF8000 to H'FFFFBFFF	On-chip RAM		16 Kbytes	32 bits
H'FFFC000 to H'FFFFFFF	On-chip peripheral modules		16 Kbytes	8 or 16 b

Note: Do not access the reserved area. If the reserved area is accessed, the correct operation cannot be guaranteed. In single-chip mode, only the on-chip ROM, on-chip RAM, and on-chip peripheral modules can be accessed; the other areas cannot be accessed.

H'FFFF7FFF			
H'FFFF8000 to H'FFFFBFFF	On-chip RAM	16 Kbytes	32 bits
H'FFFC000 to H'FFFFFFF	On-chip peripheral modules	16 Kbytes	8 or 16 bi

Note: Do not access the reserved area. If the reserved area is accessed, the correct operation cannot be guaranteed.

CS1 space bus control register	CS1BCR	R/W	H'36DB0600	H'FFFFFF08	32
CS0 space wait control register	CS0WCR	R/W	H'00000500	H'FFFFFF028	32
CS1 space wait control register	CS1WCR	R/W	H'00000500	H'FFFFFF02C	32
Bus function extending register	BSCEHR	R/W	H'0000	H'FFFFE89A	8,

### 9.4.1 Common Control Register (CMNCR)

CMNCR is a 32-bit register that controls the common items for each area.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	1	0	0	0	0	0	0	0	1	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

4	—	1	R	Reserved This bit is always read as 1. The write value should always be 1.
3, 2	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
1	HIZMEM	0	R/W	High-Z Memory Control Specifies the pin state in software standby mode for A19 to A0, CSn, WRL, and RD. While the bus is released, these pins are in high-impedance state regardless of this bit setting. 0: High impedance in software standby mode 1: Driven in software standby mode
0	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.

Initial value: 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0  
 R/W: R R R R R R R/W R/W R R R R R R

Note: \* When the on-chip ROM is disabled, this bit is 0.

Bit	Bit Name	Initial Value	R/W	Description
31, 30	—	All 0	R	Reserved These bits are always read as 0. The write values always be 0.
29, 28	IWW[1:0]	11	R/W	Specification for Idle Cycles between Write-Read and Write-Write Cycles Specify the number of idle cycles to be inserted between memory access to memory that is connected to the system bus. The target cycles are write-read cycles and write-write cycles. 00: No idle cycle inserted 01: 1 idle cycle inserted 10: 2 idle cycles inserted 11: 4 idle cycles inserted
27	—	0	R	Reserved This bit is always read as 0. The write value is always be 0.

24	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
23, 22	IWRWS[1:0]	11	R/W	Specification for Idle Cycles between Read-Write Cycles in the Same Space Specify the number of idle cycles to be inserted between access to memory that is connected to the space. When target cycles are continuous read-write cycles in the same space. 00: No idle cycle inserted 01: 1 idle cycle inserted 10: 2 idle cycles inserted 11: 4 idle cycles inserted
21	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
20, 19	IWRRD[1:0]	11	R/W	Specification for Idle Cycles between Read-Read Cycles in Different Spaces Specify the number of idle cycles to be inserted between access to memory that is connected to the space. When target cycles are continuous read-read cycles in different spaces. 00: No idle cycle inserted 01: 1 idle cycle inserted 10: 2 idle cycles inserted 11: 4 idle cycles inserted



00: No idle cycle inserted  
01: 1 idle cycle inserted  
10: 2 idle cycles inserted  
11: 4 idle cycles inserted

---

15 to 11	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
10, 9	BSZ[1:0]	01/11*	R/W	Data Bus Size Specification Specify the data bus size of the space. When chip ROM is enabled, write B'01 to specify the width as 8-bit before accessing the CSn space. Note: When the on-chip ROM is disabled, the width of area 0 is 8 bits regardless of the BSZ[1:0] bit setting in CS0BCR.
8 to 0	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.

---

Note: \* B'01 when the on-chip ROM is disabled.

Bit	Bit Name	Initial Value	R/W	Description
31 to 19	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
18 to 16	WW[2:0]	000	R/W	Number of Wait Cycles in Write Access Specify the number of cycles required for write access wait) 000: The same cycles as WR3 to WR0 settings 001: 0 cycles 010: 1 cycle 011: 2 cycles 100: 3 cycles 101: 4 cycles 110: 5 cycles 111: 6 cycles
15 to 13	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.

				Number of Read Access Wait Cycles	Specify the number of wait cycles required for access.
				0000: 0 cycles	
				0001: 1 cycle	
				0010: 2 cycles	
				0011: 3 cycles	
				0100: 4 cycles	
				0101: 5 cycles	
				0110: 6 cycles	
				0111: 8 cycles	
				1000: 10 cycles	
				1001: 12 cycles	
				1010: 14 cycles	
				1011: 18 cycles	
				1100: 24 cycles	
				1101: Reserved (setting prohibited)	
				1110: Reserved (setting prohibited)	
				1111: Reserved (setting prohibited)	

---

6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycles is 0.
				0: External wait input is valid
				1: External wait input is ignored

---

#### 9.4.4 Bus Function Extending Register (BSCEHR)

BSCEHR is a 16-bit register that specifies the timing of bus release by the DTC. It also specifies the application of priority in transfer operations and enables or disables the functions that affect the effect of decreasing numbers of cycles over which the DTC is active. The differences in DTC operation made by the combinations of the DTLOCK, CSSTP1, and DTBST bits settings are described in section 8.5.9, DTC Bus Release Timing.

Setting the CSSTP2 bit can improve the transfer performance of the DTC transfer when the DTLOCK bit is 0. Furthermore, setting the CSSTP3 bit selects whether or not access to the external space by the CPU takes priority over DTC transfer.

The DTC short address mode is implemented by setting the DTSA bit. For details of the short address mode, see section 8.4, Location of Transfer Information and DTC Vector Table.

A DTC activation priority order can be set up for the DTC activation sources. The DTPR bit selects whether or not this priority order is valid or invalid when multiple sources issue activation requests before DTC activation. Do not modify this register while the DTC is active.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	DTLOCK	CSSTP1	-	CSSTP2	DTBST	DTSA	CSSTP3	DTPR	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R

14	CSSTP1	0	R/W	<p>Select Bus Release on NOP Cycle Generation</p> <p>Specifies whether or not the bus is released in response to requests from the CPU for external space access on the generation of the NOP cycle that follows reading of the vector address.</p> <p>If, however, the CSSTP2 bit is 1, bus mastership is retained until all transfer is complete, regardless of the setting of this bit.</p> <p>0: The bus is released on generation of the NOP cycle by the DTC.</p> <p>1: The bus is not released on generation of the NOP cycle by the DTC.</p>
13	—	0	R	<p>Reserved</p> <p>This bit is always read as 0. The write value should always be 0.</p>
12	CSSTP2	0	R/W	<p>Select Bus Release during DTC Transfer</p> <p>This setting applies to DTC transfer when the DTLOCK bit is 0. The value specifies whether the bus mastership is or is not to be released after each round of data transfer in response to a request from the CPU for access to external space.</p> <p>0: When the DTLOCK and CSSTP1 bits are 0, bus mastership is released on generation of the NOP cycle after the end of the vector address. When the DTLOCK bit is 1 and the CSSTP1 bit is 1, the bus is released after the end of each round of data transfer.</p> <p>1: Only release the bus mastership after all data transfer is complete.</p>

activation sources.  
Notes: When this bit is set to 1, the following restrictions apply.

1. Clock setting with the frequency control register (FRQCR) must be I $\phi$ : B $\phi$ : P $\phi$ : M1 $\phi$ : MP $\phi$ : 4: 4: 4, 4: 2: 2: 2: 2, or 2: 1: 1: 1: 1.
2. The vector information must be in on-chip peripheral module or on-chip RAM.
3. The transfer information must be in on-chip peripheral module or on-chip RAM.
4. Transfer must be between the on-chip peripheral module and an on-chip peripheral module or between external memory and an on-chip peripheral module.

---

10	D TSA	0	R/W	DTC Short Address Mode
----	-------	---	-----	------------------------

In this mode, the information that specifies a DTC transfer takes up only 3 longwords.

0: Transfer information is read out as 4 longwords. Transfer information is arranged as shown in Figure 10-1 (normal address mode).

1: Transfer information is read out as 3 longwords. Transfer information is arranged as shown in Figure 10-2 (short address mode).

Note: Transfer in short address mode is only available between on-chip peripheral modules and on-chip RAM, because the higher-order 8 bits of the address and DAR are considered to be all 1.

---


8	DTPR	0	R/W	<p>Application of Priority in DTC Activation</p> <p>When multiple DTC activation requests are generated before the DTC is activated, specify whether transfer starts from the first request to have been generated in accord with the priority order for DTC activation requests.</p> <p>However, when multiple DTC activation requests have been issued while the DTC is active, the next transfer to be triggered will be that with the highest DTC activation priority.</p> <p>0: Start transfer in response to the first request to have been generated.</p> <p>1: Start transfer in accord with DTC activation priority.</p> <p>Notes: When this bit is set to 1, the following requests apply.</p> <ol style="list-style-type: none"> <li>1. The vector information must be in on-chip or on-chip RAM.</li> <li>2. The transfer information must be in on-chip RAM.</li> <li>3. Skipping of transfer information reading is always disabled.</li> </ol>
7 to 0	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value is always be 0.</p>

Table 9.9 shows the relationship between device data width and access unit.

**Table 9.9 8-Bit External Device Access and Data Alignment**

Operation		Data Bus		Strobe Signals	
		D15 to D8	D7 to D0	$\overline{WRH}$	$\overline{WRL}$
Byte access at 0		—	Data 7 to Data 0	—	Assert
Byte access at 1		—	Data 7 to Data 0	—	Assert
Byte access at 2		—	Data 7 to Data 0	—	Assert
Byte access at 3		—	Data 7 to Data 0	—	Assert
Word access at 0	1st time at 0	—	Data 15 to Data 8	—	Assert
	2nd time at 1	—	Data 7 to Data 0	—	Assert
Word access at 2	1st time at 2	—	Data 15 to Data 8	—	Assert
	2nd time at 3	—	Data 7 to Data 0	—	Assert
Longword access at 0	1st time at 0	—	Data 31 to Data 24	—	Assert
	2nd time at 1	—	Data 23 to Data 16	—	Assert
	3rd time at 2	—	Data 15 to Data 8	—	Assert
	4th time at 3	—	Data 7 to Data 0	—	Assert







**Figure 9.2 Normal Space Basic Access Timing (Access Wait 0)**

It is necessary to control of outputting the data that has been read using  $\overline{RD}$  when a buffer established in the data bus.


Figures 9.3 and 9.4 show the basic timings of continuous accesses to normal space. If the  $\overline{WM}$  bit in  $\overline{CSnWCR}$  is cleared to 0, a  $T_{nop}$  cycle is inserted to evaluate the external wait (figure 9.3). If the  $\overline{WM}$  bit in  $\overline{CSnWCR}$  is set to 1, external waits are ignored and no  $T_{nop}$  cycle is inserted (figure 9.4).




**Figure 9.3 Continuous Access for Normal Space 1**  
**Bus Width = 8 Bits, Word Access, WM Bit in CSnWCR = 0**  
**(Access Wait = 0, Cycle Wait = 0)**




**Figure 9.4 Continuous Access for Normal Space 2**  
**Bus Width = 8 Bits, Word Access, WM Bit in CSnWCR = 1**  
**(Access Wait = 0, Cycle Wait = 0)**




**Figure 9.5 Example of 8-Bit Data-Width SRAM Connection**



**Figure 9.6 Wait Timing for Normal Space Access (Software Wait Only)**



**Figure 9.7 Wait State Timing for Normal Space Access  
(Wait State Insertion Using  $\overline{\text{WAIT}}$  Signal)**



**Figure 9.8  $\overline{CSn}$  Assert Period Extension**

1. Continuous accesses are write-read or write-write
2. Continuous accesses are read-write for different spaces
3. Continuous accesses are read-write for the same space
4. Continuous accesses are read-read for different spaces
5. Continuous accesses are read-read for the same space

Besides the wait cycles between access cycles (idle cycles) described above, idle cycles inserted to reserve the minimum pulse width for a multiplexed pin ( $\overline{\text{WRL}}$ ), and an interf with an internal bus.

6. Idle cycle of the external bus for the interface with the internal bus
  - A. Insert one idle cycle immediately before a write access cycle after an external bus cycle or a read cycle.
  - B. Insert one idle cycle to transfer the read data to the internal bus when a read cycle external bus terminates.  
Insert two to three idle cycles including the idle cycle in A. for the write cycle immediately after a read cycle.

Tables 9.10 and 9.11 list the minimum number of idle cycles to be inserted. The CSnBC Setting column in the tables describes the number of idle cycles to be set for IWW, IWRWS, IWRWS, IWRRD, and IWRRS.

1	2	2/2/2/2	2/2/2/2	2/2/2/2	2/2/2/2	3/3/3/4	2/
0	2	2/2/2/2	2/2/2/2	2/2/2/2	2/2/2/2	3/3/3/4	2/
1	4	4/4/4/4	4/4/4/4	4/4/4/4	4/4/4/4	4/4/4/4	4/
0	4	4/4/4/4	4/4/4/4	4/4/4/4	4/4/4/4	4/4/4/4	4/

Notes: The minimum numbers of idle cycles are described sequentially for  $\phi:B\phi = 4:1$ ,  $3:1$  and  $1:1$ .

1. Minimum number of idle cycles between the byte access to address 0 and the access to address 1 in the 16-bit access with an 8-bit bus width, and minimum number of idle cycles between the byte accesses to address 0, to address 2, and to address 3 in the 32-bit access with an 8-bit bus width.
2. Other than the above cases




1	2	2	2	2	2
0	2	2	2	2	2
1	4	4	4	4	4
0	4	4	4	4	4

Notes: DTC is operated by B $\phi$ . The minimum number of idle cycles is not affected by clock ratio.


1. Minimum number of idle cycles between the byte access to address 0 and the access to address 1 in the 16-bit access with an 8-bit bus width, and minimum number of idle cycles between the byte accesses to address 0, to address 1, to address 2, and to address 3 in the 32-bit access with an 8-bit bus width.
2. Other than the above cases.

When the CSS1F2 bit is 1 in the bus function extending register (BSCHER), the external access request from the CPU has lower priority than the DTC transfer request with DTLC in the bus function extending register (BSCHER).


In addition, because the write buffer operates as described in section 9.5.7 (2), Access in LSI Internal Bus Master, arbitration between the CPU and DTC is different depending on the external space access by the CPU is a write or read access. Figure 9.9 shows the bus a when a DTC activation request is generated while an external space is accessed by the CPU.



- When DTC activation request is generated during write access to external space from CPU (2)  
 (When external space read request is generated by CPU during execution of write access to external space fr



- When DTC activation request is generated during write access to external space from CPU (3)  
 (When external space write request is generated by CPU during execution of write access to external space fr



**Figure 9.9 Bus Arbitration When DTC Activation Request Occur during External Access from CPU**

connected to these control signals.

Bus mastership is transferred to the external device at the boundary of bus cycles. Namely, mastership is released immediately after receiving a bus request when a bus cycle is not being performed. The release of bus mastership is delayed until the bus cycle is complete when a bus cycle is in progress. Even when from outside the LSI it looks like a bus cycle is not being performed, a bus cycle may be performing internally, started by inserting wait cycles between access cycles. Therefore, it cannot be immediately determined whether or not bus mastership has been released by looking at the  $\overline{CSn}$  signal or other bus control signals.

The external bus release by the  $\overline{BREQ}$  and  $\overline{BACK}$  signal handshaking requires some overhead. If the slave has many tasks, multiple bus cycles should be executed in a bus mastership acquisition. Reducing the cycles required for master to slave bus mastership transitions streamlines the system design.


The LSI has the bus mastership until a bus request is received from the external device. Upon acknowledging the assertion (low level) of the external bus request signal  $\overline{BREQ}$ , the LSI releases the bus at the completion of the current bus cycle and asserts the  $\overline{BACK}$  signal. After the external device acknowledges the negation (high level) of the  $\overline{BREQ}$  signal that indicates the slave has released the bus, it negates the  $\overline{BACK}$  signal and resumes the bus usage.

Processing by this LSI continues even while bus mastership is released to an external device unless an external device is accessed. When an external device is accessed, the LSI enters a state of waiting for bus mastership to be returned.

While the bus is released, sleep mode, software standby mode, and deep software standby mode cannot be entered.

The bus release sequence is as follows. The address bus and data bus are placed in a high impedance state synchronized with the rising edge of CK. The bus mastership acknowledgment is asserted 0.5 cycles after the above high impedance state, synchronized with the falling

After  $\overline{\text{BREQ}}$  assertion (low level; bus request), the  $\overline{\text{BREQ}}$  signal should be negated (high level; bus release) only after the  $\overline{\text{BACK}}$  is asserted (low level; bus acknowledge). If  $\overline{\text{BREQ}}$  is negated before  $\overline{\text{BACK}}$  is asserted,  $\overline{\text{BACK}}$  may be asserted only for one cycle depending on the  $\overline{\text{BREQ}}$  negation timing, and a bus conflict may occur between the external device and this LSI.



**Figure 9.10 Bus Arbitration Timing**

Acceptance of mastership for the DTC in bus arbitration does not require the insertion of  $\overline{\text{BREQ}}$ , so bus access proceeds continuously.

## (2) Access in View of LSI Internal Bus Master

There are three types of LSI internal buses: L bus, I bus, and peripheral bus. The CPU is connected to the L bus. The DTC and bus state controller are connected to the I bus. Low peripheral modules are connected to the peripheral bus. On-chip memories are connected bidirectionally to the L bus and I bus.

For an access of an external space or an on-chip peripheral module, the access is initiated bus. Thus, the DTC can be activated without bus arbitration with the CPU while the CPU accessing an on-chip memory.

Since the bus state controller (BSC) incorporates a one-stage write buffer, the BSC can access via the I bus before the previous external bus cycle is completed in a write cycle. If a chip peripheral module is read or written after the external low-speed memory is written, the chip peripheral module can be accessed before the completion of the external low-speed write cycle.

In read cycles, the CPU is placed in the wait state until read operation has been completed. To continue the process after the data write to the device has been completed, perform a dummy read to the same address to check for completion of the write before the next process to be executed.

The write buffer of the BSC functions in the same way for an access by the DTC.


Since access cannot be performed correctly if any BSC register values are modified while the write buffer is operating, do not modify BSC registers immediately after a write access. If a register need to be modified immediately after a write access, execute dummy read to complete the write access, then modify the BSC register.

**Table 9.12 Number of Cycles for Access to On-Chip Peripheral I/O Registers**

<b>Number of Access Cycles</b>	
Write	$(3 + n) \times I\phi + (1 + m) \times B\phi + 2 \times P\phi$
Read	$(3 + n) \times I\phi + (1 + m) \times B\phi + 2 \times P\phi + 2 \times I\phi$


- Notes: 1. When  $I\phi:B\phi = 8:1$ ,  $n = 0$  to 7  
When  $I\phi:B\phi = 4:1$ ,  $n = 0$  to 3  
When  $B\phi:P\phi = 4:1$ ,  $m = 0$  to 3  
When  $I\phi:B\phi = 3:1$ ,  $n = 0$  to 2  
When  $B\phi:P\phi = 3:1$ ,  $m = 0$  to 2  
When  $I\phi:B\phi = 2:1$ ,  $n = 0$  to 1.  
When  $B\phi:P\phi = 2:1$ ,  $m = 0$  to 1.  
When  $I\phi:B\phi = 1:1$ ,  $n = 0$ .  
When  $B\phi:P\phi = 1:1$ ,  $m = 0$   
 $n$  and  $m$  depend on the internal execution state.
2. The clock ratio of  $MI\phi$  and  $MP\phi$  does not affect the number of access cycles.

Synchronous logic and a layered bus structure have been adopted for this LSI. Data on the L bus are input and output in synchronization with rising edges of the corresponding clock signals. The L bus, I bus, and peripheral bus are synchronized with the  $I\phi$ ,  $B\phi$ , and  $P\phi$  clock, respectively. Figure 9.11 shows an example of the timing of write access to a register in  $2P\phi$  cycle access with a connected peripheral bus width of 16 bits when  $I\phi:B\phi:P\phi = 4:2:2$ . In access to the on-chip peripheral I/O registers, the CPU requires three cycles of  $I\phi$  for preparation of data transfer to the peripheral bus after the data has been output to the L bus. After these three cycles, data can be transferred to the I bus in synchronization with rising edges of  $B\phi$ . However, as there are two  $I\phi$  clock cycles in a single  $B\phi$  clock cycle when  $I\phi:B\phi = 4:2$ , transfer of data from the L bus to the I bus takes



**Figure 9.11 Timing of Write Access to On-Chip Peripheral I/O Registers When  $I\phi:B\phi:P\phi = 4:2:2$**

Figure 9.12 shows an example of timing of read access to the peripheral bus when  $I\phi:B\phi:P\phi = 4:2:1$ . Transfer from the L bus to the peripheral bus is performed in the same way as for write access, however, values output onto the peripheral bus need to be transferred to the CPU. Although transfers from the peripheral bus to the I bus and from the I bus to the L bus are performed in synchronization with the rising edge of the respective bus clocks, a period of  $2 \times I\phi$  is actually required because  $I\phi \geq B\phi \geq P\phi$ . In the case shown in the figure, where  $n = 0$  and  $m = 1$ , the time required for access is  $3 \times I\phi + 2 \times B\phi + 2 \times P\phi + 2 \times I\phi$ .



**Figure 9.12 Timing of Read Access to On-Chip Peripheral I/O Registers When  $I\phi:B\phi:P\phi = 4:2:1$**



Units	Byte	Write	$(1 + n) \times I\phi + (3 + m) \times B\phi$
		Read	$(1 + n) \times I\phi + (3 + m) \times B\phi + 1 \times I\phi$
Word		Write	$(1 + n) \times I\phi + (3 + m) \times B\phi + 1 \times (2 + o) \times B\phi$
		Read	$(1 + n) \times I\phi + (3 + m) \times B\phi + 1 \times (2 + o) \times B\phi$
Longword		Write	$(1 + n) \times I\phi + (3 + m) \times B\phi + 3 \times (2 + o) \times B\phi$
		Read	$(1 + n) \times I\phi + (3 + m) \times B\phi + 3 \times (2 + o) \times B\phi$

Notes: n: When  $I\phi:B\phi = 8:1$ ,  $n = 0$  to 7

When  $I\phi:B\phi = 4:1$ ,  $n = 0$  to 3

When  $I\phi:B\phi = 3:1$ ,  $n = 0$  to 2

When  $I\phi:B\phi = 2:1$ ,  $n = 0$  to 1

When  $I\phi:B\phi = 1:1$ ,  $n = 0$


m, o: m: Wait setting, o: Wait setting + idle setting

For details, see section 9.4, Register Descriptions.

Synchronous logic and a layered bus structure have been adopted for this LSI circuit. Data bus are input and output in synchronization with rising edges of the corresponding clock. The L bus and I bus are synchronized with the  $I\phi$  and  $B\phi$  clocks, respectively. Figure 9.13 shows an example of the timing of write access to a word of data over the external bus, with a word of 8 bits, when  $I\phi:B\phi = 2:1$ . Once the CPU has output the data to the L bus, data are transferred to the I bus in synchronization with rising edges of  $B\phi$ . There are two  $I\phi$  clock cycles in a single clock cycle when  $I\phi: B\phi = 2:1$ . Thus, when  $I\phi: B\phi = 2:1$ , data transfer from the L bus to the I bus takes  $(1 + n) \times I\phi$  ( $n = 0$  to 1) ( $2 \times I\phi$  is indicated in figure 9.13). The relation between the number of data output to the L bus and the rising edge of  $B\phi$  depends on the state of program execution. Data output to the I bus are transferred to the external bus after one cycle of  $B\phi$ . External bus access for each data takes at least two cycles, and this can be prolonged by the BSC register setting (see the parameter o in the formulae for number of access cycles). In the case shown in figure 9.13, since  $n = 0$ , and  $o = 0$ , access takes  $2 \times I\phi + 3 \times B\phi + 2 \times B\phi$ .

**Figure 9.13 Timing of Write Access to Word Data in External Memory  
When  $I\phi:B\phi = 2:1$  and External Bus Width is 8 Bits**

Figure 9.14 shows an example of the timing of read access when the external bus width is less than or equal to the data width and  $I\phi:B\phi = 4:1$ . Transfer from the L bus to the external bus is performed in the same way as for write access. In the case of reading, however, values on the external bus must be transferred to the CPU. Transfers from the external bus to the I bus and from the I bus to the L bus are again performed in synchronization with rising edges of the respective bus clocks. In the actual operation, transfer from the external bus to the L bus takes  $n \times I\phi + m \times B\phi$  period. In the case shown in the figure, where  $n = 2$  and  $m = 0$ , access takes  $3 \times I\phi + 3 \times B\phi$  period.



**Figure 9.14 Timing of Read Access with Condition  $I\phi:B\phi = 4:1$  and  
External Bus Width  $\geq$  Data Width**

For access by the DTC, the access cycles are obtained by subtracting the cycles of  $I\phi$  required for L-bus access from the access cycles required for access by the CPU.

- Waveform output at compare match
- Input capture function
- Counter clear operation
- Multiple timer counters (TCNT) can be written to simultaneously
- Simultaneous clearing by compare match and input capture is possible
- Register simultaneous input/output is possible by synchronous counter operation
- A maximum 12-phase PWM output is possible in combination with synchronous
- Buffer operation settable for channels 0, 3, and 4
- Phase counting mode settable independently for each of channels 1 and 2
- Cascade connection operation
- Fast access via internal 16-bit bus
- 28 interrupt sources
- Automatic transfer of register data
- A/D converter start trigger can be generated
- Module standby mode can be settable
- A total of six-phase waveform output, which includes complementary PWM output, positive and negative phases of reset PWM output by interlocking operation of channels 0, 3, and 4, is possible.
- AC synchronous motor (brushless DC motor) drive mode using complementary PWM and reset PWM output is settable by interlocking operation of channels 0, 3, and 4, and a selection of two types of waveform outputs (chopping and level) is possible.
- Dead time compensation counter available in channel 5
- In complementary PWM mode, interrupts at the crest and trough of the counter value and converter start triggers can be skipped.

	TGRB_0	TGRB_1	TGRB_2	TGRB_3	TGRB_4	TGRB_5
General registers/ buffer registers	TGRC_0 TGRD_0 TGRF_0	—	—	TGRC_3 TGRD_3	TGRC_4 TGRD_4	—
I/O pins	TIOC0A TIOC0B TIOC0C TIOC0D	TIOC1A TIOC1B	TIOC2A TIOC2B	TIOC3A TIOC3B TIOC3C TIOC3D	TIOC4A TIOC4B TIOC4C TIOC4D	TIOC5A TIOC5B TIOC5C TIOC5D
Counter clear function	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
Compare match output	0 output	√	√	√	√	—
	1 output	√	√	√	√	—
	Toggle output	√	√	√	√	—
Input capture function	√	√	√	√	√	√
Synchronous operation	√	√	√	√	√	—
PWM mode 1	√	√	√	√	√	—
PWM mode 2	√	√	√	—	—	—
Complementary PWM mode	—	—	—	√	√	—
Reset PWM mode	—	—	—	√	√	—
AC synchronous motor drive mode	√	—	—	√	√	—

						and TCNT overflow or underflow
A/D converter start trigger	TGRA_0 compare match or input capture  TGRE_0 compare match	TGRA_1 compare match or input capture	TGRA_2 compare match or input capture	TGRA_3 compare match or input capture	TGRA_4 compare match or input capture	TCNT_4 underflow (trough) in complement ary PWM mode

- input capture 0C
- Compare match or input capture 0D
- Compare match 0E
- Compare match 0F
- Overflow

- input capture 3C
- Compare match or input capture 3D
- Overflow
- input capture 4C
- Compare match or input capture 4D
- Overflow or underflow

start  
request at a  
match  
between  
TADCORB  
\_4 and  
TCNT\_4


---

Interrupt skipping function	—	—	—	• Skips TGRA_3 compare match interrupts	• Skips TCIV_4 interrupts	—
-----------------------------	---	---	---	---	---------------------------	---

---

[Legend]

- √: Possible
- : Not possible



**Figure 10.1 Block Diagram of MTU2**



	TCLKD	Input	External clock D input pin (Channel 2 phase counting mode B phase input)
0	TIOC0A	I/O	TGRA_0 input capture input/output compare output/PWM
	TIOC0B	I/O	TGRB_0 input capture input/output compare output/PWM
	TIOC0C	I/O	TGRC_0 input capture input/output compare output/PWM
	TIOC0D	I/O	TGRD_0 input capture input/output compare output/PWM
1	TIOC1A	I/O	TGRA_1 input capture input/output compare output/PWM
	TIOC1B	I/O	TGRB_1 input capture input/output compare output/PWM
2	TIOC2A	I/O	TGRA_2 input capture input/output compare output/PWM
	TIOC2B	I/O	TGRB_2 input capture input/output compare output/PWM
3	TIOC3A	I/O	TGRA_3 input capture input/output compare output/PWM
	TIOC3B	I/O	TGRB_3 input capture input/output compare output/PWM
	TIOC3C	I/O	TGRC_3 input capture input/output compare output/PWM
	TIOC3D	I/O	TGRD_3 input capture input/output compare output/PWM
4	TIOC4A	I/O	TGRA_4 input capture input/output compare output/PWM
	TIOC4B	I/O	TGRB_4 input capture input/output compare output/PWM
	TIOC4C	I/O	TGRC_4 input capture input/output compare output/PWM
	TIOC4D	I/O	TGRD_4 input capture input/output compare output/PWM
5	TIC5U	Input	TGRU_5 input capture input/external pulse input pin
	TIC5V	Input	TGRV_5 input capture input/external pulse input pin
	TIC5W	Input	TGRW_5 input capture input/external pulse input pin

Timer control register_3	TCR_3	R/W	H'00	H'FFFFFFC200	8,
Timer control register_4	TCR_4	R/W	H'00	H'FFFFFFC201	8
Timer mode register_3	TMDR_3	R/W	H'00	H'FFFFFFC202	8,
Timer mode register_4	TMDR_4	R/W	H'00	H'FFFFFFC203	8
Timer I/O control register H_3	TIORH_3	R/W	H'00	H'FFFFFFC204	8,
Timer I/O control register L_3	TIORL_3	R/W	H'00	H'FFFFFFC205	8
Timer I/O control register H_4	TIORH_4	R/W	H'00	H'FFFFFFC206	8,
Timer I/O control register L_4	TIORL_4	R/W	H'00	H'FFFFFFC207	8
Timer interrupt enable register_3	TIER_3	R/W	H'00	H'FFFFFFC208	8,
Timer interrupt enable register_4	TIER_4	R/W	H'00	H'FFFFFFC209	8
Timer output master enable register	TOER	R/W	H'C0	H'FFFFFFC20A	8
Timer gate control register	TGCR	R/W	H'80	H'FFFFFFC20D	8
Timer output control register 1	TOCR1	R/W	H'00	H'FFFFFFC20E	8,
Timer output control register 2	TOCR2	R/W	H'00	H'FFFFFFC20F	8
Timer counter_3	TCNT_3	R/W	H'0000	H'FFFFFFC210	16,
Timer counter_4	TCNT_4	R/W	H'0000	H'FFFFFFC212	16
Timer cycle data register	TCDR	R/W	H'FFFF	H'FFFFFFC214	16,
Timer dead time data register	TDDR	R/W	H'FFFF	H'FFFFFFC216	16
Timer general register A_3	TGRA_3	R/W	H'FFFF	H'FFFFFFC218	16,
Timer general register B_3	TGRB_3	R/W	H'FFFF	H'FFFFFFC21A	16
Timer general register A_4	TGRA_4	R/W	H'FFFF	H'FFFFFFC21C	16,
Timer general register B_4	TGRB_4	R/W	H'FFFF	H'FFFFFFC21E	16

Timer status register_4	TCSR_4	R/W	H'00	H'FFFFFFC22D	8
Timer interrupt skipping set register	TITCR	R/W	H'00	H'FFFFFFC230	8
Timer interrupt skipping counter	TITCNT	R	H'00	H'FFFFFFC231	8
Timer buffer transfer set register	TBTER	R/W	H'00	H'FFFFFFC232	8
Timer dead time enable register	TDER	R/W	H'01	H'FFFFFFC234	8
Timer output level buffer register	TOLBR	R/W	H'00	H'FFFFFFC236	8
Timer buffer operation transfer mode register_3	TBTM_3	R/W	H'00	H'FFFFFFC238	8
Timer buffer operation transfer mode register_4	TBTM_4	R/W	H'00	H'FFFFFFC239	8
Timer A/D converter start request control register	TADCR	R/W	H'0000	H'FFFFFFC240	16
Timer A/D converter start request cycle set register A_4	TADCORA_4	R/W	H'FFFF	H'FFFFFFC244	16
Timer A/D converter start request cycle set register B_4	TADCORB_4	R/W	H'FFFF	H'FFFFFFC246	16
Timer A/D converter start request cycle set buffer register A_4	TADCOBRA_4	R/W	H'FFFF	H'FFFFFFC248	16
Timer A/D converter start request cycle set buffer register B_4	TADCOBRB_4	R/W	H'FFFF	H'FFFFFFC24A	16

Timer control register_0	TCR_0	R/W	H'00	H'FFFFFFC300	8,
Timer mode register_0	TMDR_0	R/W	H'00	H'FFFFFFC301	8
Timer I/O control register H_0	TIORH_0	R/W	H'00	H'FFFFFFC302	8,
Timer I/O control register L_0	TIORL_0	R/W	H'00	H'FFFFFFC303	8
Timer interrupt enable register_0	TIER_0	R/W	H'00	H'FFFFFFC304	8,
Timer status register_0	TSR_0	R/W	H'C0	H'FFFFFFC305	8
Timer counter_0	TCNT_0	R/W	H'0000	H'FFFFFFC306	16
Timer general register A_0	TGRA_0	R/W	H'FFFF	H'FFFFFFC308	16,
Timer general register B_0	TGRB_0	R/W	H'FFFF	H'FFFFFFC30A	16
Timer general register C_0	TGRC_0	R/W	H'FFFF	H'FFFFFFC30C	16,
Timer general register D_0	TGRD_0	R/W	H'FFFF	H'FFFFFFC30E	16
Timer general register E_0	TGRE_0	R/W	H'FFFF	H'FFFFFFC320	16,
Timer general register F_0	TGRF_0	R/W	H'FFFF	H'FFFFFFC322	16
Timer interrupt enable register 2_0	TIER2_0	R/W	H'00	H'FFFFFFC324	8,
Timer status register 2_0	TSR2_0	R/W	H'C0	H'FFFFFFC325	8
Timer buffer operation transfer mode register_0	TBTM_0	R/W	H'00	H'FFFFFFC326	8
Timer control register_1	TCR_1	R/W	H'00	H'FFFFFFC380	8,
Timer mode register_1	TMDR_1	R/W	H'00	H'FFFFFFC381	8
Timer I/O control register_1	TIOR_1	R/W	H'00	H'FFFFFFC382	8
Timer interrupt enable register_1	TIER_1	R/W	H'00	H'FFFFFFC384	8,
Timer status register_1	TSR_1	R/W	H'C0	H'FFFFFFC385	8

Timer interrupt enable register_2	TIER_2	R/W	H'00	H'FFFFC404	8
Timer status register_2	TSR_2	R/W	H'C0	H'FFFFC405	8
Timer counter_2	TCNT_2	R/W	H'0000	H'FFFFC406	16
Timer general register A_2	TGRA_2	R/W	H'FFFF	H'FFFFC408	16
Timer general register B_2	TGRB_2	R/W	H'FFFF	H'FFFFC40A	16
Timer counter U_5	TCNTU_5	R/W	H'0000	H'FFFFC480	16
Timer general register U_5	TGRU_5	R/W	H'FFFF	H'FFFFC482	16
Timer control register U_5	TCRU_5	R/W	H'00	H'FFFFC484	8
Timer I/O control register U_5	TIORU_5	R/W	H'00	H'FFFFC486	8
Timer counter V_5	TCNTV_5	R/W	H'0000	H'FFFFC490	16
Timer general register V_5	TGRV_5	R/W	H'FFFF	H'FFFFC492	16
Timer control register V_5	TCRV_5	R/W	H'00	H'FFFFC494	8
Timer I/O control register V_5	TIORV_5	R/W	H'00	H'FFFFC496	8
Timer counter W_5	TCNTW_5	R/W	H'0000	H'FFFFC4A0	16
Timer general register W_5	TGRW_5	R/W	H'FFFF	H'FFFFC4A2	16
Timer control register W_5	TCRW_5	R/W	H'00	H'FFFFC4A4	8
Timer I/O control register W_5	TIORW_5	R/W	H'00	H'FFFFC4A6	8
Timer status register_5	TSR_5	R/W	H'00	H'FFFFC4B0	8
Timer interrupt enable register_5	TIER_5	R/W	H'00	H'FFFFC4B2	8
Timer start register_5	TSTR_5	R/W	H'00	H'FFFFC4B4	8
Timer compare match clear register	TCNTCMPCLR	R/W	H'00	H'FFFFC4B6	8

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	CCLR[2:0]	000	R/W	Counter Clear 0 to 2 These bits select the TCNT counter clearing source. See tables 10.4 and 10.5 for details.
4, 3	CKEG[1:0]	00	R/W	Clock Edge 0 and 1 These bits select the input clock edge. When the input clock is counted using both edges, the input clock period is halved (e.g. $MP\phi/4$ both edges = $MP\phi/2$ edge). If phase counting mode is used on channels 0 and 2, this setting is ignored and the phase counting mode setting has priority. Internal clock edge selection is valid when the input clock is $MP\phi/4$ or slower than $MP\phi/1$ , or the overflow/underflow of another channel. If a value other than 00 is selected for the input clock, although values can be overwritten, counter operation complies with the initial value. 00: Count at rising edge 01: Count at falling edge 1x: Count at both edges
2 to 0	TPSC[2:0]	000	R/W	Time Prescaler 0 to 2 These bits select the TCNT counter clock. The clock source can be selected independently for each channel. See tables 10.6 to 10.10 for details.

[Legend]

x: Don't care

1	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRC compare match capture* <sup>2</sup>
	1	0	TCNT cleared by TGRD compare match capture* <sup>2</sup>
		1	TCNT cleared by counter clearing for a channel performing synchronous clear synchronous operation* <sup>1</sup>

- Notes: 1. Synchronous operation is set by setting the SYNC bit in TSYR to 1.  
 2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.

**Table 10.5 CCLR0 to CCLR2 (Channels 1 and 2)**

Channel	Bit 7 Reserved* <sup>2</sup>	Bit 6 CCLR1	Bit 5 CCLR0	Description
1, 2	0	0	0	TCNT clearing disabled
			1	TCNT cleared by TGRA compare match capture
			0	TCNT cleared by TGRB compare match capture
			1	TCNT cleared by counter clearing for a channel performing synchronous clear synchronous operation* <sup>1</sup>

- Notes: 1. Synchronous operation is selected by setting the SYNC bit in TSYR to 1.  
 2. Bit 7 is reserved in channels 1 and 2. It is always read as 0 and cannot be modified.

1	0	External clock: counts on TCLKC pin in
	1	External clock: counts on TCLKD pin in

**Table 10.7 TPSC0 to TPSC2 (Channel 1)**

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
1	0	0	0	Internal clock: counts on MP $\phi$ /1
			1	Internal clock: counts on MP $\phi$ /4
		1	0	Internal clock: counts on MP $\phi$ /16
			1	Internal clock: counts on MP $\phi$ /64
	1	0	0	External clock: counts on TCLKA pin in
			1	External clock: counts on TCLKB pin in
		1	0	Internal clock: counts on MP $\phi$ /256
			1	Counts on TCNT_2 overflow/underflow

Note: This setting is ignored when channel 1 is in phase counting mode.



1

0

External clock: counts on TCLKC pin i

1

Internal clock: counts on MP $\phi$ /1024

Note: This setting is ignored when channel 2 is in phase counting mode.

**Table 10.9 TPSC0 to TPSC2 (Channels 3 and 4)**

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
3, 4	0	0	0	Internal clock: counts on MP $\phi$ /1
			1	Internal clock: counts on MP $\phi$ /4
		1	0	Internal clock: counts on MP $\phi$ /16
			1	Internal clock: counts on MP $\phi$ /64
	1	0	0	Internal clock: counts on MP $\phi$ /256
			1	Internal clock: counts on MP $\phi$ /1024
		1	0	External clock: counts on TCLKA pin i
			1	External clock: counts on TCLKB pin i

### 10.3.2 Timer Mode Register (TMDR)

The TMDR registers are 8-bit readable/writable registers that are used to set the operating mode for each channel. The MTU2 has five TMDR registers, one each for channels 0 to 4. TMDR settings should be changed only when TCNT operation is stopped.

Bit:	7	6	5	4	3	2	1	0
	-	BFE	BFB	BFA	MD[3:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W:	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	—	0	—	Reserved This bit is always read as 0. The write value should always be 0.
6	BFE	0	R/W	Buffer Operation E Specifies whether TGRE_0 and TGRF_0 are to operate in the normal way or to be used together for buffer operation. Compare match with TGRF occurs only when TGRF is used as a buffer register. In channels 1 to 4, this bit is reserved. It is always read as 0 and the write value should always be 0. 0: TGRE_0 and TGRF_0 operate normally 1: TGRE_0 and TGRF_0 used together for buffer operation

interrupt enable register 3/4 (TIER\_3/4) should be cleared to 0.

In channels 1 and 2, which have no TGRD, bit 0 is reserved. It is always read as 0 and cannot be written.

0: TGRB and TGRD operate normally

1: TGRB and TGRD used together for buffer operation

---

4	BFA	0	R/W	<p>Buffer Operation A</p> <p>Specifies whether TGRA is to operate in the normal PWM mode, or TGRA and TGRC are to be used together for buffer operation. When TGRC is used as a buffer operation, TGRC input capture/output compare operations take place in modes other than complementary PWM mode, but compare match with TGRC occurs in complementary PWM mode. Since the TGFCM bit can be set if a compare match occurs on channel 1, the TGRA output is set during the T<sub>b</sub> interval in complementary PWM mode, the bit in timer interrupt enable register 4 (TIER_4) should be cleared to 0.</p> <p>In channels 1 and 2, which have no TGRC, bit 0 is reserved. It is always read as 0 and cannot be written.</p> <p>0: TGRA and TGRC operate normally</p> <p>1: TGRA and TGRC used together for buffer operation</p>
3 to 0	MD[3:0]	0000	R/W	<p>Modes 0 to 3</p> <p>These bits are used to set the timer operating mode. See table 10.11 for details.</p>

---

		1	0	Phase counting mode 3* <sup>2</sup>	
			1	Phase counting mode 4* <sup>2</sup>	
1	0	0	0	Reset synchronous PWM mode* <sup>3</sup>	
			1	Setting prohibited	
			1	x	Setting prohibited
	1	0	0	Setting prohibited	
			1	Complementary PWM mode 1 (transmit at crest)* <sup>3</sup>	
			1	Complementary PWM mode 2 (transmit at trough)* <sup>3</sup>	
			1	Complementary PWM mode 2 (transmit at crest and trough)* <sup>3</sup>	


[Legend]

x: Don't care

- Notes:
1. PWM mode 2 cannot be set for channels 3 and 4.
  2. Phase counting mode cannot be set for channels 0, 3, and 4.
  3. Reset synchronous PWM mode and complementary PWM mode can only be set for channel 3. When channel 3 is set to reset synchronous PWM mode or complementary PWM mode, the channel 4 settings become ineffective and automatically conform to channel 3 settings. However, do not set channel 4 to reset synchronous PWM mode or complementary PWM mode. Reset synchronous PWM mode and complementary PWM mode cannot be set for channels 0, 1, and 2.

When TGRC or TGRD is designated for buffer operation, this setting is invalid and the operates as a buffer register.

- TIORH\_0, TIOR\_1, TIOR\_2, TIORH\_3, TIORH\_4



Bit	Bit Name	Initial Value	R/W	Description
7 to 4	IOB[3:0]	0000	R/W	I/O Control B0 to B3 Specify the function of TGRB. See the following tables. TIORH_0: Table 10.12 TIOR_1: Table 10.14 TIOR_2: Table 10.15 TIORH_3: Table 10.16 TIORH_4: Table 10.18
3 to 0	IOA[3:0]	0000	R/W	I/O Control A0 to A3 Specify the function of TGRA. See the following tables. TIORH_0: Table 10.20 TIOR_1: Table 10.22 TIOR_2: Table 10.23 TIORH_3: Table 10.24 TIORH_4: Table 10.26


TIORL\_0: Table 10.13  
 TIORL\_3: Table 10.17  
 TIORL\_4: Table 10.19

---

3 to 0	IOC[3:0]	0000	R/W	I/O Control C0 to C3 Specify the function of TGRC. See the following tables. TIORL_0: Table 10.21 TIORL_3: Table 10.25 TIORL_4: Table 10.27
--------	----------	------	-----	--

---

- TIORU\_5, TIORV\_5, TIORW\_5



Bit	Bit Name	Initial Value	R/W	Description
7 to 5	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
4 to 0	IOC[4:0]	00000	R/W	I/O Control C0 to C4 Specify the function of TGRU_5, TGRV_5, and TGRW_5. For details, see table 10.28.

---

			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
			1		1 output at compare match
					Initial output is 1
			1		Toggle output at compare match
1	0	0	0	Input capture register	Input capture at rising edge
			1		Input capture at falling edge
		1	x		Input capture at both edges
	1	x	x		Capture input source is channel 1/count-up
					Input capture at TCNT_1 count-up/count-down

[Legend]

x: Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

			1		Initial output is 0
	1	0	0		Toggle output at compare match
			1		Output retained
					Initial output is 1
		1	0		0 output at compare match
			1		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	0	0	0	Input capture	Input capture at rising edge
			1	register*2	Input capture at falling edge
		1	x		Input capture at both edges
	1	x	x		Capture input source is channel 1/count
					Input capture at TCNT_1 count-up/count

[Legend]

x: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFB bit in TMDR\_0 is set to 1 and TGRD\_0 is used as a buffer register, setting is invalid and input capture/output compare is not generated.



			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	0	0	0	Input capture register	Input capture at rising edge
			1		Input capture at falling edge
		1	x		Input capture at both edges
	1	x	x		Input capture at generation of TGRC_0 match/input capture

[Legend]

x: Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

			1		Initial output is 0
			0		Toggle output at compare match
1	0	0	0		Output retained
			1		Initial output is 1
			0		0 output at compare match
	1	0	0		Initial output is 1
			1		1 output at compare match
			1		Initial output is 1
			0		Toggle output at compare match
1	x	0	0	Input capture register	Input capture at rising edge
			1		Input capture at falling edge
		1	x		Input capture at both edges

[Legend]

x: Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

			1		Initial output is 0
					Toggle output at compare match
1	0	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	x	0	0	Input capture register	Input capture at rising edge
			1		Input capture at falling edge
		1	x		Input capture at both edges

[Legend]

x: Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

			1		Initial output is 0
					Toggle output at compare match
1	0	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
	1	0	0		Initial output is 1
			1		1 output at compare match
					Initial output is 1
			1		Toggle output at compare match
1	x	0	0	Input capture register*2	Input capture at rising edge
			1		Input capture at falling edge
		1	x		Input capture at both edges

[Legend]

x: Don't care

- Notes:
1. After power-on reset, 0 is output until TIOR is set.
  2. When the BFB bit in TMDR\_3 is set to 1 and TGRD\_3 is used as a buffer register, the output compare setting is invalid and input capture/output compare is not generated.

			1		Initial output is 0
					Toggle output at compare match
1	0	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	x	0	0	Input capture register	Input capture at rising edge
			1		Input capture at falling edge
		1	x		Input capture at both edges

[Legend]

x: Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

			1		Initial output is 0
					Toggle output at compare match
1	0	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
	1	0	0		Initial output is 1
			1		1 output at compare match
					Initial output is 1
			1		Toggle output at compare match
1	x	0	0	Input capture register*2	Input capture at rising edge
			1		Input capture at falling edge
		1	x		Input capture at both edges

[Legend]

x: Don't care

- Notes:
1. After power-on reset, 0 is output until TIOR is set.
  2. When the BFB bit in TMDR\_4 is set to 1 and TGRD\_4 is used as a buffer register, the output compare setting is invalid and input capture/output compare is not generated.

			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	0	0	0	Input capture register	Input capture at rising edge
			1		Input capture at falling edge
		1	x		Input capture at both edges
	1	x	x		Capture input source is channel 1/count-up
					Input capture at TCNT_1 count-up/count-down

[Legend]

x: Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

			1		Initial output is 0
	1	0	0		Toggle output at compare match
			1		Output retained
					Initial output is 1
		1	0		0 output at compare match
			1		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	0	0	0	Input capture register*2	Input capture at rising edge
			1		Input capture at falling edge
		1	x		Input capture at both edges
	1	x	x		Capture input source is channel 1/count
					Input capture at TCNT_1 count-up/count

[Legend]

x: Don't care

- Notes:
1. After power-on reset, 0 is output until TIOR is set.
  2. When the BFA bit in TMDR\_0 is set to 1 and TGRC\_0 is used as a buffer register, the setting is invalid and input capture/output compare is not generated.



			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	0	0	0	Input capture register	Input capture at rising edge
			1		Input capture at falling edge
		1	x		Input capture at both edges
	1	x	x		Input capture at generation of channel compare match/input capture

[Legend]

x: Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

			1		Initial output is 0
			0		Toggle output at compare match
1	0	0	0		Output retained
			1		Initial output is 1
			0		0 output at compare match
		1	0		Initial output is 1
			1		1 output at compare match
			1		Initial output is 1
			0		Toggle output at compare match
1	x	0	0	Input capture register	Input capture at rising edge
			1		Input capture at falling edge
		1	x		Input capture at both edges

[Legend]

x: Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

			1		Initial output is 0
					Toggle output at compare match
1	0	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
	1	0	0		Initial output is 1
			1		1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	x	0	0	Input capture register	Input capture at rising edge
			1		Input capture at falling edge
		1	x		Input capture at both edges

[Legend]

x: Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
				1	Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
				1	Initial output is 1
					Toggle output at compare match
1	x	0	0	Input capture	Input capture at rising edge
			1	register*2	Input capture at falling edge
		1	x		Input capture at both edges

[Legend]

x: Don't care

- Notes:
1. After power-on reset, 0 is output until TIOR is set.
  2. When the BFA bit in TMDR\_3 is set to 1 and TGRC\_3 is used as a buffer register, setting is invalid and input capture/output compare is not generated.

			1		Initial output is 0
					Toggle output at compare match
1	0	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	x	0	0	Input capture register	Input capture at rising edge
			1		Input capture at falling edge
		1	x		Input capture at both edges

[Legend]

x: Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
				1	Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
				1	1 output at compare match
					Initial output is 1
				1	Toggle output at compare match
1	x	0	0	Input capture register*2	Input capture at rising edge
			1		Input capture at falling edge
		1	x		Input capture at both edges

[Legend]

x: Don't care

- Notes:
1. After power-on reset, 0 is output until TIOR is set.
  2. When the BFA bit in TMDR\_4 is set to 1 and TGRC\_4 is used as a buffer register, the output compare setting is invalid and input capture/output compare is not generated.

	1	x	x	x		
						Setting prohibited
1	0	0	0	0	Input capture register	Setting prohibited
				1		Input capture at rising edge
			1	0		Input capture at falling edge
				1		Input capture at both edges
		1	x	x		Setting prohibited
	1	0	0	0		Setting prohibited
				1		Measurement of low pulse width of external input
						Capture at trough of complementary PWM mode
			1	0		Measurement of low pulse width of external input
						Capture at crest of complementary PWM mode
				1		Measurement of low pulse width of external input
						Capture at crest and trough of complementary PWM mode
		1	0	0		Setting prohibited
				1		Measurement of high pulse width of external input
						Capture at trough of complementary PWM mode
			1	0		Measurement of high pulse width of external input
						Capture at crest of complementary PWM mode
				1		Measurement of high pulse width of external input
						Capture at crest and trough of complementary PWM mode

[Legend]

x: Don't care

7 to 3	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
2	CMPCLR5U	0	R/W	TCNT Compare Clear 5U Enables or disables requests to clear TCNTU_5 and TGRU_5 compare match or input capture. 0: Disables TCNTU_5 to be cleared to H'0000 on TCNTU_5 and TGRU_5 compare match or input capture 1: Enables TCNTU_5 to be cleared to H'0000 on TCNTU_5 and TGRU_5 compare match or input capture
1	CMPCLR5V	0	R/W	TCNT Compare Clear 5V Enables or disables requests to clear TCNTV_5 and TGRV_5 compare match or input capture. 0: Disables TCNTV_5 to be cleared to H'0000 on TCNTV_5 and TGRV_5 compare match or input capture 1: Enables TCNTV_5 to be cleared to H'0000 on TCNTV_5 and TGRV_5 compare match or input capture



### 10.3.5 Timer Interrupt Enable Register (TIER)

The TIER registers are 8-bit readable/writable registers that control enabling or disabling interrupt requests for each channel. The MTU2 has seven TIER registers, two for channels one each for channels 1 to 5.

- TIER\_0, TIER\_1, TIER\_2, TIER\_3, TIER\_4

Bit:	7	6	5	4	3	2	1	0
	TTGE	TTGE2	TCIEU	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	TTGE	0	R/W	<p>A/D Converter Start Request Enable</p> <p>Enables or disables generation of A/D converter start requests by TGRA input capture/compare match.</p> <p>0: A/D converter start request generation disabled</p> <p>1: A/D converter start request generation enabled</p>

5	TCIEU	0	R/W	<p>Underflow Interrupt Enable</p> <p>Enables or disables interrupt requests (TCIU) by TCFU flag when the TCFU flag in TSR is set to 1 in channels 1 and 2.</p> <p>In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0 and the write value should always be 0.</p> <p>0: Interrupt requests (TCIU) by TCFU disabled 1: Interrupt requests (TCIU) by TCFU enabled</p>
4	TCIEV	0	R/W	<p>Overflow Interrupt Enable</p> <p>Enables or disables interrupt requests (TCIV) by TCFV flag when the TCFV flag in TSR is set to 1 in channels 0, 3, and 4.</p> <p>In channels 1 and 2, bit 4 is reserved. It is always read as 0 and the write value should always be 0.</p> <p>0: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV enabled</p>
3	TGIED	0	R/W	<p>TGR Interrupt Enable D</p> <p>Enables or disables interrupt requests (TGID) by TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4.</p> <p>In channels 1 and 2, bit 3 is reserved. It is always read as 0 and the write value should always be 0.</p> <p>0: Interrupt requests (TGID) by TGFD bit disabled 1: Interrupt requests (TGID) by TGFD bit enabled</p>

Enables or disables interrupt requests (TGIB) by TGFB bit when the TGFB bit in TSR is set to 1.  
0: Interrupt requests (TGIB) by TGFB bit disabled  
1: Interrupt requests (TGIB) by TGFB bit enabled

---

0	TGIEA	0	R/W	TGR Interrupt Enable A Enables or disables interrupt requests (TGIA) by TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled 1: Interrupt requests (TGIA) by TGFA bit enabled
---	-------	---	-----	--

---

TGRE\_0.  
 0: A/D converter start request generation by comparison match between TCNT\_0 and TGRE\_0 disabled  
 1: A/D converter start request generation by comparison match between TCNT\_0 and TGRE\_0 enabled

6 to 2	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
1	TGIEF	0	R/W	TGR Interrupt Enable F Enables or disables interrupt requests by comparison match between TCNT_0 and TGRF_0. 0: Interrupt requests (TGIF) by TGFE bit disabled 1: Interrupt requests (TGIF) by TGFE bit enabled
0	TGIEE	0	R/W	TGR Interrupt Enable E Enables or disables interrupt requests by comparison match between TCNT_0 and TGRE_0. 0: Interrupt requests (TGIE) by TGEE bit disabled 1: Interrupt requests (TGIE) by TGEE bit enabled

2	TGIE5U	0	R/W	TGR Interrupt Enable 5U Enables or disables interrupt requests (TGIU_5) when the CMFU5 bit in TSR_5 is set. 0: Interrupt requests (TGIU_5) disabled 1: Interrupt requests (TGIU_5) enabled
1	TGIE5V	0	R/W	TGR Interrupt Enable 5V Enables or disables interrupt requests (TGIV_5) when the CMFV5 bit in TSR_5 is set. 0: Interrupt requests (TGIV_5) disabled 1: Interrupt requests (TGIV_5) enabled
0	TGIE5W	0	R/W	TGR Interrupt Enable 5W Enables or disables interrupt requests (TGIW_5) when the CMFW5 bit in TSR_5 is set. 0: Interrupt requests (TGIW_5) disabled 1: Interrupt requests (TGIW_5) enabled

Bit	Bit Name	Initial Value	R/W	Description
7	TCFD	1	R	<p>Count Direction Flag</p> <p>Status flag that shows the direction in which TCNT counts in channels 1 to 4.</p> <p>In channel 0, bit 7 is reserved. It is always read as 1. The write value should always be 1.</p> <p>0: TCNT counts down 1: TCNT counts up</p>
6	—	1	R	<p>Reserved</p> <p>This bit is always read as 1. The write value should always be 1.</p>
5	TCFU	0	R/(W)* <sup>1</sup>	<p>Underflow Flag</p> <p>Status flag that indicates that TCNT underflow has occurred when channels 1 and 2 are set to phase counting mode. Only 0 can be written, for flag clearing.</p> <p>In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0 and the write value should always be 0.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When the TCNT value underflows (changes from H'0000 to H'FFFF)</li> </ul> <p>[Clearing condition]</p> <ul style="list-style-type: none"> <li>When 0 is written to TCFU after reading TCNT</li> </ul>

[Clearing condition]

- When 0 is written to TCFV after reading TCNT. In channel 4, when DTC is activated by TCNT interrupt and the DISEL bit of MRB in DTC is 0, flag is also cleared.

---

3	TGFD	0	R/(W)* <sup>1</sup>	Input Capture/Output Compare Flag D
---	------	---	---------------------	-------------------------------------

Status flag that indicates the occurrence of TG capture or compare match in channels 0, 3, and 4. 0 can be written, for flag clearing. In channels 0 and 3, bit 3 is reserved. It is always read as 0 and the value should always be 0.

[Setting conditions]

- When TCNT = TGRD and TGRD is functioning as output compare register
- When TCNT value is transferred to TGRD as capture signal and TGRD is functioning as capture register

[Clearing conditions]

- When DTC is activated by TGID interrupt and the DISEL bit of MRB in DTC is 0
  - When 0 is written to TGFD after reading TCNT
-

- When TCNT value is transferred to TGRC b capture signal and TGRC is functioning as i capture register

[Clearing conditions]

- When DTC is activated by TGIC interrupt an DIESEL bit of MRB in DTC is 0
- When 0 is written to TGFC after reading TG

---

1	TGFB	0	R/(W)* <sup>1</sup>	<p>Input Capture/Output Compare Flag B</p> <p>Status flag that indicates the occurrence of TGF capture or compare match. Only 0 can be written flag clearing.</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> <li>• When TCNT = TGRB and TGRB is functioning output compare register</li> <li>• When TCNT value is transferred to TGRB b capture signal and TGRB is functioning as i capture register</li> </ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>• When DTC is activated by TGIB interrupt an DIESEL bit of MRB in DTC is 0</li> <li>• When 0 is written to TGFB after reading TG</li> </ul>
---	------	---	---------------------	---

---



capture register

[Clearing conditions]

- When DTC is activated by TGIA interrupt a  
DISEL bit of MRB in DTC is 0
- When 0 is written to TGFA after reading TG

- 
- Notes:
1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed
  2. If another flag setting condition occurs before writing 0 to the bit after reading  
flag will not be cleared by writing 0 to it once. In this case, read the bit as 1 again  
write 0 to it.

5 to 2	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
1	TGFF	0	R/(W)* <sup>1</sup>	Compare Match Flag F Status flag that indicates the occurrence of compare match between TCNT_0 and TGRF_0. [Setting condition] <ul style="list-style-type: none"> <li>When TCNT_0 = TGRF_0 and TGRF_0 is functioning as compare register</li> </ul> [Clearing condition] <ul style="list-style-type: none"> <li>When 0 is written to TGFF after reading TGFF</li> </ul>
0	TGFE	0	R/(W)* <sup>1</sup>	Compare Match Flag E Status flag that indicates the occurrence of compare match between TCNT_0 and TGRE_0. [Setting condition] <ul style="list-style-type: none"> <li>When TCNT_0 = TGRE_0 and TGRE_0 is functioning as compare register</li> </ul> [Clearing condition] <ul style="list-style-type: none"> <li>When 0 is written to TGFE after reading TGFE</li> </ul>

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed write.  
2. If another flag setting condition occurs before writing 0 to the bit after reading it as 1, the flag will not be cleared by writing 0 to it once. In this case, read the bit as 1 again and write 0 to it.

always be 0.

---

2	CMFU5	0	R/(W)* <sup>1</sup>	<p>Compare Match/Input Capture Flag U5</p> <p>Status flag that indicates the occurrence of TGRU_5 input capture or compare match.</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"><li>• When TCNTU_5 = TGRU_5 and TGRU_5 is functioning as output compare register</li><li>• When TCNTU_5 value is transferred to TGRU_5 input capture signal and TGRU_5 is functioning as input capture register</li><li>• When TCNTU_5 value is transferred to TGRU_5 and TGRU_5 is functioning as a register for measuring pulse width of the external input signal. The timing is specified by the IOC bits in timer I/O register U_5 (TIORU_5)*<sup>2</sup></li></ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"><li>• When DTC is activated by a TGIU_5 interrupt. The DISEL bit of MRB in DTC is 0</li><li>• When 0 is written to CMFU5 after reading C</li></ul>
---	-------	---	---------------------	--

---

- input capture register
- When TCNTV\_5 value is transferred to TGRV\_5, TGRV\_5 is functioning as a register for measuring the pulse width of the external input signal. The timing is specified by the IOC bits in timer I/O control register V\_5 (TIORV\_5)\*<sup>2</sup>

[Clearing conditions]

- When DTC is activated by a TGIV\_5 interrupt, the DISEL bit of MRB in DTC is 0
  - When 0 is written to CMFV5 after reading CMFV5
-

input capture register.

- When TCNTW\_5 value is transferred to TGRW\_5 is functioning as a register for measuring the pulse width of the external input signal. The transfer timing is specified by the IOC bits in timer control register W\_5 (TIORW\_5)\*:2

[Clearing conditions]

- When DTC is activated by a TGIW\_5 interrupt, the DISEL bit of MRB in DTC is 0
- When 0 is written to CMFW5 after reading 0  
1

---

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed.

2. The transfer timing is specified by the IOC bit in timer I/O control registers U\_5/V\_5/W\_5 (TIORU\_5, TIORV\_5, TIORW\_5).

Bit	Bit Name	Value	R/W	Description
7 to 3	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
2	TTSE	0	R/W	Timing Select E Specifies the timing for transferring data from T to TGRE_0 when they are used together for buffer operation. In channels 3 and 4, bit 2 is reserved. It is always as 0 and the write value should always be 0. When using channel 0 in other than PWM mode, do not set this bit to 1. 0: When compare match E occurs in channel 0 1: When TCNT_0 is cleared
1	TTSB	0	R/W	Timing Select B Specifies the timing for transferring data from T to TGRB in each channel when they are used together for buffer operation. When using a channel in other than PWM mode, do not set this bit to 1. 0: When compare match B occurs in each channel 1: When TCNT is cleared in each channel
0	TTSA	0	R/W	Timing Select A Specifies the timing for transferring data from T to TGRA in each channel when they are used together for buffer operation. When using a channel in other than PWM mode, do not set this bit to 1. 0: When compare match A occurs in each channel 1: When TCNT is cleared in each channel

7 to 4	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
3	I2BE	0	R/W	Input Capture Enable Specifies whether to include the TIOC2B pin in the TGRB_1 input capture conditions. 0: Does not include the TIOC2B pin in the TGRB_1 input capture conditions 1: Includes the TIOC2B pin in the TGRB_1 input capture conditions
2	I2AE	0	R/W	Input Capture Enable Specifies whether to include the TIOC2A pin in the TGRA_1 input capture conditions. 0: Does not include the TIOC2A pin in the TGRA_1 input capture conditions 1: Includes the TIOC2A pin in the TGRA_1 input capture conditions
1	I1BE	0	R/W	Input Capture Enable Specifies whether to include the TIOC1B pin in the TGRB_2 input capture conditions. 0: Does not include the TIOC1B pin in the TGRB_2 input capture conditions 1: Includes the TIOC1B pin in the TGRB_2 input capture conditions





Bit	Bit Name	Value	R/W	Description
7	CE0A	0	R/W	<p>Clear Enable 0A</p> <p>Enables or disables counter clearing when the flag of TSR_0 in the MTU2 is set.</p> <p>0: Disables counter clearing by the TGFA flag</p> <p>1: Enables counter clearing by the TGFA flag</p>
6	CE0B	0	R/W	<p>Clear Enable 0B</p> <p>Enables or disables counter clearing when the flag of TSR_0 in the MTU2 is set.</p> <p>0: Disables counter clearing by the TGFB flag</p> <p>1: Enables counter clearing by the TGFB flag</p>
5	CE0C	0	R/W	<p>Clear Enable 0C</p> <p>Enables or disables counter clearing when the flag of TSR_0 in the MTU2 is set.</p> <p>0: Disables counter clearing by the TGFC flag</p> <p>1: Enables counter clearing by the TGFC flag</p>
4	CE0D	0	R/W	<p>Clear Enable 0D</p> <p>Enables or disables counter clearing when the flag of TSR_0 in the MTU2 is set.</p> <p>0: Disables counter clearing by the TGFD flag</p> <p>1: Enables counter clearing by the TGFD flag</p>
3	CE1A	0	R/W	<p>Clear Enable 1A</p> <p>Enables or disables counter clearing when the flag of TSR_1 in the MTU2 is set.</p> <p>0: Disables counter clearing by the TGFA flag</p> <p>1: Enables counter clearing by the TGFA flag</p>

				0: Disables counter clearing by the TGFA flag i
				1: Enables counter clearing by the TGFA flag i
0	CE2B	0	R/W	Clear Enable 2B Enables or disables counter clearing when the flag of TSR_2 in the MTU2 is set. 0: Disables counter clearing by the TGFB flag 1: Enables counter clearing by the TGFB flag i

Bit	Bit Name	Initial Value	R/W	Description
15, 14	BF[1:0]	00	R/W	TADCOBRA_4/TADCOBRB_4 Transfer Timing Select the timing for transferring data from TADCOBRA_4 and TADCOBRB_4 to TADCOB and TADCORB_4. For details, see table 10.29.
13 to 8	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
7	UT4AE	0	R/W	Up-Count TRG4AN Enable Enables or disables A/D converter start requests (TRG4AN) during TCNT_4 up-count operation. 0: A/D converter start requests (TRG4AN) disabled during TCNT_4 up-count operation 1: A/D converter start requests (TRG4AN) enabled during TCNT_4 up-count operation
6	DT4AE	0*	R/W	Down-Count TRG4AN Enable Enables or disables A/D converter start requests (TRG4AN) during TCNT_4 down-count operation. 0: A/D converter start requests (TRG4AN) disabled during TCNT_4 down-count operation 1: A/D converter start requests (TRG4AN) enabled during TCNT_4 down-count operation

(TRG4BN) during TCNT\_4 down-count operation  
 0: A/D converter start requests (TRG4BN) disabled during TCNT\_4 down-count operation  
 1: A/D converter start requests (TRG4BN) enabled during TCNT\_4 down-count operation

3	ITA3AE	0*	R/W	<p>TGIA_3 Interrupt Skipping Link Enable</p> <p>Select whether to link A/D converter start requests (TRG4AN) with TGIA_3 interrupt skipping operation</p> <p>0: Does not link with TGIA_3 interrupt skipping operation          1: Links with TGIA_3 interrupt skipping operation</p>
2	ITA4VE	0*	R/W	<p>TCIV_4 Interrupt Skipping Link Enable</p> <p>Select whether to link A/D converter start requests (TRG4AN) with TCIV_4 interrupt skipping operation</p> <p>0: Does not link with TCIV_4 interrupt skipping operation          1: Links with TCIV_4 interrupt skipping operation</p>
1	ITB3AE	0*	R/W	<p>TGIA_3 Interrupt Skipping Link Enable</p> <p>Select whether to link A/D converter start requests (TRG4BN) with TGIA_3 interrupt skipping operation</p> <p>0: Does not link with TGIA_3 interrupt skipping operation          1: Links with TGIA_3 interrupt skipping operation</p>

interrupt skipping operation (clear the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in the timer A/D converter start request control register (TADCR) to 0).

3. If link with interrupt skipping is enabled while interrupt skipping is disabled, A/D converter start requests will not be issued.

\* Do not set to 1 when complementary PWM mode is not selected.

**Table 10.29 Setting of Transfer Timing by BF1 and BF0 Bits**

Bit 7	Bit 6	Description
BF1	BF0	
0	0	Does not transfer data from the cycle set buffer register to the cycle set register.
0	1	Transfers data from the cycle set buffer register to the cycle set register at the crest of the TCNT_4 count.* <sup>1</sup>
1	0	Transfers data from the cycle set buffer register to the cycle set register at the trough of the TCNT_4 count.* <sup>2</sup>
1	1	Transfers data from the cycle set buffer register to the cycle set register at the crest and trough of the TCNT_4 count.* <sup>2</sup>

Notes: 1. Data is transferred from the cycle set buffer register to the cycle set register when the crest of the TCNT\_4 count is reached in complementary PWM mode, when compare match occurs between TCNT\_3 and TGRA\_3 in reset-synchronized PWM mode, and when compare match occurs between TCNT\_4 and TGRA\_4 in PWM mode in normal operation mode.

2. These settings are prohibited when complementary PWM mode is not selected.




### 10.3.14 Timer General Register (TGR)

The TGR registers are 16-bit readable/writable registers. The MTU2 has 21 TGR registers: one for channel 0, two each for channels 1 and 2, four each for channels 3 and 4, and three for channel 5.

TGRA, TGRB, TGRC, and TGRD function as either output compare or input capture registers. TGRC and TGRD for channels 0, 3, and 4 can also be designated for operation as buffer registers. TGR buffer register combinations are TGRA and TGRC, and TGRB and TGRD.

TGRE\_0 and TGRF\_0 function as compare registers. When the TCNT\_0 count matches the TGRE\_0 value, an A/D converter start request can be issued. TGRF can also be designated for operation as a buffer register. TGR buffer register combination is TGRE and TGRF.

TGRU\_5, TGRV\_5, and TGRW\_5 function as compare match, input capture, or external clock width measurement registers.



Note: The TGR registers must not be accessed in eight bits; they should always be accessed in 16 bits. TGR registers are initialized to H'FFFF.

Bit: 7 6 5 4 3 2 1 0

CST4	CST3	-	-	-	CST2	CST1	CST0
------	------	---	---	---	------	------	------

Initial value: 0 0 0 0 0 0 0 0  
 R/W: R/W R/W R R R R/W R/W R/W

Bit	Bit Name	Initial Value	R/W	Description
7	CST4	0	R/W	Counter Start 4 and 3
6	CST3	0	R/W	These bits select operation or stoppage for TCNT. If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stoppage occurs. When the TIOC pin output compare output level is reached, the TIOC pin output compare output level is reached. TIOCR is written to when the CST bit is cleared. The TIOC pin output level will be changed to the set initial value. 0: TCNT_4 and TCNT_3 count operation is stopped. 1: TCNT_4 and TCNT_3 performs count operation.
5 to 3	—	All 0	R	Reserved These bits are always read as 0. The write value is always be 0.



• TSTR\_5

Bit :	7	6	5	4	3	2	1	0
	-	-	-	-	-	CSTU5	CSTV5	CSTW5
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
2	CSTU5	0	R/W	Counter Start U5 Selects operation or stoppage for TCNTU_5. 0: TCNTU_5 count operation is stopped 1: TCNTU_5 performs count operation
1	CSTV5	0	R/W	Counter Start V5 Selects operation or stoppage for TCNTV_5. 0: TCNTV_5 count operation is stopped 1: TCNTV_5 performs count operation
0	CSTW5	0	R/W	Counter Start W5 Selects operation or stoppage for TCNTW_5. 0: TCNTW_5 count operation is stopped 1: TCNTW_5 performs count operation

Bit	Bit Name	Value	R/W	Description
7	SYNC4	0	R/W	Timer Synchronous operation 4 and 3
6	SYNC3	0	R/W	<p>These bits are used to select whether operation independent of or synchronized with other channels.</p> <p>When synchronous operation is selected, the TCNT synchronous presetting of multiple channels, asynchronous clearing by counter clearing on all channels, are possible.</p> <p>To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set asynchronous clearing, in addition to the SYNC bits, TCNT clearing source must also be set by means of bits CCLR0 to CCLR2 in TCR.</p> <p>0: TCNT_4 and TCNT_3 operate independently. TCNT presetting/clearing is unrelated to other channels.</p> <p>1: TCNT_4 and TCNT_3 performs synchronous operation. TCNT synchronous presetting/synchronous clearing is possible.</p>
5 to 3	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value is always be 0.</p>

synchronous clearing, in addition to the CTR.  
TCNT clearing source must also be set by me  
bits CCLR0 to CCLR2 in TCR.

0: TCNT\_2 to TCNT\_0 operates independent  
presetting /clearing is unrelated to other ch

1: TCNT\_2 to TCNT\_0 performs synchronous  
TCNT synchronous presetting/synchronous  
is possible

---

Bit	Bit Name	Initial Value	R/W	Description
7	SCH0	0	R/(W)*	<p>Synchronous Start</p> <p>Controls synchronous start of TCNT_0 in the M</p> <p>0: Does not specify synchronous start for TCNT_0 in the MTU2</p> <p>1: Specifies synchronous start for TCNT_0 in the MTU2 [Clearing condition]</p> <ul style="list-style-type: none"> <li>When 1 is set to the CST0 bit of TSTR in MSTR while SCH0 = 1</li> </ul>
6	SCH1	0	R/(W)*	<p>Synchronous Start</p> <p>Controls synchronous start of TCNT_1 in the M</p> <p>0: Does not specify synchronous start for TCNT_1 in the MTU2</p> <p>1: Specifies synchronous start for TCNT_1 in the MTU2 [Clearing condition]</p> <ul style="list-style-type: none"> <li>When 1 is set to the CST1 bit of TSTR in MSTR while SCH1 = 1</li> </ul>
5	SCH2	0	R/(W)*	<p>Synchronous Start</p> <p>Controls synchronous start of TCNT_2 in the M</p> <p>0: Does not specify synchronous start for TCNT_2 in the MTU2</p> <p>1: Specifies synchronous start for TCNT_2 in the MTU2 [Clearing condition]</p> <ul style="list-style-type: none"> <li>When 1 is set to the CST2 bit of TSTR in MSTR while SCH2 = 1</li> </ul>

3	SCH4	0	R/(W)*	<p>Synchronous Start</p> <p>0: Does not specify synchronous start for TCNT_4 in the MTU2</p> <p>1: Specifies synchronous start for TCNT_4 in the MTU2</p> <p>[Clearing condition]</p> <ul style="list-style-type: none"> <li>When 1 is set to the CST4 bit of TSTR in the MTU2 while SCH4 = 1</li> </ul>
2	—	0	R	<p>Reserved</p> <p>This bit is always read as 0. The write value should always be 0.</p>
1	SCH3S	0	R/(W)*	<p>Synchronous Start</p> <p>0: Does not specify synchronous start for TCNT_3S in the MTU2S</p> <p>1: Specifies synchronous start for TCNT_3S in the MTU2S</p> <p>[Clearing condition]</p> <ul style="list-style-type: none"> <li>When 1 is set to the CST3 bit of TSTRS in the MTU2S while SCH3S = 1</li> </ul>

Note: \* Only 1 can be written to set the register.

Bit	Bit Name	Value	R/W	Description
7 to 1	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
0	RWE	1	R/W	Read/Write Enable Enables or disables access to the registers with write-protection capability against accidental modification. 0: Disables read/write access to the registers 1: Enables read/write access to the registers [Clearing condition] <ul style="list-style-type: none"> <li>When 0 is written to the RWE bit after read RWE = 1</li> </ul>

- Registers and counters having write-protection capability against accidental modification: 22 registers: TCR\_3, TCR\_4, TMDR\_3, TMDR\_4, TIORH\_3, TIORH\_4, TIORL\_3, TIORL\_4, TIER\_3, TIER\_4, TGRA\_3, TGRA\_4, TGRB\_3, TGRB\_4, TOER, TOCR, TOCR2, TGCR, TCDR, TDDR, TCNT\_3, and TCNT4.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	—	All 1	R	Reserved These bits are always read as 1. The write value always be 1.
5	OE4D	0	R/W	Master Enable TIOC4D This bit enables/disables the TIOC4D pin MTU2 output. 0: MTU2 output is disabled (inactive level)* 1: MTU2 output is enabled
4	OE4C	0	R/W	Master Enable TIOC4C This bit enables/disables the TIOC4C pin MTU2 output. 0: MTU2 output is disabled (inactive level)* 1: MTU2 output is enabled
3	OE3D	0	R/W	Master Enable TIOC3D This bit enables/disables the TIOC3D pin MTU2 output. 0: MTU2 output is disabled (inactive level)* 1: MTU2 output is enabled
2	OE4B	0	R/W	Master Enable TIOC4B This bit enables/disables the TIOC4B pin MTU2 output. 0: MTU2 output is disabled (inactive level)* 1: MTU2 output is enabled
1	OE4A	0	R/W	Master Enable TIOC4A This bit enables/disables the TIOC4A pin MTU2 output. 0: MTU2 output is disabled (inactive level)* 1: MTU2 output is enabled



### 10.3.20 Timer Output Control Register 1 (TOCR1)

TOCR1 is an 8-bit readable/writable register that enables/disables PWM synchronized to output in complementary PWM mode/reset synchronized PWM mode, and controls output inversion of PWM output.

Bit:	7	6	5	4	3	2	1	0
	-	PSYE	-	-	TOCL	TOCS	OLSN	OLSP
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R/W	R	R	R/(W)*	R/W	R/W	R/W

Note: \* This bit can be set to 1 only once after a power-on reset. After 1 is written, 0 cannot be written to it.

Bit	Bit Name	Initial value	R/W	Description
7	—	0	R	Reserved This bit is always read as 0. The write value is always be 0.
6	PSYE	0	R/W	PWM Synchronous Output Enable This bit selects the enable/disable of toggle output synchronized with the PWM period. 0: Toggle output is disabled 1: Toggle output is enabled
5, 4	—	All 0	R	Reserved These bits are always read as 0. The write value is always be 0.

be used for the output level in complementary mode and reset-synchronized PWM mode.

0: TOCR1 setting is selected

1: TOCR2 setting is selected

1	OLSN	0	R/W	Output Level Select N* <sup>2</sup> This bit selects the reverse phase output level synchronized PWM mode/complementary PWM mode. See table 10.30.
0	OLSP	0	R/W	Output Level Select P* <sup>2</sup> This bit selects the positive phase output level synchronized PWM mode/complementary PWM mode. See table 10.31.


Notes: 1. Setting the TOCL bit to 1 prevents accidental modification when the CPU goes into sleep control.

2. Clearing the TOCS0 bit to 0 makes this bit setting valid.

**Table 10.30 Output Level Select Function**

Bit 1	Function			
	OLSN	Initial Output	Active Level	Compare Match Output
Up Count				Down Count
0	High level	Low level	High level	Low level
1	Low level	High level	Low level	High level

Note: The reverse phase waveform initial output value changes to active level after elapsing dead time after count start.



**Figure 10.2 Complementary PWM Mode Output Level Example**

7, 6	BF[1:0]	00	R/W	TOLBR Buffer Transfer Timing Select These bits select the timing for transferring data from TOLBR to TOCR2. For details, see table 10.32.
5	OLS3N	0	R/W	Output Level Select 3N* This bit selects the output level on TIOC4D in non-synchronized PWM mode/complementary PWM mode. See table 10.33.
4	OLS3P	0	R/W	Output Level Select 3P* This bit selects the output level on TIOC4B in non-synchronized PWM mode/complementary PWM mode. See table 10.34.
3	OLS2N	0	R/W	Output Level Select 2N* This bit selects the output level on TIOC4C in non-synchronized PWM mode/complementary PWM mode. See table 10.35.
2	OLS2P	0	R/W	Output Level Select 2P* This bit selects the output level on TIOC4A in non-synchronized PWM mode/complementary PWM mode. See table 10.36.
1	OLS1N	0	R/W	Output Level Select 1N* This bit selects the output level on TIOC3D in non-synchronized PWM mode/complementary PWM mode. See table 10.37.
0	OLS1P	0	R/W	Output Level Select 1P* This bit selects the output level on TIOC3B in non-synchronized PWM mode/complementary PWM mode. See table 10.38.

Note: \* Setting the TOCS bit in TOCR1 to 1 makes this bit setting valid.

trough of the TCNT\_4 count.

1	1	Transfers data from the buffer register (TOLBR) to TOCR2 at the crest and trough of the TCNT_4 count.	Setting prohibited
---	---	---	--------------------

**Table 10.33 TIOC4D Output Level Select Function**

Bit 5		Function		
OLS3N	Initial Output	Active Level	Compare Match Output	
			Up Count	Down Count
0	High level	Low level	High level	Low level
1	Low level	High level	Low level	High level

Note: The reverse phase waveform initial output value changes to the active level after the dead time after count start.

**Table 10.34 TIOC4B Output Level Select Function**

Bit 4		Function		
OLS3P	Initial Output	Active Level	Compare Match Output	
			Up Count	Down Count
0	High level	Low level	Low level	High level
1	Low level	High level	High level	Low level

**Table 10.36 TIOC4A Output Level Select Function**

Bit 2	Function			
	Initial Output	Active Level	Compare Match Output	
Up Count			Down Count	
0	High level	Low level	Low level	High level
1	Low level	High level	High level	Low level

**Table 10.37 TIOC3D Output Level Select Function**

Bit 1	Function			
	Initial Output	Active Level	Compare Match Output	
Up Count			Down Count	
0	High level	Low level	High level	Low level
1	Low level	High level	Low level	High level

Note: The reverse phase waveform initial output value changes to the active level after the dead time after count start.

**Table 10.38 TIOC4B Output Level Select Function**

Bit 0	Function			
	Initial Output	Active Level	Compare Match Output	
Up Count			Down Count	
0	High level	Low level	Low level	High level
1	Low level	High level	High level	Low level

7, 6	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
5	OLS3N	0	R/W	Specifies the buffer value to be transferred to OLS3N bit in TOCR2.
4	OLS3P	0	R/W	Specifies the buffer value to be transferred to OLS3P bit in TOCR2.
3	OLS2N	0	R/W	Specifies the buffer value to be transferred to OLS2N bit in TOCR2.
2	OLS2P	0	R/W	Specifies the buffer value to be transferred to OLS2P bit in TOCR2.
1	OLS1N	0	R/W	Specifies the buffer value to be transferred to OLS1N bit in TOCR2.
0	OLS1P	0	R/W	Specifies the buffer value to be transferred to OLS1P bit in TOCR2.

**Figure 10.3 PWM Output Level Setting Procedure in Buffer Operation**

### 10.3.23 Timer Gate Control Register (TGCR)

TGCR is an 8-bit readable/writable register that controls the waveform output necessary for brushless DC motor control in reset-synchronized PWM mode/complementary PWM mode. Register settings are ineffective for anything other than complementary PWM mode/reset-synchronized PWM mode.

Bit:	7	6	5	4	3	2	1	0
	-	BDC	N	P	FB*	WF	VF	UF
Initial value:	1	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
7	—	1	R	Reserved This bit is always read as 1. The write value should always be 1.
6	BDC	0	R/W	Brushless DC Motor This bit selects whether to make the functions of this register (TGCR) effective or ineffective. 0: Ordinary output 1: Functions of this register are made effective



This bit selects whether the level output or the synchronized PWM/complementary PWM output is output from the positive pin (TIOC3B, TIOC4A, and TIOC4B) as the output.

0: Level output

1: Reset synchronized PWM/complementary output

3	FB*	0	R/W	<p>External Feedback Signal Enable</p> <p>This bit selects whether the switching of the output of the positive/reverse phase is carried out automatically with the MTU2/channel 0 TGRA, TGRB, TGRG, TGRH capture signals or by writing 0 or 1 to bits 2 to 0 of TGCR.</p> <p>0: Output switching is external input (Input signal of channel 0 TGRA, TGRB, TGRG input capture signals).</p> <p>1: Output switching is carried out by software (Input signal of UF, VF, WF settings).</p>
2	WF	0	R/W	Output Phase Switch 2 to 0
1	VF	0	R/W	These bits set the positive phase/negative phase on or off state. The setting of these bits is valid only when the FB bit in this register is set to 1. In the case, the setting of bits 2 to 0 is a substitute for the input. See table 10.39.
0	UF	0	R/W	

Note: \* When the MTU2S is used to set the BDC bit to 1, do not set the FB bit to 0.

	1	ON	OFF	OFF	OFF	ON	C
1	0	OFF	OFF	ON	ON	OFF	C
	1	OFF	OFF	OFF	OFF	OFF	C

### 10.3.24 Timer Subcounter (TCNTS)

TCNTS is a 16-bit read-only counter that is used only in complementary PWM mode.

The initial value of TCNTS is H'0000.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Note: Accessing the TCNTS in 8-bit units is prohibited. Always access in 16-bit units.


Initial value: R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W

Note: Accessing the TDDR in 8-bit units is prohibited. Always access in 16-bit units.

### 10.3.26 Timer Cycle Data Register (TCDR)

TCDR is a 16-bit register used only in complementary PWM mode. Set half the PWM c value as the TCDR register value. This register is constantly compared with the TCNTS complementary PWM mode, and when a match occurs, the TCNTS counter switches di (decrement to increment).

The initial value of TCDR is H'FFFF.



Note: Accessing the TCDR in 8-bit units is prohibited. Always access in 16-bit units.

### 10.3.28 Timer Interrupt Skipping Set Register (TITCR)

TITCR is an 8-bit readable/writable register that enables or disables interrupt skipping and specifies the interrupt skipping count. The MTU2 has one TITCR.

Bit:	7	6	5	4	3	2	1	0
	T3AEN	3ACOR[2:0]			T4VEN	4VCOR[2:0]		
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
7	T3AEN	0	R/W	<b>T3AEN</b> Enables or disables TGIA_3 interrupt skipping. 0: TGIA_3 interrupt skipping disabled 1: TGIA_3 interrupt skipping enabled
6 to 4	3ACOR[2:0]	000	R/W	These bits specify the TGIA_3 interrupt skipping within the range from 0 to 7.* For details, see table 10.40.
3	T4VEN	0	R/W	<b>T4VEN</b> Enables or disables TCIV_4 interrupt skipping. 0: TCIV_4 interrupt skipping disabled 1: TCIV_4 interrupt skipping enabled

Bit 6	Bit 5	Bit 4	
3ACOR2	3ACOR1	3ACOR0	Description
0	0	0	Does not skip TGIA_3 interrupts.
0	0	1	Sets the TGIA_3 interrupt skipping count to 1.
0	1	0	Sets the TGIA_3 interrupt skipping count to 2.
0	1	1	Sets the TGIA_3 interrupt skipping count to 3.
1	0	0	Sets the TGIA_3 interrupt skipping count to 4.
1	0	1	Sets the TGIA_3 interrupt skipping count to 5.
1	1	0	Sets the TGIA_3 interrupt skipping count to 6.
1	1	1	Sets the TGIA_3 interrupt skipping count to 7.

**Table 10.41 Setting of Interrupt Skipping Count by Bits 4VCOR2 to 4VCOR0**

Bit 2	Bit 1	Bit 0	
4VCOR2	4VCOR1	4VCOR0	Description
0	0	0	Does not skip TCIV_4 interrupts.
0	0	1	Sets the TCIV_4 interrupt skipping count to 1.
0	1	0	Sets the TCIV_4 interrupt skipping count to 2.
0	1	1	Sets the TCIV_4 interrupt skipping count to 3.
1	0	0	Sets the TCIV_4 interrupt skipping count to 4.
1	0	1	Sets the TCIV_4 interrupt skipping count to 5.
1	1	0	Sets the TCIV_4 interrupt skipping count to 6.
1	1	1	Sets the TCIV_4 interrupt skipping count to 7.

7	—	0	R	Reserved This bit is always read as 0.
6 to 4	3ACNT[2:0]	000	R	<p>TGIA_3 Interrupt Counter</p> <p>While the T3AEN bit in TITCR is set to 1, the value of these bits is incremented every time a TGIA_3 interrupt occurs.</p> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>• When the 3ACNT2 to 3ACNT0 value in TITCNT matches the 3ACOR2 to 3ACOR0 value in TITCOR.</li> <li>• When the T3AEN bit in TITCR is cleared to 0.</li> <li>• When the 3ACOR2 to 3ACOR0 bits in TITCOR are cleared to 0.</li> </ul>
3	—	0	R	Reserved This bit is always read as 0.
2 to 0	4VCNT[2:0]	000	R	<p>TCIV_4 Interrupt Counter</p> <p>While the T4VEN bit in TITCR is set to 1, the value of these bits is incremented every time a TCIV_4 interrupt occurs.</p> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>• When the 4VCNT2 to 4VCNT0 value in TITCNT matches the 4VCOR2 to 4VCOR2 value in TITCOR.</li> <li>• When the T4VEN bit in TITCR is cleared to 0.</li> <li>• When the 4VCOR2 to 4VCOR2 bits in TITCOR are cleared to 0.</li> </ul>

Note: To clear the TITCNT, clear the T3AEN and T4VEN bits in TITCR to 0.

Bit	Bit Name	Value	R/W	Description
7 to 2	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
1, 0	BTE[1:0]	00	R/W	These bits enable or disable transfer from the registers* used in complementary PWM mode to the temporary registers and specify whether to link transfer with interrupt skipping operation. For details, see table 10.42.

Note: \* Applicable buffer registers:  
TGRC\_3, TGRD\_3, TGRC\_4, TGRD\_4, and TCBR

**Table 10.42 Setting of Bits BTE1 and BTE0**

Bit 1	Bit 0	Description
BTE1	BTE0	Description
0	0	Enables transfer from the buffer registers to the temporary registers and does not link the transfer with interrupt skipping operation.
0	1	Disables transfer from the buffer registers to the temporary registers.
1	0	Links transfer from the buffer registers to the temporary registers with interrupt skipping operation.* <sup>2</sup>
1	1	Setting prohibited

- Notes: 1. Data is transferred according to the MD3 to MD0 bit setting in TMDR. For details, see section 10.4.8, Complementary PWM Mode.
2. When interrupt skipping is disabled (the T3AEN and T4VEN bits are cleared to 0 in the timer interrupt skipping set register (TITCR) or the skipping count set bits (3A4VCOR) in TITCR are cleared to 0), be sure to disable link of buffer transfer with interrupt skipping (clear the BTE1 bit in the timer buffer transfer set register (TBTE1)). If link with interrupt skipping is enabled while interrupt skipping is disabled, buffer transfer will not be performed.

Bit	Bit Name	Value	R/W	Description
7 to 1	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
0	TDER	1	R/(W)	Dead Time Enable Specifies whether to generate dead time. 0: Does not generate dead time 1: Generates dead time* [Clearing condition] <ul style="list-style-type: none"> <li>When 0 is written to TDER after reading TD</li> </ul>

Note: \* TDDR must be set to 1 or a larger value.



Bit	Bit Name	Initial Value	R/W	Description
7	CCE	0*	R/(W)	<p>Compare Match Clear Enable</p> <p>Specifies whether to clear counters at TGRA_3 compare match in complementary PWM mode.</p> <p>0: Does not clear counters at TGRA_3 compare match.</p> <p>1: Clears counters at TGRA_3 compare match.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When 1 is written to CCE after reading CCE, the counter is cleared.</li> </ul>
6 to 2	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value is always be 0.</p>

Counter clearing synchronized with the MTU2S. Counter clearing is disabled by the SCC bit setting only when synchronous clearing occurs outside the Tb interval at the trough. When synchronous clearing occurs in the Tb interval at the trough including the period immediately after the trough, TCNT\_3 and TCNT\_4 start operation, TCNT\_3 and TCNT\_4 in the MTU2S are cleared.

For the Tb interval at the trough in complementary PWM mode, see figure 10.40.

In the MTU2, this bit is reserved. It is always read as 0 and the write value should always be 0.

0: Enables clearing of TCNT\_3 and TCNT\_4 in the MTU2S by MTU2–MTU2S synchronous clearing operation

1: Disables clearing of TCNT\_3 and TCNT\_4 in the MTU2S by MTU2–MTU2S synchronous clearing operation

[Setting condition]

- When 1 is written to SCC after reading SCC

trough immediately after TCNT\_3 and TCNT\_4 operation.

For the Tb interval at the trough in complementary PWM mode, see figure 10.40.

0: Outputs the initial value specified in TOCR

1: Suppresses initial output

[Setting condition]

- When 1 is written to WRE after reading W

---

Note: \* Do not set to 1 when complementary PWM mode is not selected.

### 10.3.33 Bus Master Interface


The timer counters (TCNT), general registers (TGR), timer subcounter (TCNTS), timer buffer register (TCBR), timer dead time data register (TDDR), timer cycle data register (TCDR), timer A/D converter start request control register (TADCR), timer A/D converter start request cycle set registers (TADCOR), and timer A/D converter start request cycle set buffer register (TADCOBR) are 16-bit registers. A 16-bit data bus to the bus master enables 16-bit read/write. 8-bit read/write is not possible. Always access in 16-bit units.

All registers other than the above registers are 8-bit registers. These are connected to the 16-bit data bus, so 16-bit read/writes and 8-bit read/writes are both possible.


When one of bits CST0 to CST4 in TSTR or bits CSTU5, CSTV5, and CSTW5 in TSTR to 1, the TCNT counter for the corresponding channel begins counting. TCNT can operate free-running counter, periodic counter, for example.

### 1. Example of Count Operation Setting Procedure

Figure 10.4 shows an example of the count operation setting procedure.



**Figure 10.4 Example of Counter Operation Setting Procedure**



**Figure 10.5 Free-Running Counter Operation**

When compare match is selected as the TCNT clearing source, the TCNT counter for relevant channel performs periodic count operation. The TGR register for setting the designated as an output compare register, and counter clearing by compare match is by means of bits CCLR0 to CCLR2 in TCR. After the settings have been made, TCNT up-count operation as a periodic counter when the corresponding bit in TSTR is set to 1. When the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the MTU2 request interrupt occurs. After a compare match, TCNT starts counting up again from H'0000.


## Figure 10.6 Periodic Counter Operation

### Waveform Output by Compare Match:


The MTU2 can perform 0, 1, or toggle output from the corresponding output pin using compare match.

#### 1. Example of Setting Procedure for Waveform Output by Compare Match

Figure 10.7 shows an example of the setting procedure for waveform output by compare match.




**Figure 10.7 Example of Setting Procedure for Waveform Output by Compare Match**



**Figure 10.8 Example of 0 Output/1 Output Operation**

Figure 10.9 shows an example of toggle output.


In this example, TCNT has been designated as a periodic counter (with counter clear on compare match B), and settings have been made such that the output is toggled by both compare match A and compare match B.



**Figure 10.9 Example of Toggle Output Operation**


## 1. Example of Input Capture Operation Setting Procedure

Figure 10.10 shows an example of the input capture operation setting procedure.




**Figure 10.10 Example of Input Capture Operation Setting Procedure**






**Figure 10.11 Example of Input Capture Operation**

Figure 10.12 shows an example of the synchronous operation setting procedure.



**Figure 10.12 Example of Synchronous Operation Setting Procedure**




**Figure 10.13 Example of Synchronous Operation**

**Table 10.43 Register Combinations in Buffer Operation**


Channel	Timer General Register	Buffer Register
0	TGRA_0	TGRC_0
	TGRB_0	TGRD_0
	TGRE_0	TGRF_0
3	TGRA_3	TGRC_3
	TGRB_3	TGRD_3
4	TGRA_4	TGRC_4
	TGRB_4	TGRD_4

- When TGR is an output compare register  
When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the timer general register.  
This operation is illustrated in figure 10.14.




**Figure 10.14 Compare Match Buffer Operation**

**Example of Buffer Operation Setting Procedure:** Figure 10.16 shows an example of the operation setting procedure.



**Figure 10.16 Example of Buffer Operation Setting Procedure**




**Figure 10.17 Example of Buffer Operation (1)**

2. When TGR is an input capture register

Figure 10.18 shows an operation example in which TGRA has been designated as an capture register, and buffer operation has been designated for TGRA and TGRC.

Counter clearing by TGRA input capture has been set for TCNT, and both rising and edges have been selected as the TIOCA pin input capture input edge.

As buffer operation has been set, when the TCNT value is stored in TGRA upon the occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC.



**Figure 10.18 Example of Buffer Operation (2)**

### Selecting Timing for Transfer from Buffer Registers to Timer General Registers in

**Operation:** The timing for transfer from buffer registers to timer general registers can be selected in PWM mode 1 or 2 for channel 0 or in PWM mode 1 for channels 3 and 4 by setting the transfer operation transfer mode registers (TBTM\_0, TBTM\_3, and TBTM\_4). Either compare match A (initial setting) or TCNT clearing can be selected for the transfer timing. TCNT clearing transfer timing is one of the following cases.

- When TCNT overflows (H'FFFF to H'0000)
- When H'0000 is written to TCNT during counting
- When TCNT is cleared to H'0000 under the condition specified in the CCLR2 to CCLR4 in TCR

Note: TBTM must be modified only while TCNT stops.

Figure 10.19 shows an operation example in which PWM mode 1 is designated for channel 0. Buffer operation is designated for TGRA\_0 and TGRC\_0. The settings used in this example are TCNT\_0 clearing by compare match B, 1 output at compare match A, and 0 output at compare match B. The TTSA bit in TBTM\_0 is set to 1.



**Figure 10.19 Example of Buffer Operation When TCNT\_0 Clearing is Selected  
TGRC\_0 to TGRA\_0 Transfer Timing**

#### 10.4.4 Cascaded Operation

In cascaded operation, two 16-bit counters for different channels are used together as a 32-bit counter.

This function works by counting the channel 1 counter clock upon overflow/underflow of TCNT\_2 as set in bits TPSC0 to TPSC2 in TCR.

Underflow occurs only when the lower 16-bit TCNT is in phase-counting mode.

Table 10.44 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for channel 1, the counter clock setting is invalid. The counter operates independently in phase counting mode.

**Table 10.44 Cascaded Combinations**


Combination	Upper 16 Bits	Lower 16 Bits
Channels 1 and 2	TCNT_1	TCNT_2

For simultaneous input capture of TCNT\_1 and TCNT\_2 during cascaded operation, additional input capture input pins can be specified by the input capture control register (TICCR). For input capture in cascade connection, refer to section 10.7.22, Simultaneous Capture of TCNT\_1 and TCNT\_2 in Cascade Connection.



	I1AE bit = 1	TIOC2A, TIOC1A
Input capture from TCNT_2 to TGRB_2	I1BE bit = 0 (initial value)	TIOC2B
	I1BE bit = 1	TIOC2B, TIOC1B

**Example of Cascaded Operation Setting Procedure:** Figure 10.20 shows an example setting procedure for cascaded operation.




**Figure 10.20 Cascaded Operation Setting Procedure**

**Cascaded Operation Example (a):** Figure 10.21 illustrates the operation when TCNT\_1 overflow/underflow counting has been set for TCNT\_1 and phase counting mode has been designated for channel 2.


TCNT\_1 is incremented by TCNT\_2 overflow and decremented by TCNT\_2 underflow

TCNT\_2 have been cascaded and the I2AE bit in TICCR has been set to 1 to include the pin in the TGRA\_1 input capture conditions. In this example, the IOA0 to IOA3 bits in TICCR have selected the TIOC1A rising edge for the input capture timing while the IOA0 to IOA3 bits in TICCR have selected the TIOC2A rising edge for the input capture timing.

Under these conditions, the rising edge of both TIOC1A and TIOC2A is used for the TGRA\_1 input capture condition. For the TGRA\_2 input capture condition, the TIOC2A rising edge




**Figure 10.22 Cascaded Operation Example (b)**



**Figure 10.23 Cascaded Operation Example (c)**

**Cascaded Operation Example (d):** Figure 10.24 illustrates the operation when TCNT\_1 and TCNT\_2 have been cascaded and the I2AE bit in TICCR has been set to 1 to include the input capture pin in the TGRA\_1 input capture conditions. In this example, the IOA0 to IOA3 bits in TICCR have selected TGRA\_0 compare match or input capture occurrence for the input capture timing, while the IOA0 to IOA3 bits in TIOR\_2 have selected the TIOC2A rising edge for the input capture timing.

Under these conditions, as TIOR\_1 has selected TGRA\_0 compare match or input capture occurrence for the input capture timing, the TIOC2A edge is not used for TGRA\_1 input capture condition although the I2AE bit in TICCR has been set to 1.



**Figure 10.24 Cascaded Operation Example (d)**

### 1. PWM mode 1

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with TGRC with TGRD. The output specified by bits IOA0 to IOA3 and IOC0 to IOC3 is output from the TIOCA and TIOCC pins at compare matches A and C, and the output specified by bits IOB0 to IOB3 and IOD0 to IOD3 in TIOR is output at compare matches B and D. The initial output value is the value set in TGRA or TGRC. If the set values of TGRs are identical, the output value does not change when a compare match occurs.

In PWM mode 1, a maximum 8-phase PWM output is possible.

### 2. PWM mode 2


PWM output is generated using one TGR as the cycle register and the others as duty registers. The output specified in TIOR is performed by means of compare matches. Upon clearing by a synchronization register compare match, the output value of each pin is the value set in TIOR. If the set values of the cycle and duty registers are identical, the output value does not change when a compare match occurs.

In PWM mode 2, a maximum 8-phase PWM output is possible in combination with asynchronous operation.

The correspondence between PWM output pins and registers is shown in table 10.46.

2	TGRA_2	TIOC2A	TIOC2A
	TGRB_2		TIOC2B
3	TGRA_3	TIOC3A	Cannot be set
	TGRB_3		Cannot be set
	TGRC_3	TIOC3C	Cannot be set
	TGRD_3		Cannot be set
4	TGRA_4	TIOC4A	Cannot be set
	TGRB_4		Cannot be set
	TGRC_4	TIOC4C	Cannot be set
	TGRD_4		Cannot be set

Note: In PWM mode 2, PWM output is not possible for the TGR register in which the per




**Figure 10.25 Example of PWM Mode Setting Procedure**


**Examples of PWM Mode Operation:** Figure 10.26 shows an example of PWM mode operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the period, and the values set in the TGRB are used as the duty levels.




**Figure 10.26 Example of PWM Mode Operation (1)**



**Figure 10.27 Example of PWM Mode Operation (2)**





**Figure 10.28 Example of PWM Mode Operation (3)**

This can be used for two-phase encoder pulse input.

If overflow occurs when TCNT is counting up, the TCFV flag in TSR is set; if underflow when TCNT is counting down, the TCFU flag is set.


The TCFD bit in TSR is the count direction flag. Reading the TCFD flag reveals whether counting up or down.

Table 10.47 shows the correspondence between external clock pins and channels.


**Table 10.47 Phase Counting Mode Clock Input Pins**

Channels	External Clock Pins	
	A-Phase	B-Phase
When channel 1 is set to phase counting mode	TCLKA	TCLKB
When channel 2 is set to phase counting mode	TCLKC	TCLKD

**Example of Phase Counting Mode Setting Procedure:** Figure 10.29 shows an example phase counting mode setting procedure.



**Figure 10.29 Example of Phase Counting Mode Setting Procedure**



**Figure 10.30 Example of Phase Counting Mode 1 Operation**

**Table 10.48 Up/Down-Count Conditions in Phase Counting Mode 1**

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Up-count
Low level		Up-count
	Low level	Up-count
	High level	Up-count
High level		Down-count
Low level		Down-count
	High level	Down-count
	Low level	Down-count

[Legend]

- : Rising edge
- : Falling edge




**Figure 10.31 Example of Phase Counting Mode 2 Operation**

**Table 10.49 Up/Down-Count Conditions in Phase Counting Mode 2**

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Don't care
Low level		Don't care
	Low level	Don't care
	High level	Up-count
High level		Don't care
Low level		Don't care
	High level	Don't care
	Low level	Down-count

[Legend]

- : Rising edge
- : Falling edge



**Figure 10.32 Example of Phase Counting Mode 3 Operation**


**Table 10.50 Up/Down-Count Conditions in Phase Counting Mode 3**

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Don't care
Low level		Don't care
	Low level	Don't care
	High level	Up-count
High level		Down-count
Low level		Don't care
	High level	Don't care
	Low level	Don't care

[Legend]

: Rising edge

: Falling edge



**Figure 10.33 Example of Phase Counting Mode 4 Operation**

**Table 10.51 Up/Down-Count Conditions in Phase Counting Mode 4**

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Up-count
Low level		
	Low level	Don't care
	High level	
High level		Down-count
Low level		
	High level	Don't care
	Low level	

[Legend]

: Rising edge

: Falling edge

source, and the pulse widths of 2-phase encoder 4-multiplication pulses are detected. TGRA\_1 and TGRB\_1 for channel 1 are designated for input capture, and channel 0 TGRC\_0 compare matches are selected as the input capture source and store the up/down values for the control periods.

This procedure enables the accurate detection of position and speed.






Channel	Output Pin	Description
3	TIOC3B	PWM output pin 1
	TIOC3D	PWM output pin 1' (negative-phase waveform of PWM ou
4	TIOC4A	PWM output pin 2
	TIOC4C	PWM output pin 2' (negative-phase waveform of PWM ou
	TIOC4B	PWM output pin 3
	TIOC4D	PWM output pin 3' (negative-phase waveform of PWM ou


**Table 10.53 Register Settings for Reset-Synchronized PWM Mode**

Register	Description of Setting
TCNT_3	Initial setting of H'0000
TCNT_4	Initial setting of H'0000
TGRA_3	Set count cycle for TCNT_3
TGRB_3	Sets the turning point for PWM waveform output by the TIOC3B and TIOC3D
TGRA_4	Sets the turning point for PWM waveform output by the TIOC4A and TIOC4C
TGRB_4	Sets the turning point for PWM waveform output by the TIOC4B and TIOC4D



Note: The output waveform starts to toggle operation at the point of  $TCNT_3 = TGRA_3 = X$  by setting  $X = TGRA$ , i.e., cycle = duty.

**Figure 10.35 Procedure for Selecting Reset-Synchronized PWM Mode**



**Figure 10.36 Reset-Synchronized PWM Mode Operation Example  
(When TOCR's OLSN = 1 and OLSP = 1)**

used.


A function to directly cut off the PWM output by using an external signal is supported as a function.

**Table 10.54 Output Pins for Complementary PWM Mode**


<b>Channel</b>	<b>Output Pin</b>	<b>Description</b>
3	TIOC3A	Toggle output synchronized with PWM period (or I/O port)
	TIOC3B	PWM output pin 1
	TIOC3C	I/O port*
	TIOC3D	PWM output pin 1' (non-overlapping negative-phase waveform of PWM output pin 1) PWM output without non-overlapping interval is also available
4	TIOC4A	PWM output pin 2
	TIOC4B	PWM output pin 3
	TIOC4C	PWM output pin 2' (non-overlapping negative-phase waveform of PWM output pin 2) PWM output without non-overlapping interval is also available
	TIOC4D	PWM output pin 3' (non-overlapping negative-phase waveform of PWM output pin 3) PWM output without non-overlapping interval is also available

Note: \* Avoid setting the TIOC3C pin as a timer I/O pin in the complementary PWM mode.

		register	
4	TCNT_4	Up-count start, initialized to H'0000	Maskable by TRV setting*
	TGRA_4	PWM output 2 compare register	Maskable by TRV setting*
	TGRB_4	PWM output 3 compare register	Maskable by TRV setting*
	TGRC_4	PWM output 2/TGRA_4 buffer register	Always readable
	TGRD_4	PWM output 3/TGRB_4 buffer register	Always readable
	Timer dead time data register (TDDR)	Set TCNT_4 and TCNT_3 offset value (dead time value)	Maskable by TRV setting*
	Timer cycle data register (TCDR)	Set TCNT_4 upper limit value (1/2 carrier cycle)	Maskable by TRV setting*
	Timer cycle buffer register (TCBR)	TCDR buffer register	Always readable
	Subcounter (TCNTS)	Subcounter for dead time generation	Read-only
	Temporary register 1 (TEMP1)	PWM output 1/TGRB_3 temporary register	Not readable/writable
	Temporary register 2 (TEMP2)	PWM output 2/TGRA_4 temporary register	Not readable/writable
	Temporary register 3 (TEMP3)	PWM output 3/TGRB_4 temporary register	Not readable/writable
Note: * Access can be enabled or disabled according to the setting of bit 0 (RWE) in (timer read/write enable register).			



**Figure 10.37** Block Diagram of Channels 3 and 4 in Complementary PWM Mode



- in the timer gate control register (TGCR) and set the feedback signal input source and output chopping or gate signal direct output.
- [4] Set the dead time in TCNT\_3. Set TCNT\_4 to H'0000.
- [5] Set only when restarting by a synchronous clear from another channel during complementary PWM mode operation. In this case, synchronize the channel generating the synchronous clear with channels 3 and 4 using the timer synchro register (TSYR).
- [6] Set the output PWM duty in the duty registers (TGRB\_3, TGRA\_4, TGRB\_4) and buffer registers (TGRD\_3, TGRC\_4, TGRD\_4). Set the same initial value in each corresponding TGR.
- [7] This setting is necessary only when no dead time should be generated. Make appropriate settings in the timer dead time enable register (TDER) so that no dead time is generated.
- [8] Set the dead time in the dead time register (TDDR), 1/2 the carrier cycle in the carrier cycle data register (TCDR) and carrier cycle buffer register (TCBR), and 1/2 the carrier cycle plus the dead time in TGRA\_3 and TGRC\_3. When no dead time generation is selected, set 1 in TDDR and 1/2 the carrier cycle + 1 in TGRA\_3 and TGRC\_3.
- [9] Select enabling/disabling of toggle output synchronized with the PWM cycle using bit PSYE in the timer output control register 1 (TOCR1), and set the PWM output level with bits OLSB and OLSN. When specifying the PWM output level by using TOLBR as a buffer for TOCR\_2, see figure 10.3.
- [10] Select complementary PWM mode in timer mode register 3 (TMDR\_3). Do not set in TMDR\_4.
- [11] Set enabling/disabling of PWM waveform output pin output in the timer output master enable register (TOER).
- [12] Set the port control register and the port I/O register.
- [13] Set bits CST3 and CST4 in TSTR to 1 simultaneously to start the count operation.

**Figure 10.38 Example of Complementary PWM Mode Setting Procedure**

When the CST bit is set to 1, TCNT\_3 counts up to the value set in TGRA\_3, then switches to down-counting when it matches TGRA\_3. When the TCNT3 value matches TDDR, the counter switches to up-counting, and the operation is repeated in this way.

TCNT\_4 is initialized to H'0000.


When the CST bit is set to 1, TCNT4 counts up in synchronization with TCNT\_3, and switches to down-counting when it matches TCDR. On reaching H'0000, TCNT4 switches to up-counting, and the operation is repeated in this way.

TCNTS is a read-only counter. It need not be initialized.

When TCNT\_3 matches TCDR during TCNT\_3 and TCNT\_4 up/down-counting, down-counting is started, and when TCNTS matches TCDR, the operation switches to up-counting. When TCNTS matches TGRA\_3, it is cleared to H'0000.

When TCNT\_4 matches TDDR during TCNT\_3 and TCNT\_4 down-counting, up-counting is started, and when TCNTS matches TDDR, the operation switches to down-counting. When TCNTS reaches H'0000, it is set with the value in TGRA\_3.

TCNTS is compared with the compare register and temporary register in which the PWM value is set during the count operation only.



**Figure 10.39 Complementary PWM Mode Counter Operation**




Data in a compare register is changed by writing the new data to the corresponding buffer register. The buffer registers can be read or written at any time.

The data written to a buffer register is constantly transferred to the temporary register during the Tc interval. Data is not transferred to the temporary register in the Tb interval. Data written to a buffer register in this interval is transferred to the temporary register at the end of the Tc interval.

The value transferred to a temporary register is transferred to the compare register when the TCNTS for which the Tb interval ends matches TGRA\_3 when counting up, or H'00 when counting down. The timing for transfer from the temporary register to the compare register can be selected with bits MD3 to MD0 in the timer mode register (TMDR). Figure 10.40 shows an example in which the mode is selected in which the change is made in the trough.

In the Tb interval (Tb1 in figure 10.40) in which data transfer to the temporary register is performed, the temporary register has the same function as the compare register, and its value is compared with the counter. In this interval, therefore, there are two compare match registers for one-phase output, with the compare register containing the pre-change data, and the temporary register containing the new data. In this interval, the three counters—TCNT\_3, TCNT\_4, and TCNTS—and two registers—compare register and temporary register—are compared, and PWM output controlled accordingly.



**Figure 10.40 Example of Complementary PWM Mode Operation**

When dead time is not needed, the TDER bit in the timer dead time enable register (TDER) should be cleared to 0, TGRC\_3 and TGRA\_3 should be set to 1/2 the PWM carrier cycle and TDDR should be set to 1.

Set the respective initial PWM duty values in buffer registers TGRD\_3, TGRC\_4, and TGRD\_4.

The values set in the five buffer registers excluding TDDR are transferred simultaneously to the corresponding compare registers when complementary PWM mode is set.

Set TCNT\_4 to H'0000 before setting complementary PWM mode.

**Table 10.56 Registers and Counters Requiring Initialization**

Register/Counter	Set Value
TGRC_3	1/2 PWM carrier cycle + dead time Td (1/2 PWM carrier cycle + 1 when dead time generation is disabled by TDER)
TDDR	Dead time Td (1 when dead time generation is disabled by TDER)
TCBR	1/2 PWM carrier cycle
TGRD_3, TGRC_4, TGRD_4	Initial PWM duty value for each phase
TCNT_4	H'0000

Note: The TGRC\_3 set value must be the sum of 1/2 the PWM carrier cycle set in TCB and dead time Td set in TDDR. When dead time generation is disabled by TDER, TGRC\_3 must be set to 1/2 the PWM carrier cycle + 1.


The non-overlap time is set in the timer dead time data register (TDDR). The value set in TDDR is used as the TCNT\_3 counter start value, and creates non-overlap between TCNT\_3 and TCNT\_4. Complementary PWM mode should be cleared before changing the content of TDDR.

#### 6. Dead Time Suppressing

Dead time generation is suppressed by clearing the TDER bit in the timer dead time enable register (TDER) to 0. TDER can be cleared to 0 only when 0 is written to it after reading TDER = 1.

TGRA\_3 and TGRC\_3 should be set to  $1/2$  PWM carrier cycle + 1 and the timer dead time data register (TDDR) should be set to 1.

By the above settings, PWM waveforms without dead time can be obtained. Figure 10 shows an example of operation without dead time.




**Figure 10.41 Example of Operation without Dead Time**

and TCDR in accordance with the transfer timing selected with bits MD3 to MD0 in the mode register (TMDR).

The updated PWM cycle is reflected from the next cycle when the data update is performed at the crest, and from the current cycle when performed in the trough. Figure 10.42 illustrates the operation when the PWM cycle is updated at the crest.

See the following section, Register Data Updating, for the method of updating the data buffer register.




**Figure 10.42 Example of PWM Cycle Updating**

with bits MD3 to MD0 in the timer mode register (TMDR). Figure 10.43 shows an example of data updating in complementary PWM mode. This example shows the mode in which updating is performed at both the counter crest and trough.

When rewriting buffer register data, a write to TGRD\_4 must be performed at the end of the update. Data transfer from the buffer registers to the temporary registers is performed simultaneously for all five registers after the write to TGRD\_4.

A write to TGRD\_4 must be performed after writing data to the registers to be updated when not updating all five registers, or when updating the TGRD\_4 data. In this case, the data written to TGRD\_4 should be the same as the data prior to the write operation.




**Figure 10.43 Example of Data Update in Complementary PWM Mode**




**Timer output control register settings**

OLSN bit: 0 (initial output: high; active level: low)  
 OLSB bit: 0 (initial output: high; active level: low)



**Figure 10.44 Example of Initial Output in Complementary PWM Mode (**



**Figure 10.45 Example of Initial Output in Complementary PWM Mode (2)**

overlap. Figures 10.45 to 10.46 show examples of waveform generation in complementary PWM mode.

The positive phase/negative phase off timing is generated by a compare-match with the line counter, and the on timing by a compare-match with the dotted-line counter opposite a delay of the dead time behind the solid-line counter. In the T1 period, compare-match **a** turns off the negative phase has the highest priority, and compare-matches occurring after **a** are ignored. In the T2 period, compare-match **c** that turns off the positive phase has the highest priority, and compare-matches occurring prior to **c** are ignored.

In normal cases, compare-matches occur in the order **a** → **b** → **c** → **d** (or **c** → **d** → **a** → **b**) as shown in figure 10.46.


If compare-matches deviate from the **a** → **b** → **c** → **d** order, since the time for which the negative phase is off is less than twice the dead time, the figure shows the positive phase being turned on. If compare-matches deviate from the **c** → **d** → **a'** → **b'** order, since the time for which the positive phase is off is less than twice the dead time, the figure shows the negative phase is not being turned on.

If compare-match **c** occurs first following compare-match **a**, as shown in figure 10.47, compare-match **b** is ignored, and the negative phase is turned off by compare-match **c** because turning off of the positive phase has priority due to the occurrence of compare-match **c** (positive phase off timing) before compare-match **b** (positive phase on timing) (considering the waveform does not change since the positive phase goes from off to off).


Similarly, in the example in figure 10.48, compare-match **a'** with the new data in the temporary register occurs before compare-match **c**, but other compare-matches occurring after **c**, which turns off the positive phase, are ignored. As a result, the negative phase is not turned on.

Thus, in complementary PWM mode, compare-matches at turn-off timings take precedence and turn-on timing compare-matches that occur before a turn-off timing compare-match are ignored.







**Figure 10.48 Example of Complementary PWM Mode Waveform Output**




**Figure 10.49 Example of Complementary PWM Mode 0% and 100% Waveform**




**Figure 10.50 Example of Complementary PWM Mode 0% and 100% Waveform O**



**Figure 10.51 Example of Complementary PWM Mode 0% and 100% Waveform O**



**Figure 10.52 Example of Complementary PWM Mode 0% and 100% Waveform**




**Figure 10.53 Example of Complementary PWM Mode 0% and 100% Waveform**

## 12. Toggle Output Synchronized with PWM Cycle

In complementary PWM mode, toggle output can be performed in synchronization with PWM carrier cycle by setting the PSYE bit to 1 in the timer output control register (TIOC3A). An example of a toggle output waveform is shown in figure 10.54.


This output is toggled by a compare-match between TCNT\_3 and TGRA\_3 and a compare-match between TCNT\_4 and H'0000.

The output pin for this toggle output is the TIOC3A pin. The initial output is 1.



**Figure 10.54** Example of Toggle Output Waveform Synchronized with PWM O






Synchronous counter clearing by channel 1 input capture A


**Figure 10.55 Counter Clearing Synchronized with Another Channel**

when using the initial output suppression function, make sure to set compare registers TGRB\_3, TGRA\_4, and TGRB\_4 to a value twice or more the setting of dead time divider register TDDR. If synchronous clearing occurs with the compare registers set to a value less than twice the setting of TDDR, the PWM output dead time may be too short (or none) or illegal active-level PWM negative-phase output may occur during the initial output suppression interval. For details, see 10.7.23, Notes on Output Waveform Control During Synchronous Counter Clearing in Complementary PWM Mode.

This function can be used in both the MTU2 and MTU2S. In the MTU2, synchronous counter clearing generated in channels 0 to 2 in the MTU2 can cause counter clearing in complementary PWM mode; in the MTU2S, compare match or input capture flag setting in channels 0 to 2 in the MTU2 can cause counter clearing.



**Figure 10.56 Timing for Synchronous Counter Clearing**




**Figure 10.57 Example of Procedure for Setting Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode**


— Examples of Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

Figures 10.58 to 10.61 show examples of output waveform control in which the MTU2S operates in complementary PWM mode and synchronous counter clearing is generated while the WRE bit in TWCR is set to 1. In the examples shown in figures 10.58 to 10.61, synchronous counter clearing occurs at timing (3), (6), (8), and (11) shown in figures 10.58 to 10.61, respectively.


In the MTU2S, these examples are equivalent to the cases when the MTU2S operates in complementary PWM mode and synchronous counter clearing is generated while the WRE bit is cleared to 0 and the WRE bit is set to 1 in TWCR.




**Figure 10.58 Example of Synchronous Clearing in Dead Time during Up-Count**  
 (Timing (3) in Figure 10.56; Bit WRE of TWCR in MTU2 is 1)




**Figure 10.59 Example of Synchronous Clearing in Interval Tb at Crest**  
 (Timing (6) in Figure 10.56; Bit WRE of TWCR in MTU2 is 1)




**Figure 10.60 Example of Synchronous Clearing in Dead Time during Down-Count**  
 (Timing (8) in Figure 10.56; Bit WRE of TWCR is 1)



**Figure 10.61 Example of Synchronous Clearing in Interval Tb at Trough**  
 (Timing (11) in Figure 10.56; Bit WRE of TWCR is 1)



**Figure 10.62 MTU2–MTU2S Synchronous Clearing-Suppressed Interval Specific Bit in TWCR**




**Figure 10.63 Example of Procedure for Suppressing MTU2–MTU2S Synchronous Clearing**

— Examples of Suppression of MTU2–MTU2S Synchronous Counter Clearing


Figures 10.64 to 10.67 show examples of operation in which the MTU2S operates complementary PWM mode and MTU2–MTU2S synchronous counter clearing is suppressed by setting the SCC bit in TWCR in the MTU2S to 1. In the examples shown in figures 10.64 to 10.67, synchronous counter clearing occurs at timing (3), (6), (8), and (10), respectively, shown in figure 10.56, respectively.

In these examples, the WRE bit in TWCR of the MTU2S is set to 1.







**Figure 10.64 Example of Synchronous Clearing in Dead Time during Up-Count (Timing (3) in Figure 10.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU)**



**Figure 10.65 Example of Synchronous Clearing in Interval Tb at Crest**  
**(Timing (6) in Figure 10.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU)**




**Figure 10.66 Example of Synchronous Clearing in Dead Time during Down-Counting**  
 (Timing (8) in Figure 10.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU)



**Figure 10.67 Example of Synchronous Clearing in Interval Tb at Trough**  
**(Timing (11) in Figure 10.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU)**

3. Do not set the PWM duty value to H'0000.
4. Do not set the PSYE bit in timer output control register 1 (TOCR1) to 1.




**Figure 10.68 Example of Counter Clearing Operation by TGRA\_3 Compare Match**


is cleared to 0 or set to 1.

The drive waveforms are output from the complementary PWM mode 6-phase output. With this 6-phase output, in the case of on output, it is possible to use complementary mode output and perform chopping output by setting the N bit or P bit to 1. When the P bit is 0, level output is selected.


The 6-phase output active level (on output level) can be set with the OLSN and OLSF in the timer output control register (TOCR) regardless of the setting of the N and P bits.




**Figure 10.69 Example of Output Phase Switching by External Input (1)**



**Figure 10.70 Example of Output Phase Switching by External Input (2)**



**Figure 10.71 Example of Output Phase Switching by Means of UF, VF, WF Bit S**



**Figure 10.72 Example of Output Phase Switching by Means of UF, VF, WF Bit Set**

#### 18. A/D Converter Start Request Setting

In complementary PWM mode, an A/D converter start request can be issued using a TGRA\_3 compare-match, TCNT\_4 underflow (trough), or compare-match on a channel other than channels 3 and 4.

When start requests using a TGRA\_3 compare-match are specified, A/D conversion is started at the crest of the TCNT\_3 count.

A/D converter start requests can be set by setting the TTGE bit to 1 in the timer interrupt enable register (TIER). To issue an A/D converter start request at a TCNT\_4 underflow (trough), set the TTGE2 bit in TIER\_4 to 1.




also be skipped in coordination with interrupt skipping by making settings in the timer interrupt skipping set register (TITCR). For the linkage with the A/D converter start request delaying function, refer to section 10.4.9, A/D Converter Start Request Delaying Function.

The setting of the timer interrupt skipping setting register (TITCR) must be done while the TGIA\_3 and TCIV\_4 interrupt requests are disabled by the settings of registers TIER\_3 and TIER\_4 along with under the conditions in which TGFA\_3 and TCFV\_4 flag settings by compare match never occur. Before changing the skipping count, be sure to clear the T3AEN and T4VEN bits to 0 to clear the skipping counter.

### 1. Example of Interrupt Skipping Operation Setting Procedure

Figure 10.73 shows an example of the interrupt skipping operation setting procedure. Figure 10.74 shows the periods during which interrupt skipping count can be changed.




**Figure 10.73 Example of Interrupt Skipping Operation Setting Procedure**

## Figure 10.74 Periods during which Interrupt Skipping Count can be Changed

### 2. Example of Interrupt Skipping Operation


Figure 10.75 shows an example of TGIA\_3 interrupt skipping in which the interrupt skipping count is set to three by the 3ACOR bit and the T3AEN bit is set to 1 in the timer interrupt skipping set register (TITCR).



**Figure 10.75 Example of Interrupt Skipping Operation**

Note that the buffer transfer-enabled period depends on the T3AEN and T4VEN bits in the timer interrupt skipping set register (TITCR). Figure 10.78 shows the relationship between the T3AEN and T4VEN bit settings in TITCR and buffer transfer-enabled period.

Note: This function must always be used in combination with interrupt skipping. When interrupt skipping is disabled (the T3AEN and T4VEN bits in the timer interrupt skipping set register (TITCR) are cleared to 0 or the skipping count set bits (3AEN and 4VCOR) in TITCR are cleared to 0), make sure that buffer transfer is not linked with interrupt skipping (clear the BTE1 bit in the timer buffer transfer set register (TIBTSR) to 0). If buffer transfer is linked with interrupt skipping while interrupt skipping is disabled, buffer transfer is never performed.




[Legend]


- (1) No data is transferred from the buffer register to the temporary register in the buffer transfer-disabled period (bits BTE1 and BTE0 in TBTER are set to 0 and 1, respectively).
- (2) Data is transferred from the temporary register to the general register even in the buffer transfer-disabled period.
- (3) After buffer transfer is enabled, data is transferred from the buffer register to the temporary register.

Note: \* When buffer transfer at the crest is selected.

**Figure 10.76 Example of Operation when Buffer Transfer is Suppressed (BTE1 = 0 and BTE0 = 1)**



(2) When buffer register is rewritten after one carrier cycle has elapsed after the TGIA\_3 interrupt



Note: Bits MD3 to MD0 in TMDR\_3 are set to 1101, selecting buffer transfer at the crest. The skipping count is set to two. T3AEN is set to 1, and T4VEN is cleared to 0.

**Figure 10.77 Example of Operation when Buffer Transfer is Linked with Interrupt Skipping (BTE1 = 1 and BTE0 = 0)**

Buffer transfer-enabled period  
(T4VEN set to 1)

Buffer transfer-enabled period  
(T3AEN and T4VEN set to 1)

Note: Bits MD3 to MD0 in TMDR\_3 are set to 1111, selecting buffer transfer at the crest and trough. The skipping count is set to three. T3AEN and T4VEN are set to 1.

**Figure 10.78 Relationship between Bits T3AEN and T4VEN in Timer Interrupt Set Register (TITCR) and Buffer Transfer-Enabled Period**

### Complementary PWM Mode Output Protection Function:

Complementary PWM mode output has the following protection functions.

#### 1. Register and counter miswrite prevention function

With the exception of the buffer registers, which can be rewritten at any time, access to the CPU can be enabled or disabled for the mode registers, control registers, compare registers, and counters used in complementary PWM mode by means of the RWE bit in the timer read/write enable register (TRWER). The applicable registers are some (21 in total) of the registers in channels 3 and 4 shown in the following:

— TCR\_3 and TCR\_4, TMDR\_3 and TMDR\_4, TIORH\_3 and TIORH\_4, TIORL\_3 and TIORL\_4, TIER\_3 and TIER\_4, TCNT\_3 and TCNT\_4, TGRA\_3 and TGRA\_4, TGRB\_4, TOER, TOCR, TGCR, TCDR, and TDDR.


This function enables miswriting due to CPU runaway to be prevented by disabling CPU access to the mode registers, control registers, and counters. When the applicable registers are read in the access-disabled state, undefined values are returned. Writing to these registers is ignored.



A/D converter start requests (TRG4AN and TRG4BN) can be skipped in coordination with interrupt skipping by making settings in the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits of the TADCR.


1. Example of Procedure for Specifying A/D Converter Start Request Delaying Function

Figure 10.79 shows an example of procedure for specifying the A/D converter start request delaying function.



**Figure 10.79 Example of Procedure for Specifying A/D Converter Start Request Delaying Function**





**Figure 10.80 Basic Example of A/D Converter Start Request Signal (TRG4AN) C**

### 3. Buffer Transfer


The data in the timer A/D converter start request cycle set registers (TADCORA\_4 and TADCORB\_4) is updated by writing data to the timer A/D converter start request cycle buffer registers (TADCOBRA\_4 and TADCOBRB\_4). Data is transferred from the buffer registers to the respective cycle set registers at the timing selected with the BF1 and BF2 bits in the timer A/D converter start request control register (TADCR\_4).

### 4. A/D Converter Start Request Delaying Function Linked with Interrupt Skipping


A/D converter start requests (TRG4AN and TRG4BN) can be issued in coordination with interrupt skipping by making settings in the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in the timer A/D converter start request control register (TADCR).

Figure 10.81 shows an example of A/D converter start request signal (TRG4AN) operation when TRG4AN output is enabled during TCNT\_4 up-counting and down-counting and A/D converter start requests are linked with interrupt skipping.


Figure 10.82 shows another example of A/D converter start request signal (TRG4AN) operation when TRG4AN output is enabled during TCNT\_4 up-counting and A/D converter start requests are linked with interrupt skipping.




**Figure 10.81 Example of A/D Converter Start Request Signal (TRG4AN) Operation with Interrupt Skipping**




**Figure 10.82 Example of A/D Converter Start Request Signal (TRG4AN) Operation with Interrupt Skipping**




**Figure 10.83 Example of Synchronous Counter Start Setting Procedure**




**Figure 10.84 (1) Example of Synchronous Counter Start Operation (MTU2-to-Clock Frequency Ratio = 1:1)**




**Figure 10.84 (2) Example of Synchronous Counter Start Operation (MTU2-to-MTU2S)  
Clock Frequency Ratio = 1:2**



**Figure 10.84 (3) Example of Synchronous Counter Start Operation (MTU2-to-MTU2S)  
Clock Frequency Ratio = 1:3**




**Figure 10.84 (4) Example of Synchronous Counter Start Operation (MTU2-to-  
Clock Frequency Ratio = 1:4)**




**Figure 10.85 Example of Procedure for Specifying MTU2S Counter Clearing by MTU2 Flag Setting Source**






**Figure 10.86 (1) Example of MTU2S Counter Clearing Caused by MTU2 Flag Setting Source (1)**




**Figure 10.86 (2) Example of MTU2S Counter Clearing Caused by MTU2 Flag Setting Source (2)**




**Figure 10.87 Example of External Pulse Width Measurement Setting Procedure**


**Example of External Pulse Width Measurement:**



**Figure 10.88 Example of External Pulse Width Measurement (Measuring High Pulse Width)**



**Figure 10.89 Delay in Dead Time in Complementary PWM Operation**




the TCNT\_5 value is captured in TGRV\_5.


[5] For U-phase dead time compensation, when an interrupt generated at the crest (TGIA\_3) or trough (TCIV\_4) in complementary PWM mode, read the TGRU\_5 value, calculate the difference in time in TGRB\_3, and write the corrected value to TGRD\_3 in the interrupt processing. For the V phase and W phase, read the TGRV\_5 and TGRW\_5 values and write the corrected values to TGRC and TGRD\_4, respectively, in the same way as for U-phase compensation. The TCNT\_5 value should be cleared through the TCNTCMPCLR setting or by software.

Notes: The PFC settings must be completed in advance.  
 \* As an interrupt flag is set under the capture condition specified in TIOR, do not enable interrupt requests in TIER\_5.

**Figure 10.90 Example of Dead Time Compensation Setting Procedure**



**Figure 10.91 Example of Motor Control Circuit Configuration**



**Figure 10.92 TCNT Capturing at Crest and/or Trough in Complementary PWM**

Relative channel priorities can be changed by the interrupt controller, however the priority within a channel is fixed. For details, see section 6, Interrupt Controller (INTC).

Table 10.57 lists the MTU2 interrupt sources.

	TGIF_0	TGRF_0	compare match	TGFF_0	Not possible
1	TGIA_1	TGRA_1	input capture/compare match	TGFA_1	Possible
	TGIB_1	TGRB_1	input capture/compare match	TGFB_1	Possible
	TCIV_1	TCNT_1	overflow	TCFV_1	Not possible
	TCIU_1	TCNT_1	underflow	TCFU_1	Not possible
2	TGIA_2	TGRA_2	input capture/compare match	TGFA_2	Possible
	TGIB_2	TGRB_2	input capture/compare match	TGFB_2	Possible
	TCIV_2	TCNT_2	overflow	TCFV_2	Not possible
	TCIU_2	TCNT_2	underflow	TCFU_2	Not possible
3	TGIA_3	TGRA_3	input capture/compare match	TGFA_3	Possible
	TGIB_3	TGRB_3	input capture/compare match	TGFB_3	Possible
	TGIC_3	TGRC_3	input capture/compare match	TGFC_3	Possible
	TGID_3	TGRD_3	input capture/compare match	TGFD_3	Possible
	TCIV_3	TCNT_3	overflow	TCFV_3	Not possible
4	TGIA_4	TGRA_4	input capture/compare match	TGFA_4	Possible
	TGIB_4	TGRB_4	input capture/compare match	TGFB_4	Possible
	TGIC_4	TGRC_4	input capture/compare match	TGFC_4	Possible
	TGID_4	TGRD_4	input capture/compare match	TGFD_4	Possible
	TCIV_4	TCNT_4	overflow/underflow	TCFV_4	Possible
5	TGIU_5	TGRU_5	input capture/compare match	TGFU_5	Possible
	TGIV_5	TGRV_5	input capture/compare match	TGFV_5	Possible
	TGIW_5	TGRW_5	input capture/compare match	TGFW_5	Possible

Note: This table shows the initial state immediately after a reset. The relative channel priority can be changed by the interrupt controller.

**Underflow Interrupt:** An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on a channel. The interrupt request is cleared by clearing the TCFU flag to 0. The MTU2 has two underflow interrupts, one for each of channels 1 and 2.

### 10.5.2 DTC Activation

**DTC Activation:** The DTC can be activated by the TGR input capture/compare match interrupt in each channel or the overflow interrupt in channel 4. For details, see section 8, Data Transfer Controller (DTC).

A total of 20 MTU2 input capture/compare match interrupts and overflow interrupts can be used as DTC activation sources, four each for channels 0 and 3, two each for channels 1 and 2, one for channel 4, and three for channel 5.



A/D converter start request signal TRGAN is issued to the A/D converter under either of the following conditions.

- When the TGFA flag in TSR is set to 1 by the occurrence of a TGRA input capture/compare match on a particular channel while the TTGE bit in TIER is set to 1
- When the TCNT\_4 count reaches the trough (TCNT\_4 = H'0000) during complementary PWM operation while the TTGE2 bit in TIER\_4 is set to 1

When either condition is satisfied, if A/D converter start signal TRGAN from the MTU2 is selected as the trigger in the A/D converter, A/D conversion will start.


**A/D Converter Activation by Compare Match between TCNT\_0 and TGRE\_0:** The A/D converter can be activated by generating A/D converter start request signal TRG0N when a compare match occurs between TCNT\_0 and TGRE\_0 in channel 0.

When the TGFE flag in TSR2\_0 is set to 1 by the occurrence of a compare match between TCNT\_0 and TGRE\_0 in channel 0 while the TTGE2 bit in TIER2\_0 is set to 1, A/D converter start request TGR0N is issued to the A/D converter. If A/D converter start signal TGR0N from MTU2 is selected as the trigger in the A/D converter, A/D conversion will start.


**A/D Converter Activation by A/D Converter Start Request Delaying Function:** The A/D converter can be activated by generating A/D converter start request signal TRG4AN or TRG4BN when the TCNT\_4 count matches the TADCORA or TADCORB value if the TAD4AE or TAD4BE bit in the A/D converter start request control register (TADCR) is set to 1. For more information, refer to section 10.4.9, A/D Converter Start Request Delaying Function.

A/D conversion will start if A/D converter start signal TRG4AN from the MTU2 is selected as the trigger in the A/D converter when TRG4AN is generated or if TRG4BN from the MTU2 is selected as the trigger in the A/D converter when TRG4BN is generated.


TGRE_0 and TCNT_0	Compare match	TRG0N
TADCORA and TCNT_4		TRG4AN
TADCORB and TCNT_4		TRG4BN



**Figure 10.93 Count Timing in Internal Clock Operation (Channels 0 to 4)**




**Figure 10.94 Count Timing in Internal Clock Operation (Channel 5)**




**Figure 10.95 Count Timing in External Clock Operation (Channels 0 to 4)**

which TCNT and TGR match (the point at which the count value matched by TCNT is up to TGR). When a compare match signal is generated, the output value set in TIOR is output at the compare output pin (TIOC pin). After a match between TCNT and TGR, the compare match signal is not generated until the TCNT input clock is generated.

Figure 10.97 shows output compare output timing (normal mode and PWM mode) and figure 10.98 shows output compare output timing (complementary PWM mode and reset synchronous PWM mode).




**Figure 10.97 Output Compare Output Timing (Normal Mode/PWM Mode)**




**Figure 10.98 Output Compare Output Timing  
(Complementary PWM Mode/Reset Synchronous PWM Mode)**


**Input Capture Signal Timing:** Figure 10.99 shows input capture signal timing.




**Figure 10.99 Input Capture Input Signal Timing**




**Figure 10.100 Counter Clear Timing (Compare Match) (Channels 0 to 4)**




**Figure 10.101 Counter Clear Timing (Compare Match) (Channel 5)**




**Figure 10.102 Counter Clear Timing (Input Capture) (Channels 0 to 5)**

**Figure 10.103 Buffer Operation Timing (Compare Match)****Figure 10.104 Buffer Operation Timing (Input Capture)**



**Figure 10.105 Buffer Transfer Timing (when TCNT Cleared)**

**Buffer Transfer Timing (Complementary PWM Mode):** Figures 10.106 to 10.108 show buffer transfer timing in complementary PWM mode.




**Figure 10.106 Transfer Timing from Buffer Register to Temporary Register (TCN**




register


**Figure 10.107 Transfer Timing from Buffer Register to Temporary Register (TCNTS Operating)**




**Figure 10.108 Transfer Timing from Temporary Register to Compare Register**




**Figure 10.109 TGI Interrupt Timing (Compare Match) (Channels 0 to 4)**




**Figure 10.110 TGI Interrupt Timing (Compare Match) (Channel 5)**




**Figure 10.111 TGI Interrupt Timing (Input Capture) (Channels 0 to 4)**



**Figure 10.112 TGI Interrupt Timing (Input Capture) (Channel 5)**




**Figure 10.113 TCIV Interrupt Setting Timing**



**Figure 10.114 TCIU Interrupt Setting Timing**




**Figure 10.115 Timing for Status Flag Clearing by CPU (Channels 0 to 4)**



**Figure 10.116 Timing for Status Flag Clearing by CPU (Channel 5)**


**Figure 10.117 Timing for Status Flag Clearing by DTC Activation (Channels 0**



**Figure 10.118 Timing for Status Flag Clearing by DTC Activation (Channel**

least 2.5 states in the case of both-edge detection. The MTU2 will not operate properly with pulse widths.

In phase counting mode, the phase difference and overlap between the two input clocks must be at least 1.5 states, and the pulse width must be at least 2.5 states. Figure 10.119 shows the conditions in phase counting mode.



**Figure 10.119 Phase Difference, Overlap, and Pulse Width in Phase Counting**


$$f = \frac{MP\phi}{N}$$

Where    f:        Counter frequency  
           MPφ:    MTU2 peripheral clock operating frequency  
           N:        TGR set value

#### 10.7.4    Contention between TCNT Write and Clear Operations


If the counter clear signal is generated in the T2 state of a TCNT write cycle, TCNT clear precedence and the TCNT write is not performed.

Figure 10.120 shows the timing in this case.




**Figure 10.120    Contention between TCNT Write and Clear Operations**







**Figure 10.121 Contention between TCNT Write and Increment Operation**




**Figure 10.122 Contention between TGR Write and Compare Match**




**Figure 10.123 Contention between Buffer Register Write and Compare Ma**




**Figure 10.124 Contention between Buffer Register Write and TCNT Clear**




**Figure 10.125 Contention between TGR Read and Input Capture (Channels N and M)**



**Figure 10.126 Contention between TGR Read and Input Capture (Channels N and M)**



**Figure 10.127 Contention between TGR Write and Input Capture (Channels 0)**



**Figure 10.128 Contention between TGR Write and Input Capture (Channel 0)**




**Figure 10.129 Contention between Buffer Register Write and Input Capture**

### 10.7.12 TCNT\_2 Write and Overflow/Underflow Contention in Cascade Connection


With timer counters TCNT\_1 and TCNT\_2 in a cascade connection, when a contention occurs during TCNT\_1 count (during a TCNT\_2 overflow/underflow) in the T2 state of the TCNT\_1 write cycle, the write to TCNT\_2 is conducted, and the TCNT\_1 count signal is disabled. At this point, if there is match with TGRA\_1 and the TCNT\_1 value, a compare signal is issued. Furthermore, when the TCNT\_1 count clock is selected as the input capture source of channel 0, TGRA\_0 to TGRD\_0 carry out the input capture operation. In addition, when the compare match/input capture is selected as the input capture source of TGRB\_1, TGRB\_1 carries out the input capture operation. The timing is shown in figure 10.130.

For cascade connections, be sure to synchronize settings for channels 1 and 2 when setting the input capture source. Also, be sure to perform clearing.



**Figure 10.130 TCNT\_2 Write and Overflow/Underflow Contention with Cascade Connection**





**Figure 10.131 Counter Value during Complementary PWM Mode Stop**


#### 10.7.14 Buffer Operation Setting in Complementary PWM Mode

In complementary PWM mode, conduct rewrites by buffer operation for the PWM cycle register (TGRA\_3), timer cycle data register (TCDR), and duty setting registers (TGRB\_3, TGRA\_4, and TGRB\_4).

In complementary PWM mode, channel 3 and channel 4 buffers operate in accordance with settings BFA and BFB of TMDR\_3. When TMDR\_3's BFA bit is set to 1, TGRC\_3 functions as the buffer register for TGRA\_3. At the same time, TGRC\_4 functions as the buffer register for TGRA\_4, and TCBR functions as the TCDR's buffer register.


The TGFC bit and TGFD bit in TSR\_3 and TSR\_4 are not set when TGR\_3 and TGR\_4 are operating as buffer registers.

Figure 10.132 shows an example of operations for TGR\_3, TGR\_4, TIOC3, and TIOC4, TMDR\_3's BFA and BFB bits set to 1, and TMDR\_4's BFA and BFB bits set to 0.




**Figure 10.132 Buffer Operation and Compare-Match Flags in Reset Synchronous PWM Mode**


Figure 10.133 shows a TCFV bit operation example in reset synchronous PWM mode with a value for cycle register TGRA\_3 of H'FFFF, when a TGRA\_3 compare-match has been detected without synchronous setting for the counter clear source.



**Figure 10.133 Reset Synchronous PWM Mode Overflow Flag**



**Figure 10.134 Contention between Overflow and Counter Clearing**



**Figure 10.135 Contention between TCNT Write and Overflow**

### 10.7.19 Cautions on Transition from Normal Operation or PWM Mode 1 to Reset-Synchronized PWM Mode

When making a transition from channel 3 or 4 normal operation or PWM mode 1 to reset-synchronized PWM mode, if the counter is halted with the output pins (TIOC3B, TIOC3C, TIOC4A, TIOC4C, TIOC4B, TIOC4D) in the high-level state, followed by the transition to reset-synchronized PWM mode and operation in that mode, the initial pin output will not be correct.

When making a transition from normal operation to reset-synchronized PWM mode, write 1 to the output pins, set registers TIORH\_3, TIORL\_3, TIORH\_4, and TIORL\_4 to initialize the output pins to low level output, then set an initial register value of H'00 before making the mode transition.

When making a transition from PWM mode 1 to reset-synchronized PWM mode, first stop the counter in normal operation, then initialize the output pins to low level output and set an initial register value of H'00 before making the transition to reset-synchronized PWM mode.


### 10.7.22 Simultaneous Capture of TCNT\_1 and TCNT\_2 in Cascade Connection

When timer counters 1 and 2 (TCNT\_1 and TCNT\_2) are operated as a 32-bit counter in cascade connection, the cascade counter value cannot be captured successfully even if input-capture is simultaneously done to TIOC1A and TIOC2A or to TIOC1B and TIOC2B. This is because the input timing of TIOC1A and TIOC2A or of TIOC1B and TIOC2B may not be the same with the external input-capture signals to be input into TCNT\_1 and TCNT\_2 are taken in synchronism with the internal clock. For example, TCNT\_1 (the counter for upper 16 bits) does not capture the count-up value by overflow from TCNT\_2 (the counter for lower 16 bits) but captures the value before the count-up. In this case, the values of TCNT\_1 = H'FFF1 and TCNT\_2 = H'0000 should be transferred to TGRA\_1 and TGRA\_2 or to TGRB\_1 and TGRB\_2, but the values of TCNT\_1 = H'FFF0 and TCNT\_2 = H'0000 are erroneously transferred.


The MTU2 has a function that allows simultaneous capture of TCNT\_1 and TCNT\_2 with the input-capture input as the trigger. This function allows reading of the 32-bit counter such that TCNT\_1 and TCNT\_2 are captured at the same time. For details, see section, 10.3.8, Timer Capture Control Register (TICCR).

Condition (1): When synchronous clearing occurs in the PWM output dead time interval (10) (figure 10.136).

Condition (2): When synchronous clearing occurs within initial output suppression interval (11) and  $TGRB_3 \leq TDDR$ ,  $TGRA_4 \leq TDDR$ , or  $TGRB_4 \leq TDDR$  is (figure 10.137).



**Figure 10.136 Condition (1) Synchronous Clearing Example**



**Figure 10.137 Condition (2) Synchronous Clearing Example**

The following workaround can be used to avoid these problems.

When using synchronous clearing, make sure to set compare registers TGRB\_3, TGRA\_4, TGRB\_4 to a value twice or more the setting of dead time data register TDDR.



- Complementary PWM mode (channels 3 and 4)
- Reset-synchronized PWM mode (channels 3 and 4)

The MTU2 output pin initialization method for each of these modes is described in this

### **10.8.2 Reset Start Operation**

The MTU2 output pins (TIOC\*) are initialized low by a reset and in standby mode. Since pin function selection is performed by the pin function controller (PFC), when the PFC is initialized, the MTU2 pin states at that point are output to the ports. When MTU2 output is selected by the PFC immediately after a reset, the MTU2 output initial level, low, is output directly at the port. If the active level is low, the system will operate at this point, and therefore the PFC settings should be made after initialization of the MTU2 output pins is completed.

Note: Channel number and port notation are substituted for \*.

**Table 10.59 Mode Transition Combinations**

<b>Before</b>	<b>After</b>					
	<b>Normal</b>	<b>PWM1</b>	<b>PWM2</b>	<b>PCM</b>	<b>CPWM</b>	<b>RPWM</b>
Normal	(1)	(2)	(3)	(4)	(5)	(6)
PWM1	(7)	(8)	(9)	(10)	(11)	(12)
PWM2	(13)	(14)	(15)	(16)	None	None
PCM	(17)	(18)	(19)	(20)	None	None
CPWM	(21)	(22)	None	None	(23) (24)	(25)
RPWM	(26)	(27)	None	None	(28)	(29)

[Legend]

Normal: Normal mode

PWM1: PWM mode 1

PWM2: PWM mode 2

PCM: Phase counting modes 1 to 4


CPWM: Complementary PWM mode

RPWM: Reset-synchronized PWM mode

not initialize the pins. If initialization is required, carry it out in normal mode, then set PWM mode 2.

- In normal mode or PWM mode 2, if TGRC and TGRD operate as buffer registers, setting TIOR will not initialize the buffer register pins. If initialization is required, clear buffer mode, carry out initialization, then set buffer mode again.
- In PWM mode 1, if either TGRC or TGRD operates as a buffer register, setting TIOR will initialize the TGRC pin. To initialize the TGRC pin, clear buffer mode, carry out initialization, then set buffer mode again.
- When making a transition to a mode (CPWM, RPWM) in which the pin output level is selected by the timer output control register (TOCR) setting, switch to normal mode, perform initialization with TIOR, then restore TIOR to its initial value, and temporarily disable channel 3 and 4 output with the timer output master enable register (TOER). Then operate the unit in accordance with the mode setting procedure (TOCR setting, TMDR setting, T setting).

Note: Channel number is substituted for \* indicated in this article.



**Figure 10.138 Error Occurrence in Normal Mode, Recovery in Normal Mode**

1. After a reset, MTU2 output is low and ports are in the high-impedance state.
2. After a reset, the TMDR setting is for normal mode.
3. For channels 3 and 4, enable output with TOER before initializing the pins with TIOER.
4. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence.)
5. Set MTU2 output with the PFC.
6. The count operation is started by TSTR.
7. Output goes low on compare-match occurrence.
8. An error occurs.
9. Set port output with the PFC and output the inverse of the active level.
10. The count operation is stopped by TSTR.
11. Not necessary when restarting in normal mode.
12. Initialize the pins with TIOR.
13. Set MTU2 output with the PFC.
14. Operation is restarted by TSTR.



**Figure 10.139 Error Occurrence in Normal Mode, Recovery in PWM Mod**

1 to 10 are the same as in figure 10.138.

11. Set PWM mode 1.
12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC\*B side is not initialized. initialization is required, initialize in normal mode, then switch to PWM mode 1.)
13. Set MTU2 output with the PFC.
14. Operation is restarted by TSTR.

**Figure 10.140 Error Occurrence in Normal Mode, Recovery in PWM Mode**

1 to 10 are the same as in figure 10.138.

11. Set PWM mode 2.
12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized. Initialization is required, initialize in normal mode, then switch to PWM mode 2.)
13. Set MTU2 output with the PFC.
14. Operation is restarted by TSTR.


Note: PWM mode 2 can only be set for channels 0 to 2, and therefore TOER setting is not necessary.

**Figure 10.141 Error Occurrence in Normal Mode, Recovery in Phase Counting**

1 to 10 are the same as in figure 10.138.

11. Set phase counting mode.
12. Initialize the pins with TIOR.
13. Set MTU2 output with the PFC.
14. Operation is restarted by TSTR.

Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER not necessary.



**Figure 10.142 Error Occurrence in Normal Mode,  
Recovery in Complementary PWM Mode**

1 to 10 are the same as in figure 10.138.

11. Initialize the normal mode waveform generation section with TIOR.
12. Disable operation of the normal mode waveform generation section with TIOR.
13. Disable channel 3 and 4 output with TOER.
14. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
15. Set complementary PWM.
16. Enable channel 3 and 4 output with TOER.
17. Set MTU2 output with the PFC.
18. Operation is restarted by TSTR.



P-OUT output									
PE8	High-Z								
PE9	High-Z								
PE11	High-Z								

**Figure 10.143 Error Occurrence in Normal Mode,  
Recovery in Reset-Synchronized PWM Mode**

1 to 13 are the same as in figure 10.138.

14. Select the reset-synchronized PWM output level and cyclic output enabling/disabling TOCR.
15. Set reset-synchronized PWM.
16. Enable channel 3 and 4 output with TOER.
17. Set MTU2 output with the PFC.
18. Operation is restarted by TSTR.

**Figure 10.144 Error Occurrence in PWM Mode 1, Recovery in Normal Mo**

1. After a reset, MTU2 output is low and ports are in the high-impedance state.
2. Set PWM mode 1.
3. For channels 3 and 4, enable output with TOER before initializing the pins with TIO
4. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence. In PWM mode 1, the TIOC\*B side is not initialized.)
5. Set MTU2 output with the PFC.
6. The count operation is started by TSTR.
7. Output goes low on compare-match occurrence.
8. An error occurs.
9. Set port output with the PFC and output the inverse of the active level.
10. The count operation is stopped by TSTR.
11. Set normal mode.
12. Initialize the pins with TIOR.
13. Set MTU2 output with the PFC.
14. Operation is restarted by TSTR.



**Figure 10.145 Error Occurrence in PWM Mode 1, Recovery in PWM Mod**

1 to 10 are the same as in figure 10.144.

11. Not necessary when restarting in PWM mode 1.
12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC\*B side is not initialized.)
13. Set MTU2 output with the PFC.
14. Operation is restarted by TSTR.

**Figure 10.146 Error Occurrence in PWM Mode 1, Recovery in PWM Mode**

1 to 10 are the same as in figure 10.144.

11. Set PWM mode 2.
12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)
13. Set MTU2 output with the PFC.
14. Operation is restarted by TSTR.

Note: PWM mode 2 can only be set for channels 0 to 2, and therefore TOER setting is not necessary.



**Figure 10.147 Error Occurrence in PWM Mode 1, Recovery in Phase Counting**

1 to 10 are the same as in figure 10.144.

11. Set phase counting mode.
12. Initialize the pins with TIOR.
13. Set MTU2 output with the PFC.
14. Operation is restarted by TSTR.

Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER not necessary.

PE8	High-Z										
PE9	High-Z										
PE11	High-Z										

**Figure 10.148 Error Occurrence in PWM Mode 1,  
Recovery in Complementary PWM Mode**

1 to 10 are the same as in figure 10.144.

11. Set normal mode for initialization of the normal mode waveform generation section.
12. Initialize the PWM mode 1 waveform generation section with TIOR.
13. Disable operation of the PWM mode 1 waveform generation section with TIOR.
14. Disable channel 3 and 4 output with TOER.
15. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
16. Set complementary PWM.
17. Enable channel 3 and 4 output with TOER.
18. Set MTU2 output with the PFC.
19. Operation is restarted by TSTR.

PE8	High-Z																			
PE9	High-Z																			
PE11	High-Z																			

**Figure 10.149 Error Occurrence in PWM Mode 1,  
Recovery in Reset-Synchronized PWM Mode**

1 to 14 are the same as in figure 10.148.

15. Select the reset-synchronized PWM output level and cyclic output enabling/disabling TOCR.
16. Set reset-synchronized PWM.
17. Enable channel 3 and 4 output with TOER.
18. Set MTU2 output with the PFC.
19. Operation is restarted by TSTR.

PEn

High-Z

n = 0 to 15

**Figure 10.150 Error Occurrence in PWM Mode 2, Recovery in Normal Mode**

1. After a reset, MTU2 output is low and ports are in the high-impedance state.
2. Set PWM mode 2.
3. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence. In PWM mode 2, the cycle register pins are not initialized. For example, TIOC \*A is the cycle register.)
4. Set MTU2 output with the PFC.
5. The count operation is started by TSTR.
6. Output goes low on compare-match occurrence.
7. An error occurs.
8. Set port output with the PFC and output the inverse of the active level.
9. The count operation is stopped by TSTR.
10. Set normal mode.
11. Initialize the pins with TIOR.
12. Set MTU2 output with the PFC.
13. Operation is restarted by TSTR.






**Figure 10.151 Error Occurrence in PWM Mode 2, Recovery in PWM Mod**

1 to 9 are the same as in figure 10.150.


10. Set PWM mode 1.
11. Initialize the pins with TIOR. (In PWM mode 1, the TIOC\*B side is not initialized.)
12. Set MTU2 output with the PFC.
13. Operation is restarted by TSTR.



**Figure 10.152 Error Occurrence in PWM Mode 2, Recovery in PWM Mode**

1 to 9 are the same as in figure 10.150.


10. Not necessary when restarting in PWM mode 2.
11. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initial
12. Set MTU2 output with the PFC.
13. Operation is restarted by TSTR.



**Figure 10.153 Error Occurrence in PWM Mode 2, Recovery in Phase Counting**


1 to 9 are the same as in figure 10.150.

- 10. Set phase counting mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.



**Figure 10.154 Error Occurrence in Phase Counting Mode, Recovery in Normal**


1. After a reset, MTU2 output is low and ports are in the high-impedance state.
2. Set phase counting mode.
3. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence.)
4. Set MTU2 output with the PFC.
5. The count operation is started by TSTR.
6. Output goes low on compare-match occurrence.
7. An error occurs.
8. Set port output with the PFC and output the inverse of the active level.
9. The count operation is stopped by TSTR.
10. Set in normal mode.
11. Initialize the pins with TIOR.
12. Set MTU2 output with the PFC.
13. Operation is restarted by TSTR.



**Figure 10.155 Error Occurrence in Phase Counting Mode, Recovery in PWM 1**

1 to 9 are the same as in figure 10.154.


10. Set PWM mode 1.
11. Initialize the pins with TIOR. (In PWM mode 1, the TIOC \*B side is not initialized)
12. Set MTU2 output with the PFC.
13. Operation is restarted by TSTR.



**Figure 10.156 Error Occurrence in Phase Counting Mode, Recovery in PWM M**

1 to 9 are the same as in figure 10.154.


10. Set PWM mode 2.
11. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initial
12. Set MTU2 output with the PFC.
13. Operation is restarted by TSTR.



**Figure 10.157 Error Occurrence in Phase Counting Mode,  
Recovery in Phase Counting Mode**

1 to 9 are the same as in figure 10.154.


10. Not necessary when restarting in phase counting mode.
11. Initialize the pins with TIOR.
12. Set MTU2 output with the PFC.
13. Operation is restarted by TSTR.



**Figure 10.158 Error Occurrence in Complementary PWM Mode, Recovery in Normal Mode**

1. After a reset, MTU2 output is low and ports are in the high-impedance state.
2. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
3. Set complementary PWM.
4. Enable channel 3 and 4 output with TOER.
5. Set MTU2 output with the PFC.
6. The count operation is started by TSTR.
7. The complementary PWM waveform is output on compare-match occurrence.
8. An error occurs.
9. Set port output with the PFC and output the inverse of the active level.
10. The count operation is stopped by TSTR. (MTU2 output becomes the complementary output initial value.)
11. Set normal mode. (MTU2 output goes low.)
12. Initialize the pins with TIOR.
13. Set MTU2 output with the PFC.
14. Operation is restarted by TSTR.






**Figure 10.159 Error Occurrence in Complementary PWM Mode, Recovery in PWM Mode 1**

1 to 10 are the same as in figure 10.158.


11. Set PWM mode 1. (MTU2 output goes low.)
12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC \*B side is not initialized)
13. Set MTU2 output with the PFC.
14. Operation is restarted by TSTR.



**Figure 10.160 Error Occurrence in Complementary PWM Mode,  
Recovery in Complementary PWM Mode**

1 to 10 are the same as in figure 10.158.


11. Set MTU2 output with the PFC.
12. Operation is restarted by TSTR.
13. The complementary PWM waveform is output on compare-match occurrence.



**Figure 10.161 Error Occurrence in Complementary PWM Mode, Recovery in Complementary PWM Mode**

1 to 10 are the same as in figure 10.158.


11. Set normal mode and make new settings. (MTU2 output goes low.)
12. Disable channel 3 and 4 output with TOER.
13. Select the complementary PWM mode output level and cyclic output enabling/disabling with TOCR.
14. Set complementary PWM.
15. Enable channel 3 and 4 output with TOER.
16. Set MTU2 output with the PFC.
17. Operation is restarted by TSTR.



**Figure 10.162 Error Occurrence in Complementary PWM Mode,  
Recovery in Reset-Synchronized PWM Mode**


1 to 10 are the same as in figure 10.158.

11. Set normal mode. (MTU2 output goes low.)
12. Disable channel 3 and 4 output with TOER.
13. Select the reset-synchronized PWM mode output level and cyclic output enabling/disabling with TOCR.
14. Set reset-synchronized PWM.
15. Enable channel 3 and 4 output with TOER.
16. Set MTU2 output with the PFC.
17. Operation is restarted by TSTR.



**Figure 10.163 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Normal Mode**


1. After a reset, MTU2 output is low and ports are in the high-impedance state.
2. Select the reset-synchronized PWM output level and cyclic output enabling/disabling TOCR.
3. Set reset-synchronized PWM.
4. Enable channel 3 and 4 output with TOER.
5. Set MTU2 output with the PFC.
6. The count operation is started by TSTR.
7. The reset-synchronized PWM waveform is output on compare-match occurrence.
8. An error occurs.
9. Set port output with the PFC and output the inverse of the active level.
10. The count operation is stopped by TSTR. (MTU2 output becomes the reset-synchronized PWM output initial value.)
11. Set normal mode. (MTU2 positive phase output is low, and negative phase output is high.)
12. Initialize the pins with TIOR.
13. Set MTU2 output with the PFC.
14. Operation is restarted by TSTR.



**Figure 10.164 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in PWM Mode 1**

1 to 10 are the same as in figure 10.163.


11. Set PWM mode 1. (MTU2 positive phase output is low, and negative phase output is high.)
12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC \*B side is not initialized.)
13. Set MTU2 output with the PFC.
14. Operation is restarted by TSTR.



**Figure 10.165 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Complementary PWM Mode**

1 to 10 are the same as in figure 10.163.

11. Disable channel 3 and 4 output with TOER.
12. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
13. Set complementary PWM. (The MTU2 cyclic output pin goes low.)
14. Enable channel 3 and 4 output with TOER.
15. Set MTU2 output with the PFC.
16. Operation is restarted by TSTR.



**Figure 10.166 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Reset-Synchronized PWM Mode**

1 to 10 are the same as in figure 10.163.

11. Set MTU2 output with the PFC.
12. Operation is restarted by TSTR.
13. The reset-synchronized PWM waveform is output on compare-match occurrence.





General registers/ buffer registers	TGRC_3S TGRD_3S	TGRC_4S TGRD_4S	—
I/O pins	TIOC3BS TIOC3DS	TIOC4AS TIOC4BS TIOC4CS TIOC4DS	Input pins TIC5US TIC5VS TIC5WS
Counter clear function	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
Compare match output	0 output	√	—
	1 output	√	—
	Toggle output	√	—
Input capture function	√	√	√
Synchronous operation	√	√	—
PWM mode 1	√	√	—
PWM mode 2	—	—	—
Complementary PWM mode	√	√	—
Reset PWM mode	√	√	—
AC synchronous motor drive mode	—	—	—
Phase counting mode	—	—	—
Buffer operation	√	√	—

(trough) in  
complementary PWM  
mode

---

Interrupt sources	5 sources <ul style="list-style-type: none"><li>• Compare match or input capture 3AS</li><li>• Compare match or input capture 3BS</li><li>• Compare match or input capture 3CS</li><li>• Compare match or input capture 3DS</li><li>• Overflow</li></ul>	5 sources <ul style="list-style-type: none"><li>• Compare match or input capture 4AS</li><li>• Compare match or input capture 4BS</li><li>• Compare match or input capture 4CS</li><li>• Compare match or input capture 4DS</li><li>• Overflow or underflow</li></ul>	3 sources <ul style="list-style-type: none"><li>• Compare match or input capture 4AS</li><li>• Compare match or input capture 4BS</li><li>• Compare match or input capture 4CS</li></ul>
A/D converter start request delaying function	—	<ul style="list-style-type: none"><li>• A/D converter start request at a match between TADCORA_4S and TCNT_4S</li><li>• A/D converter start request at a match between TADCORB_4S and TCNT_4S</li></ul>	—

---



---

	TIOC4DS	I/O	TGRD_4S	input capture	input/output compare	output/PWM
5	TIC5US	Input	TGRU_5S	input capture	input/external pulse	input pin
	TIC5VS	Input	TGRV_5S	input capture	input/external pulse	input pin
	TIC5WS	Input	TGRW_5S	input capture	input/external pulse	input pin

---

Timer control register_3S	TCR_3S	R/W	H'00	H'FFFFFFC600	8,
Timer control register_4S	TCR_4S	R/W	H'00	H'FFFFFFC601	8
Timer mode register_3S	TMDR_3S	R/W	H'00	H'FFFFFFC602	8, 1
Timer mode register_4S	TMDR_4S	R/W	H'00	H'FFFFFFC603	8
Timer I/O control register H_3S	TIORH_3S	R/W	H'00	H'FFFFFFC604	8, 1
Timer I/O control register L_3S	TIORL_3S	R/W	H'00	H'FFFFFFC605	8
Timer I/O control register H_4S	TIORH_4S	R/W	H'00	H'FFFFFFC606	8, 1
Timer I/O control register L_4S	TIORL_4S	R/W	H'00	H'FFFFFFC607	8
Timer interrupt enable register_3S	TIER_3S	R/W	H'00	H'FFFFFFC608	8, 1
Timer interrupt enable register_4S	TIER_4S	R/W	H'00	H'FFFFFFC609	8
Timer output master enable register S	TOERS	R/W	H'C0	H'FFFFFFC60A	8
Timer gate control register S	TGCRS	R/W	H'80	H'FFFFFFC60D	8
Timer output control register 1S	TOCR1S	R/W	H'00	H'FFFFFFC60E	8, 1
Timer output control register 2S	TOCR2S	R/W	H'00	H'FFFFFFC60F	8
Timer counter_3S	TCNT_3S	R/W	H'0000	H'FFFFFFC610	16,
Timer counter_4S	TCNT_4S	R/W	H'0000	H'FFFFFFC612	16
Timer cycle data register S	TCDRS	R/W	H'FFFF	H'FFFFFFC614	16,
Timer dead time data register S	TDDRS	R/W	H'FFFF	H'FFFFFFC616	16
Timer general register A_3S	TGRA_3S	R/W	H'FFFF	H'FFFFFFC618	16,
Timer general register B_3S	TGRB_3S	R/W	H'FFFF	H'FFFFFFC61A	16
Timer general register A_4S	TGRA_4S	R/W	H'FFFF	H'FFFFFFC61C	16,
Timer general register B_4S	TGRB_4S	R/W	H'FFFF	H'FFFFFFC61E	16

Timer status register_4S	TISR_4S	R/W	H'00	H'FFFFFF62D	8
Timer interrupt skipping set register S	TITCRS	R/W	H'00	H'FFFFFF630	8
Timer interrupt skipping counter S	TITCNTS	R	H'00	H'FFFFFF631	8
Timer buffer transfer set register S	TBTERS	R/W	H'00	H'FFFFFF632	8
Timer dead time enable register S	TDERS	R/W	H'01	H'FFFFFF634	8
Timer output level buffer register S	TOLBRS	R/W	H'00	H'FFFFFF636	8
Timer buffer operation transfer mode register_3S	TBTM_3S	R/W	H'00	H'FFFFFF638	8
Timer buffer operation transfer mode register_4S	TBTM_4S	R/W	H'00	H'FFFFFF639	8
Timer A/D converter start request control register S	TADCRS	R/W	H'0000	H'FFFFFF640	16
Timer A/D converter start request cycle set register A_4S	TADCORA_4S	R/W	H'FFFF	H'FFFFFF644	16
Timer A/D converter start request cycle set register B_4S	TADCORB_4S	R/W	H'FFFF	H'FFFFFF646	16
Timer A/D converter start request cycle set buffer register A_4S	TADCOBRA_4S	R/W	H'FFFF	H'FFFFFF648	16
Timer A/D converter start request cycle set buffer register B_4S	TADCOBRB_4S	R/W	H'FFFF	H'FFFFFF64A	16

Timer counter U_5S	TCNTU_5S	R/W	H'0000	H'FFFFFFC880	16,
Timer general register U_5S	TGRU_5S	R/W	H'FFFF	H'FFFFFFC882	16
Timer control register U_5S	TCRU_5S	R/W	H'00	H'FFFFFFC884	8
Timer I/O control register U_5S	TIORU_5S	R/W	H'00	H'FFFFFFC886	8
Timer counter V_5S	TCNTV_5S	R/W	H'0000	H'FFFFFFC890	16,
Timer general register V_5S	TGRV_5S	R/W	H'FFFF	H'FFFFFFC892	16
Timer control register V_5S	TCRV_5S	R/W	H'00	H'FFFFFFC894	8
Timer I/O control register V_5S	TIORV_5S	R/W	H'00	H'FFFFFFC896	8
Timer counter W_5S	TCNTW_5S	R/W	H'0000	H'FFFFFFC8A0	16,
Timer general register W_5S	TGRW_5S	R/W	H'FFFF	H'FFFFFFC8A2	16
Timer control register W_5S	TCRW_5S	R/W	H'00	H'FFFFFFC8A4	8
Timer I/O control register W_5S	TIORW_5S	R/W	H'00	H'FFFFFFC8A6	8
Timer status register_5S	TSR_5S	R/W	H'00	H'FFFFFFC8B0	8
Timer interrupt enable register_5S	TIER_5S	R/W	H'00	H'FFFFFFC8B2	8
Timer start register_5S	TSTR_5S	R/W	H'00	H'FFFFFFC8B4	8
Timer compare match clear register S	TCNTCMPCLRS	R/W	H'00	H'FFFFFFC8B6	8




## 12.1 Features

- Each of the  $\overline{\text{POE0}}$  to  $\overline{\text{POE2}}$ ,  $\overline{\text{POE4}}$  to  $\overline{\text{POE6}}$ , and  $\overline{\text{POE8}}$  input pins can be set for falling edge sampling at  $P\phi/8 \times 16$ ,  $P\phi/16 \times 16$ , or  $P\phi/128 \times 16$  low-level sampling.
- The large current pins and the pins for channel 0 of the MTU2 can be placed in the high-impedance state on the falling edge or low-level sampling of the  $\overline{\text{POE0}}$  to  $\overline{\text{POE2}}$ ,  $\overline{\text{POE4}}$  to  $\overline{\text{POE6}}$ , and  $\overline{\text{POE8}}$  pins.
- Output levels on the large current pins are compared and if active-level outputs continue to be active on multiple pins simultaneously for one cycle or more, the large current pins can be placed in the high-impedance state.
- The large current pins and the pins for channel 0 of the MTU2 can be placed in the high-impedance state by modifying the POE register setting.
- Interrupts can be generated by input-level sampling or output-level comparison results.

The POE has input level detection circuits, output level comparison circuits, and a high-current request/interrupt request generating circuit as shown in figure 12.1.

In addition to control by the POE, the large current pins can be placed in the high-impedance state when the oscillator stops or in software standby state. For details, refer to appendix A, Power Modes.



**Figure 12.1 Block Diagram of POE**



This active level comparison is done when the MTU2 output function or general output function is selected in the pin function controller. If another function is selected, the output level is not checked.

Pin combinations for output comparison and impedance control can be selected by PORT registers.

---

PE16/TIOC3BS and PE17/TIOC3DS	Output	The large current pins for the MTU2S are in the high-impedance state when the pins do not simultaneously output an active level (low level when the output level select P (OLSP) bit in the timer output control register (TOCR) in the register is 0 or high level when the bit is 1) for one cycle of the peripheral clock (P $\phi$ ).
PE18/TIOC4AS and PE20/TIOC4CS		
PE19/TIOC4BS and PE21/TIOC4DS		

This active level comparison is done when the MTU2S output function or general output function is selected in the pin function controller. If another function is selected, the output level is not checked.

Pin combinations for output comparison and impedance control can be selected by PORT registers.

---

Output level control/status register 1	OCSR1	R/W	H'0000	H'FFFFD002	8,
Input level control/status register 2	ICSR2	R/W	H'0000	H'FFFFD004	8,
Output level control/status register 2	OCSR2	R/W	H'0000	H'FFFFD006	8,
Input level control/status register 3	ICSR3	R/W	H'0000	H'FFFFD008	8,
Software port output enable register	SPOER	R/W	H'00	H'FFFFD00A	8
Port output enable control register 1	POECR1	R/W	H'00	H'FFFFD00B	8
Port output enable control register 2	POECR2	R/W	H'7700	H'FFFFD00C	8,

Bit	Bit Name	Initial value	R/W	Description
15	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
14	POE2F	0	R/(W)* <sup>1</sup>	<p>POE2 Flag</p> <p>This flag indicates that a high impedance request has been input to the <math>\overline{\text{POE2}}</math> pin.</p> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>By writing 0 to POE2F after reading POE2F = 1 (when the falling edge is selected by bits 5 and 4 in ICSR1)</li> <li>By writing 0 to POE2F after reading POE2F = 1 when a high level input to POE2 is sampled at <math>P\phi/8</math> or <math>P\phi/128</math> clock (when low-level sampling is selected by bits 5 and 4 in ICSR1)</li> </ul> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When the input set by ICSR1 bits 5 and 4 occurs on the <math>\overline{\text{POE2}}</math> pin</li> </ul>

a high-level input to  $\overline{POE1}$  is sampled at  $P\phi$  or  $P\phi/128$  clock (when low-level sampling is selected by bits 3 and 2 in ICSR1)

[Setting condition]

- When the input set by ICSR1 bits 3 and 2 of the  $\overline{POE1}$  pin

12	POE0F	0	R/(W)*1	POE0 Flag	<p>This flag indicates that a high impedance request has been input to the <math>\overline{POE0}</math> pin.</p> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>• By writing 0 to POE0F after reading POE0F (when the falling edge is selected by bits 1 and 0 in ICSR1)</li> <li>• By writing 0 to POE0F after reading POE0F when a high level input to <math>\overline{POE0}</math> is sampled at <math>P\phi</math> or <math>P\phi/128</math> clock (when low-level sampling is selected by bits 1 and 0 in ICSR1)</li> </ul> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>• When the input set by ICSR1 bits 1 and 0 of the <math>\overline{POE0}</math> pin</li> </ul>
11 to 9	—	All 0	R	Reserved	<p>These bits are always read as 0. The write value always be 0.</p>

3, 4 POE2M[1:0] 00 R/W POE2 mode 1, 0  
 These bits select the input mode of the  $\overline{\text{POE2}}$  pin.  
 00: Accept request on falling edge of POE2 input.  
 01: Accept request when POE2 input has been sampled for 16 P $\phi$ /8 clock pulses and all are low level.  
 10: Accept request when POE2 input has been sampled for 16 P $\phi$ /16 clock pulses and all are low level.  
 11: Accept request when POE2 input has been sampled for 16 P $\phi$ /128 clock pulses and all are low level.

---

3, 2 POE1M[1:0] 00 R/W\*<sup>2</sup> POE1 mode 1, 0  
 These bits select the input mode of the  $\overline{\text{POE1}}$  pin.  
 00: Accept request on falling edge of POE1 input.  
 01: Accept request when POE1 input has been sampled for 16 P $\phi$ /8 clock pulses and all are low level.  
 10: Accept request when POE1 input has been sampled for 16 P $\phi$ /16 clock pulses and all are low level.  
 11: Accept request when POE1 input has been sampled for 16 P $\phi$ /128 clock pulses and all are low level.

---

1, 0 POE0M[1:0] 00 R/W\*<sup>2</sup> POE0 mode 1, 0  
 These bits select the input mode of the  $\overline{\text{POE0}}$  pin.  
 00: Accept request on falling edge of POE0 input.  
 01: Accept request when POE0 input has been sampled for 16 P $\phi$ /8 clock pulses and all are low level.  
 10: Accept request when POE0 input has been sampled for 16 P $\phi$ /16 clock pulses and all are low level.  
 11: Accept request when POE0 input has been sampled for 16 P $\phi$ /128 clock pulses and all are low level.

---

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed write.  
 2. Can be modified only once after a power-on reset.





Bit	Bit Name	Initial value	R/W	Description
15	OSF1	0	R/(W) <sup>*1</sup>	<p>Output Short Flag 1</p> <p>This flag indicates that any one of the three pairs of MTU2 2-phase outputs to be compared has simultaneously become an active level.</p> <p>[Clearing condition]</p> <ul style="list-style-type: none"> <li>By writing 0 to OSF1 after reading OSF1 = 1</li> </ul> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When any one of the three pairs of 2-phase outputs has simultaneously become an active level</li> </ul>
14 to 10	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value always be 0.</p>
9	OCE1	0	R/W <sup>*2</sup>	<p>Output Short High-Impedance Enable 1</p> <p>This bit specifies whether to place the pins in the high-impedance state when the OSF1 bit in OCSR1 is set to 1.</p> <p>0: Does not place the pins in the high-impedance state</p> <p>1: Places the pins in the high-impedance state</p>
8	OIE1	0	R/W	<p>Output Short Interrupt Enable 1</p> <p>This bit enables or disables interrupt requests when the OSF1 bit in OCSR is set to 1.</p> <p>0: Interrupt requests disabled</p> <p>1: Interrupt requests enabled</p>
7 to 0	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value always be 0.</p>

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed write.  
2. Can be modified only once after a power-on reset.

Bit	Bit Name	Initial value	R/W	Description
15	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
14	POE6F	0	R/(W)* <sup>1</sup>	<p>POE6 Flag</p> <p>This flag indicates that a high impedance request has been input to the POE6 pin.</p> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>By writing 0 to POE6F after reading POE6F = 1 (when the falling edge is selected by bits 5 and 4 in ICSR2)</li> <li>By writing 0 to POE6F after reading POE6F = 1 when a high level input to POE6 is sampled at Pφ/64 or Pφ/128 clock (when low-level sampling is selected by bits 5 and 4 in ICSR2)</li> </ul> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When the input condition set by bits 5 and 4 in ICSR2 occurs at the POE6 pin</li> </ul>

a high-level input to POE5 is sampled at P $\phi$  or P $\phi$ /128 clock (when low-level sampling is selected by bits 3 and 2 in ICSR2)

[Setting condition]

- When the input condition set by bits 3 and 2 occurs at the  $\overline{\text{POE5}}$  pin

12	POE4F	0	R/(W)*:1	<p>POE4 Flag</p> <p>This flag indicates that a high impedance request has been input to the <math>\overline{\text{POE4}}</math> pin.</p> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>• By writing 0 to POE4F after reading POE4F (when the falling edge is selected by bits 1 and 0 in ICSR2)</li> <li>• By writing 0 to POE4F after reading POE4F when a high level input to POE4 is sampled at P<math>\phi</math> or P<math>\phi</math>/128 clock (when low-level sampling is selected by bits 1 and 0 in ICSR2)</li> </ul> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>• When the input condition set by bits 1 and 0 occurs at the <math>\overline{\text{POE4}}</math> pin</li> </ul>
11 to 9	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value always be 0.</p>
8	PIE2	0	R/W	<p>Port Interrupt Enable 2</p> <p>This bit enables/disables interrupt requests when the value of the POE4F to POE6F bits of the ICSR2 is set to:</p> <p>0: Interrupt requests disabled</p> <p>1: Interrupt requests enabled</p>

10: Accept request when POE6 input has been s  
for 16 P $\phi$ /16 clock pulses and all are at a low  
11: Accept request when POE6 input has been s  
for 16 P $\phi$ /128 clock pulses and all are at a low

3, 2	POE5M[1:0]	00	R/W* <sup>2</sup>	POE5 mode 1 and 0 These bits select the input mode of the $\overline{\text{POE5}}$ pin. 00: Accept request on falling edge of POE5 input. 01: Accept request when POE5 input has been s for 16 P $\phi$ /8 clock pulses and all are at a low 10: Accept request when POE5 input has been s for 16 P $\phi$ /16 clock pulses and all are at a low 11: Accept request when POE5 input has been s for 16 P $\phi$ /128 clock pulses and all are at a low
1, 0	POE4M[1:0]	00	R/W* <sup>2</sup>	POE4 mode 1 and 0 These bits select the input mode of the $\overline{\text{POE4}}$ pin. 00: Accept request on falling edge of POE4 input. 01: Accept request when POE4 input has been s for 16 P $\phi$ /8 clock pulses and all are at a low 10: Accept request when POE4 input has been s for 16 P $\phi$ /16 clock pulses and all are at a low 11: Accept request when POE4 input has been s for 16 P $\phi$ /128 clock pulses and all are at a low

- Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed write.  
2. Can be modified only once after a power-on reset.

Bit	Bit Name	Initial value	R/W	Description
15	OSF2	0	R/(W) <sup>*1</sup>	<p>Output Short Flag 2</p> <p>This flag indicates that any one of the three pairs of MTU2S 2-phase outputs to be compared has simultaneously become an active level.</p> <p>[Clearing condition]</p> <ul style="list-style-type: none"> <li>By writing 0 to OSF2 after reading OSF2 = 1</li> </ul> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When any one of the three pairs of 2-phase outputs has simultaneously become an active level</li> </ul>
14 to 10	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value always be 0.</p>
9	OCE2	0	R/W <sup>*2</sup>	<p>Output Short High-Impedance Enable 2</p> <p>This bit specifies whether to place the pins in the high-impedance state when the OSF2 bit in OCSR2 is set to 1.</p> <p>0: Does not place the pins in the high-impedance state</p> <p>1: Places the pins in the high-impedance state</p>
8	OIE2	0	R/W	<p>Output Short Interrupt Enable 2</p> <p>This bit enables or disables interrupt requests when the OSF2 bit in OCSR2 is set to 1.</p> <p>0: Interrupt requests disabled</p> <p>1: Interrupt requests enabled</p>



Bit	Bit Name	Initial value	R/W	Description
15 to 13	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
12	POE8F	0	R/(W)* <sup>1</sup>	<p>POE8 Flag</p> <p>This flag indicates that a high impedance request has been input to the <math>\overline{\text{POE8}}</math> pin.</p> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>By writing 0 to POE8F after reading POE8F (when the falling edge is selected by bits 1 and 0 in ICSR3)</li> <li>By writing 0 to POE8F after reading POE8F when a high level input to POE8 is sampled at P<sub>φ</sub>/128 clock (when low-level sampling is selected by bits 1 and 0 in ICSR3)</li> </ul> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When the input condition set by bits 1 and 0 in ICSR3 occurs at the <math>\overline{\text{POE8}}</math> pin</li> </ul>
11, 10	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.

0: Interrupt requests disabled  
1: Interrupt requests enabled

---

7 to 2	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
1, 0	POE8M[1:0]	00	R/W* <sup>2</sup>	POE8 mode 1 and 0 These bits select the input mode of the $\overline{\text{POE8}}$ pin. 00: Accept request on falling edge of POE8 input 01: Accept request when POE8 input has been low for 16 $P\phi/8$ clock pulses and all are low level 10: Accept request when POE8 input has been low for 16 $P\phi/16$ clock pulses and all are low level 11: Accept request when POE8 input has been low for 16 $P\phi/128$ clock pulses and all are low level

---

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed write.  
2. Can be modified only once after a power-on reset.



These bits are always read as 0. The write value should always be 0.

---

2	MTU2SHIZ	0	R/W	<p>MTU2S Output High-Impedance</p> <p>This bit specifies whether to place the large pins for the MTU2S in the high-impedance state</p> <p>0: Does not place the pins in the high-impedance state</p> <p>[Clearing conditions]</p> <ul style="list-style-type: none"><li>• Power-on reset</li><li>• By writing 0 to MTU2SHIZ after reading MTU2SHIZ = 1</li></ul> <p>1: Places the pins in the high-impedance state</p> <p>[Setting condition]</p> <ul style="list-style-type: none"><li>• By writing 1 to MTU2SHIZ</li></ul>
1	MTU2CH0HIZ	0	R/W	<p>MTU2 Channel 0 Output High-Impedance</p> <p>This bit specifies whether to place the pins of channel 0 in the MTU2 in the high-impedance state</p> <p>0: Does not place the pins in the high-impedance state</p> <p>[Clearing conditions]</p> <ul style="list-style-type: none"><li>• Power-on reset</li><li>• By writing 0 to MTU2CH0HIZ after reading MTU2CH0HIZ = 1</li></ul> <p>1: Places the pins in the high-impedance state</p> <p>[Setting condition]</p> <ul style="list-style-type: none"><li>• By writing 1 to MTU2CH0HIZ</li></ul>

---

1: Places the pins in the high-impedance state  
 [Setting condition]

- By writing 1 to MTU2CH34HIZ

### 12.3.7 Port Output Enable Control Register 1 (POECR1)

POECR1 is an 8-bit readable/writable register that controls high-impedance state of the p

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	MTU2 PE3ZE	MTU2 PE2ZE	MTU2 PE1ZE	MTU2 PE0ZE
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W*	R/W*	R/W*	R/W*

Note: \* Can be modified only once after a power-on reset.

Bit	Bit Name	Initial value	R/W	Description
7 to 4	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
3	MTU2PE3ZE	0	R/W*	MTU2 PE3 High-Impedance Enable This bit specifies whether to place the PE3/T pin for channel 0 in the MTU2 in the high-impedance state when either POE8F or MTU2CH0HIZ bit is set to 1. 0: Does not place the pin in the high-impedance state 1: Places the pin in the high-impedance state

pin for channel 0 in the MTU2 in the high-impedance state when either POE8F or MTU2CH0HIZ is set to 1.

0: Does not place the pin in the high-impedance state

1: Places the pin in the high-impedance state

---

0	MTU2PE0ZE	0	R/W*	MTU2 PE0 High-Impedance Enable This bit specifies whether to place the PE0 pin for channel 0 in the MTU2 in the high-impedance state when either POE8F or MTU2CH0HIZ is set to 1. 0: Does not place the pin in the high-impedance state 1: Places the pin in the high-impedance state
---	-----------	---	------	--

---

Note: \* Can be modified only once after a power-on reset.

Bit	Bit Name	Value	R/W	Description
15	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
14	MTU2P1CZE	1	R/W*	MTU2 Port 1 Output Comparison/High-Impedance Enable This bit specifies whether to compare output levels of the large current pins for the MTU2, PE9/TIOC3D, and PE11/TIOC3D, and to place them in the high-impedance state when the OSF1 bit is set to 1, the OCE1 bit is 1 or when any one of the POE1F, POE2F, and MTU2CH34HIZ bits is set to 1. 0: Does not compare output levels or place the pins in the high-impedance state 1: Compares output levels and places the pins in the high-impedance state
13	MTU2P2CZE	1	R/W*	MTU2 Port 2 Output Comparison/High-Impedance Enable This bit specifies whether to compare output levels of the large current pins for the MTU2, PE12/TIOC4C, and PE14/TIOC4C, and to place them in the high-impedance state when the OSF1 bit is set to 1, the OCE1 bit is 1 or when any one of the POE1F, POE2F, and MTU2CH34HIZ bits is set to 1. 0: Does not compare output levels or place the pins in the high-impedance state 1: Compares output levels and places the pins in the high-impedance state

				1: Compares output levels and places the p high-impedance state
11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
10	MTU2SP1CZE	1	R/W*	MTU2S Port 1 Output Comparison/High-Imp Enable This bit specifies whether to compare output the large current pins for the MTU2S, PE16, and PE17/TIOC3DS, and to place them in t impedance state when the OSF2 bit is set to the OCE2 bit is 1 or when any one of the PO POE5F, POE6F, and MTU2SHIZ bits is set 0: Does not compare output levels or place the high-impedance state 1: Compares output levels and places the p high-impedance state
9	MTU2SP2CZE	1	R/W*	MTU2S Port 2 Output Comparison/High-Imp Enable This bit specifies whether to compare output the large current pins for the MTU2S, PE18, and PE20/TIOC4CS, and to place them in t impedance state when the OSF2 bit is set to the OCE2 bit is 1 or when any one of the PO POE5F, POE6F, and MTU2SHIZ bits is set 0: Does not compare output levels or place the high-impedance state 1: Compares output levels and places the p high-impedance state

1: Compares output levels and places the pin in a high-impedance state

---

7 to 0	—	All 0	R	Reserved
--------	---	-------	---	----------


These bits are always read as 0. The write value should always be 0.

---

Note: \* Can be modified only once after a power-on reset.


the large current pins for the MTU2 (PE12/TIOC4A and PE14/TIOC4C)	Input level detection, output level comparison, or SPOER setting	MTU2P2CZE • ((POE2F + POE1F + POE0F) + (OSF1 • OCE1) + (MTU2CH34
the large current pins for the MTU2 (PE13/TIOC4B and PE15/TIOC4D)	Input level detection, output level comparison, or SPOER setting	MTU2P3CZE • ((POE2F + POE1F + POE0F) + OCE1) + (MTU2CH34HIZ))
the large current pins for the MTU2S (PE16/TIOC3BS and PE17/TIOC3DS)	Input level detection, output level comparison, or SPOER setting	MTU2SP1CZE • ((POE4F + POE5F + POE6F) + (OSF2 • OCE2) + (MTU2SHIZ)
the large current pins for the MTU2S (PE18/TIOC4AS and PE20/TIOC4CS)	Input level detection, output level comparison, or SPOER setting	MTU2SP2CZE • ((POE4F + POE5F + POE6F) + (OSF2 • OCE2) + (MTU2SHIZ)
the large current pins for the MTU2S (PE19/TIOC4BS and PE21/TIOC4DS)	Input level detection, output level comparison, or SPOER setting	MTU2SP3CZE • ((POE4F + POE5F + POE6F) + (OSF2 • OCE2) + (MTU2SHIZ)
MTU2 channel 0 pin (PE0/TIOC0A)	Input level detection or SPOER setting	MTU2PE0ZE ((POE8F • POE8E) + (MTU2C
MTU2 channel 0 pin (PE1/TIOC0B)	Input level detection or SPOER setting	MTU2PE1ZE ((POE8F • POE8E) + (MTU2C
MTU2 channel 0 pin (PE2/TIOC0C)	Input level detection or SPOER setting	MTU2PE2ZE ((POE8F • POE8E) + (MTU2C
MTU2 channel 0 pin (PE3/TIOC0D)	Input level detection or SPOER setting	MTU2PE3ZE ((POE8F • POE8E) + (MTU2C

pins, the large current pins and the pins for channel 0 of the MTU2 are placed in the high impedance state. Figure 12.2 shows a sample timing after the level changes in input to the POE2, POE4 to POE6, and POE8 pins until the respective pins enter high-impedance state.



**Figure 12.2 Falling Edge Detection**






**Figure 12.3 Low-Level Detection Operation**

### 12.4.2 Output-Level Compare Operation

Figure 12.4 shows an example of the output-level compare operation for the combination TIOC3B and TIOC3D. The operation is the same for the other pin combinations.



**Figure 12.4 Output-Level Compare Operation**

in bit 15 (OCF1 and OCF2) in OCSR1 and OCSR2. However, note that just writing 0 to a flag is ignored (the flag is not cleared); flags can be cleared only after an inactive level is output on the large current pins. Inactive-level outputs can be obtained by setting the MTU2 and MTU3 internal registers.

OEI2	Output enable interrupt 2	POE8F	PIE3 • POE8F
OEI3	Output enable interrupt 3	POE4F, POE5F, POE6F, and OSF2	PIE2 • (POE4F + POE5F + POE6F) + OIE2 • OSF2

## 12.6 Usage Note

### 12.6.1 Pin State when a Power-On Reset is Issued from the Watchdog Timer

When a power-on reset is issued from the watchdog timer (WDT), initialization of the port controller (PFC) sets initial values that select the general input function for the I/O ports. However, when a power-on reset is issued from the WDT while a pin is being handled as an output impedance by the port output enable (POE), the pin is placed in the output state for one peripheral clock (P<sub>f</sub>), after which the function is switched to general input.

This also occurs when a power-on reset is issued from the WDT for pins that are being handled as high impedance due to short-circuit detection by the MTU2 and MTU2S.


Figure 12.5 shows the state of a pin for which the POE input has selected high impedance handling with the timer output selected when a power-on reset is issued from the WDT.

**Figure 12.5 Pin State when a Power-On Reset is Issued from the Watchdog TI**

## 13.1 Features

- Can be used to ensure the clock settling time: Use the WDT to revoke software stand
- Can switch between watchdog timer mode and interval timer mode.
- Generates internal resets in watchdog timer mode: Internal resets occur after counter
- An interrupt is generated in interval timer mode  
An interval timer interrupt is generated when the counter overflows.
- Choice of eight counter input clocks  
Eight clocks ( $\times 1$  to  $\times 1/4096$ ) that are obtained by dividing the peripheral clock can b
- Choice of two resets  
Power-on reset and manual reset are available.

Figure 13.1 shows a block diagram of the WDT.



**Figure 13.1 Block Diagram of WDT**



### 13.3.1 Watchdog Timer Counter (WTCNT)

WTCNT is an 8-bit readable/writable register that increments on the selected clock. When an overflow occurs, it generates a reset in watchdog timer mode and an interrupt in interval timer mode. The WTCNT counter is not initialized by an internal reset due to the WDT overflow. The WTCNT counter is initialized to H'00 only by a power-on reset using the  $\overline{\text{RES}}$  pin. Use a byte access to write to the WTCNT counter, with H'5A in the upper byte. Use a byte access to read the WTCNT.

Note: WTCNT differs from other registers in that it is more difficult to write to. See section 13.3.3, Notes on Register Access, for details.

Bit:	7	6	5	4	3	2	1	0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W



Note: WTCSR differs from other registers in that it is more difficult to write to. See section 13.3.3, Notes on Register Access, for details.

Bit:	7	6	5	4	3	2	1	0
	TME	WT/IT	RSTS	WOVF	IOVF	CKS[2:0]		
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	TME	0	R/W	Timer Enable  Starts and stops timer operation. Clear this bit to stop timer operation using the WDT to revoke software standby mode.  0: Timer disabled: Count-up stops and WTCNT is retained 1: Timer enabled
6	WT/IT	0	R/W	Timer Mode Select  Selects whether to use the WDT as a watchdog timer or as an interval timer.  0: Interval timer mode 1: Watchdog timer mode  Note: If WT/IT is modified when the WDT is operating, the up-count may not be performed correctly.


0: No overflow

1: WTCNT has overflowed in watchdog timer mode

---

3	IOVF	0	R/W	<p>Interval Timer Overflow</p> <p>Indicates that the WTCNT has overflowed in interval timer mode. This bit is not set in watchdog timer mode.</p> <p>0: No overflow</p> <p>1: WTCNT has overflowed in interval timer mode</p>
<hr/>				
2 to 0	CKS[2:0]	000	R/W	<p>Clock Select 2 to 0</p> <p>These bits select the clock to be used for the WTCNT up-count from the eight types obtainable by dividing the peripheral clock (<math>P\phi</math>). The overflow period that is inside the parenthesis in the table is the value when the peripheral clock (<math>P\phi</math>) is 40 MHz.</p> <p>000: <math>P\phi</math> (6.4 <math>\mu</math>s)</p> <p>001: <math>P\phi/4</math> (25.6 <math>\mu</math>s)</p> <p>010: <math>P\phi/16</math> (102.4 <math>\mu</math>s)</p> <p>011: <math>P\phi/32</math> (204.8 <math>\mu</math>s)</p> <p>100: <math>P\phi/64</math> (409.6 <math>\mu</math>s)</p> <p>101: <math>P\phi/256</math> (1.64 ms)</p> <p>110: <math>P\phi/1024</math> (6.55 ms)</p> <p>111: <math>P\phi/4096</math> (26.21 ms)</p> <p>Note: If bits CKS2 to CKS0 are modified when the WDT is operating, the up-count may not be performed correctly. Ensure that these bits are modified only when the WDT is not operating.</p>

---




**Figure 13.2 Writing to WTCNT and WTCSR**

2. Set the type of count clock used in the CKS2 to CKS0 bits in WTCSR and the initial value of the counter in the WTCNT counter. These values should ensure that the time till counter overflow is longer than the clock oscillation settling time.
3. Transition to software standby mode by executing a SLEEP instruction to stop the clock.
4. The WDT starts counting by detecting a change in the level input to the NMI or IRQ pin.
5. When the WDT count overflows, the CPG starts supplying the clock and the LSI resumes operation. The WOVF flag in WTCSR is not set when this happens.

### 13.4.2 Using Watchdog Timer Mode

While operating in watchdog timer mode, the WDT generates an internal reset of the type specified by the RSTS bit in WTCSR and asserts a signal through the  $\overline{\text{WDTOVF}}$  pin every time the counter overflows.

1. Set the WT/IT bit in WTCSR to 1, set the reset type in the RSTS bit, set the type of count clock in the CKS2 to CKS0 bits, and set the initial value of the counter in the WTCNT counter.
2. Set the TME bit in WTCSR to 1 to start the count in watchdog timer mode.
3. While operating in watchdog timer mode, rewrite the counter periodically to prevent the counter from overflowing.
4. When the counter overflows, the WDT sets the WOVF flag in WTCSR to 1, asserts a signal through the  $\overline{\text{WDTOVF}}$  pin for one cycle of the count clock specified by the CKS2 to CKS0 bits, and generates a reset of the type specified by the RSTS bit. The counter then resumes counting.



**Figure 13.3 Operation in Watchdog Timer Mode  
(When WTCNT Count Clock is Specified to P $\phi$ /32 by CKS2 to CKS0)**

### 13.4.3 Using Interval Timer Mode

When operating in interval timer mode, interval timer interrupts are generated at every overflow of the counter. This enables interrupts to be generated at set periods.

1. Clear the WT/IT bit in WTCSR to 0, set the type of count clock in the CKS2 to CKS0 to the desired clock, and set the initial value of the counter in the WTCNT counter.
2. Set the TME bit in WTCSR to 1 to start the count in interval timer mode.
3. When the counter overflows, the WDT sets the IOVF flag in WTCSR to 1 and an interval timer interrupt request is sent to the INTC. The counter then resumes counting.

<b>Name</b>	<b>Interrupt Source</b>	<b>Interrupt Enable Bit</b>	<b>Interrupt Flag Bit</b>
ITI	Interval timer interrupt	—	Interval timer overflow fla


## 13.6 Usage Note

### 13.6.1 WTCNT Setting Value

If WTCNT is set to H'FF in interval timer mode, overflow does not occur when WTCNT changes from H'FF to H'00 after one cycle of count clock, but overflow occurs when WTCNT changes from H'FF to H'00 after 257 cycles of count clock.

If WTCNT is set to H'FF in watchdog timer mode, overflow occurs when WTCNT changes from H'FF to H'00 after one cycle of count clock.

- Choice of asynchronous or clock synchronous serial communication mode
- Asynchronous mode:
  - Serial data communication is performed by start-stop in character units. The SCI can communicate with a universal asynchronous receiver/transmitter (UART), an asynchronous communication interface adapter (ACIA), or any other communications chip that implements a standard asynchronous serial system. There are twelve selectable serial data communication formats.
  - Data length: 7 or 8 bits
  - Stop bit length: 1 or 2 bits
  - Parity: Even, odd, or none
  - Multiprocessor communications
  - Receive error detection: Parity, overrun, and framing errors
  - Break detection: Break is detected by reading the RXD pin level directly when a break error occurs.
- Clock synchronous mode:
  - Serial data communication is synchronized with a clock signal. The SCI can communicate with other chips having a clock synchronous communication function.
  - Data length: 8 bits
  - Receive error detection: Overrun errors
- Full duplex communication: The transmitting and receiving sections are independent. The SCI can transmit and receive simultaneously. Both sections use double buffering, so high-speed continuous data transfer is possible in both the transmit and receive directions.
- On-chip baud rate generator with selectable bit rates
- Internal or external transmit/receive clock source: From either baud rate generator (internal clock) or SCK pin (external clock)
- Choice of LSB-first or MSB-first data transfer (except for 7-bit data in asynchronous mode)



- [Legend]
- SCRSR: Receive shift register
  - SCRDR: Receive data register
  - SCTSR: Transmit shift register
  - SCTDR: Transmit data register
  - SCSMR: Serial mode register
  - SCSCR: Serial control register
  - SCSSR: Serial status register
  - SCBRR: Bit rate register
  - SCSPTR: Serial port register
  - SCSDCR: Serial direction control register

**Figure 14.1 Block Diagram of SCI**



	RXD1	Input	SCI1 receive data input
	TXD1	Output	SCI1 transmit data output
2	SCK2	I/O	SCI2 clock input/output
	RXD2	Input	SCI2 receive data input
	TXD2	Output	SCI2 transmit data output

Note: \* Pin names SCK, RXD, and TXD are used in the description for all channels, and the channel designation.


	Serial control register_0	SCSCR_0	R/W	H'00	H'FFFFFFC004	8
	Transmit data register_0	SCTDR_0	—	—	H'FFFFFFC006	8
	Serial status register_0	SCSSR_0	R/W	H'84	H'FFFFFFC008	8
	Receive data register_0	SCRDR_0	—	—	H'FFFFFFC00A	8
	Serial direction control register_0	SCSDCR_0	R/W	H'F2	H'FFFFFFC00C	8
	Serial port register_0	SCSPTR_0	R/W	H'0x	H'FFFFFFC00E	8
1	Serial mode register_1	SCSMR_1	R/W	H'00	H'FFFFFFC080	8
	Bit rate register_1	SCBRR_1	R/W	H'FF	H'FFFFFFC082	8
	Serial control register_1	SCSCR_1	R/W	H'00	H'FFFFFFC084	8
	Transmit data register_1	SCTDR_1	—	—	H'FFFFFFC086	8
	Serial status register_1	SCSSR_1	R/W	H'84	H'FFFFFFC088	8
	Receive data register_1	SCRDR_1	—	—	H'FFFFFFC08A	8
	Serial direction control register_1	SCSDCR_1	R/W	H'F2	H'FFFFFFC08C	8
	Serial port register_1	SCSPTR_1	R/W	H'0x	H'FFFFFFC08E	8
2	Serial mode register_2	SCSMR_2	R/W	H'00	H'FFFFFFC100	8
	Bit rate register_2	SCBRR_2	R/W	H'FF	H'FFFFFFC102	8
	Serial control register_2	SCSCR_2	R/W	H'00	H'FFFFFFC104	8
	Transmit data register_2	SCTDR_2	—	—	H'FFFFFFC106	8
	Serial status register_2	SCSSR_2	R/W	H'84	H'FFFFFFC108	8
	Receive data register_2	SCRDR_2	—	—	H'FFFFFFC10A	8
	Serial direction control register_2	SCSDCR_2	R/W	H'F2	H'FFFFFFC10C	8
	Serial port register_2	SCSPTR_2	R/W	H'0x	H'FFFFFFC10E	8

### 14.3.2 Receive Data Register (SCRDR)

SCRDR is a register that stores serial receive data. After receiving one byte of serial data, the SCI transfers the received data from the receive shift register (SCRSR) into SCRDR for storage. After the SCI completes operation, SCRDR is ready to receive data.


Since SCRSR and SCRDR work as a double buffer in this way, data can be received continuously.

SCRDR is a read-only register and cannot be written to by the CPU.



### 14.3.3 Transmit Shift Register (SCTSR)

SCTSR transmits serial data. The SCI loads transmit data from the transmit data register (SCTDR) into SCTSR, then transmits the data serially from the TXD pin, LSB (bit 0) first. After transmitting one data byte, the SCI automatically loads the next transmit data from SCTDR into SCTSR and starts transmitting again. If the TDRE flag in the serial status register (SCSR) is set to 1, the SCI does not transfer data from SCTDR to SCTSR. The CPU cannot read or write to SCTSR directly.



### 14.3.5 Serial Mode Register (SCSMR)

SCSMR is an 8-bit register that specifies the SCI serial communication format and select clock source for the baud rate generator.

The CPU can always read and write to SCSMR.

Bit:	7	6	5	4	3	2	1	0
	C/ $\bar{A}$	CHR	PE	O/ $\bar{E}$	STOP	MP	CKS[1:0]	
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
7	C/ $\bar{A}$	0	R/W	<b>Communication Mode</b> Selects whether the SCI operates in asynchronous or clock synchronous mode. 0: Asynchronous mode 1: Clock synchronous mode
6	CHR	0	R/W	<b>Character Length</b> Selects 7-bit or 8-bit data in asynchronous mode. In clock synchronous mode, the data length is always eight bits, regardless of the CHR setting. When 7-bit data is selected, the MSB (bit 7) of the transmit register is not transmitted. 0: 8-bit data 1: 7-bit data

---

4	$O/\bar{E}$	0	R/W	Parity mode
---	-------------	---	-----	-------------

Selects even or odd parity when parity bits are added and checked. The  $O/\bar{E}$  setting is used only in asynchronous mode and only when the parity enable (PE) is set to 1 to enable parity addition and checking. The  $O/\bar{E}$  setting is ignored in clock synchronous mode or in asynchronous mode when parity addition and checking is disabled.

0: Even parity  
1: Odd parity

If even parity is selected, the parity bit is added to the transmit data to make an even number of 1s in the transmitted character and parity bit combined. The received data is checked to see if it has an even number of 1s in the received character and parity bit combined.

If odd parity is selected, the parity bit is added to the transmit data to make an odd number of 1s in the transmitted character and parity bit combined. The received data is checked to see if it has an odd number of 1s in the received character and parity bit combined.

---

bit is 1, it is treated as a stop bit, but if the second bit is 0, it is treated as the start bit of the next character.

- Notes: 1. When transmitting, a single 1-bit is added at the end of each transmitted character.  
 2. When transmitting, two 1 bits are added at the end of each transmitted character.

2	MP	0	R/W	<p>Multiprocessor Mode (only in asynchronous mode)</p> <p>Enables or disables multiprocessor mode. The O/Ē bit settings are ignored in multiprocessor mode.</p> <p>0: Multiprocessor mode disabled          1: Multiprocessor mode enabled</p>
1, 0	CKS[1:0]	00	R/W	<p>Clock Select 1 and 0</p> <p>Select the internal clock source of the on-chip peripheral clock generator. Four clock sources are available. P<sub>φ</sub> is the peripheral clock. P<sub>φ</sub>/16 and P<sub>φ</sub>/64. For further information on the clock source, bit rate register settings, and baud rate register settings, see section 14.3.10, Bit Rate Register (SCBRR).</p> <p>00: P<sub>φ</sub>          01: P<sub>φ</sub>/4          10: P<sub>φ</sub>/16          11: P<sub>φ</sub>/64</p> <p>Note: P<sub>φ</sub>: Peripheral clock</p>

Bit	Bit Name	value	R/W	Description
7	TIE	0	R/W	<p>Transmit Interrupt Enable</p> <p>Enables or disables a transmit-data-empty interrupt (TXI) to be issued when the TDRE flag in the status register (SCSSR) is set to 1 after serial data is sent from the transmit data register (SCTSR) to the transmit shift register (SCTSR).</p> <p>TXI can be canceled by clearing the TDRE flag after reading TDRE = 1 or by clearing the TIE bit.</p> <p>0: Transmit-data-empty interrupt request (TXI) disabled</p> <p>1: Transmit-data-empty interrupt request (TXI) enabled</p>
6	RIE	0	R/W	<p>Receive Interrupt Enable</p> <p>Enables or disables a receive-data-full interrupt (RXI) and a receive error interrupt (ERI) to be issued when the RDRF flag in SCSSR is set to 1 after the received data is transferred from the receive shift register (SCRSR) to the receive data register (SCDRR).</p> <p>RXI can be canceled by clearing the RDRF flag after reading RDRF = 1. ERI can be canceled by clearing the FER, PER, or ORER flag to 0 after reading 1 flag. Both RXI and ERI can also be canceled by clearing the RIE bit to 0.</p> <p>0: Receive-data-full interrupt (RXI) and receive error interrupt (ERI) requests are disabled</p> <p>1: Receive-data-full interrupt (RXI) and receive error interrupt (ERI) requests are enabled</p>

format in the serial mode register (SCSMR) before setting TE to 1.

---

4	RE	0	R/W	<p>Receive Enable</p> <p>Enables or disables the SCI serial receiver.</p> <p>0: Receiver disabled*<sup>1</sup></p> <p>1: Receiver enabled*<sup>2</sup></p> <p>Notes: 1. Clearing RE to 0 does not affect the status flags (RDRF, FER, PER, and OREF). The status flags retain their previous values.</p> <p>2. Serial reception starts when a start condition is detected in asynchronous mode, or a valid synchronous clock input is detected in synchronous mode. Select the receive data format in SCSMR before setting RE.</p>
3	MPIE	0	R/W	<p>Multiprocessor Interrupt Enable (only when MPIE is set to 1 in SCSMR in asynchronous mode)</p> <p>When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped and setting of the RDRF, FER, and OREF status flags in SCSMR is prohibited. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared to 0 and normal receiving operation is resumed. For details, refer to section 14.4.4, Multiprocessor Communication Function.</p>

---



Select the SCI clock source and enable or disable output from the SCK pin. Depending on the combination of CKE1 and CKE0, the SCK pin is used for serial clock output or serial clock input.

When selecting the clock output in clock synchronous mode, set the C/ $\bar{A}$  bit in SCSMR to 1 and then set CKE1 and CKE0. For details on clock source selection, refer to table 14.14 in section 14.4, Operation.

- Asynchronous mode

00: Internal clock, SCK pin used for input pin (clock signal is ignored.)

01: Internal clock, SCK pin used for clock output

10: External clock, SCK pin used for clock input

11: External clock, SCK pin used for clock input

- Clock synchronous mode

00: Internal clock, SCK pin used for synchronous output

01: Internal clock, SCK pin used for synchronous output

10: External clock, SCK pin used for synchronous input

11: External clock, SCK pin used for synchronous input

Notes: 1. The output clock frequency is 16 times the bit rate.

2. The input clock frequency is 16 times the bit rate.

Bit	Bit Name	Initial value	R/W	Description
7	TDRE	1	R/(W)*	<p>Transmit Data Register Empty</p> <p>Indicates whether data has been transferred from the transmit data register (SCTDR) to the transmit shift register (SCTSR) and SCTDR has become ready to be written with next serial transmit data.</p> <p>0: Indicates that SCTDR holds valid transmit data. [Clearing conditions]</p> <ul style="list-style-type: none"> <li>• When 0 is written to TDRE after reading 1</li> <li>• When the DTC is activated by a TXI interrupt and transmit data is transferred to SCTDR when the DISEL bit of MRB in the DTC is 0</li> </ul> <p>1: Indicates that SCTDR does not hold valid transmit data. [Setting conditions]</p> <ul style="list-style-type: none"> <li>• By a power-on reset or in standby mode</li> <li>• When the TE bit in SCSCR is 0</li> <li>• When data is transferred from SCTDR to SCTSR and data can be written to SCTDR</li> </ul>

- When the DTC is activated by an RXI in and data is transferred from SCRDR when the DIESEL bit of MRB in the DTC is 0

1: Indicates that valid received data is stored in SCRDR

[Setting condition]

- When serial reception ends normally and data is transferred from SCRDR to SCRDR

Note: SCRDR and the RDRF flag are not affected and retain their previous states even if an error is detected during data reception or if the serial control register (SCSCR) is reset to 0. If reception of the next data is completed while the RDRF flag is still set to 1, an error will occur and the received data will be lost.

---

1: Indicates that an overrun error occurred during reception\*2

[Setting condition]

- When the next serial reception is completed, RDRF = 1

Notes: 1. The ORER flag is not affected and retains its previous value when the RE bit in the SCSCR is cleared to 0.

2. The receive data prior to the overrun is retained in SCRDR, and the data received subsequently is lost. Subsequent serial reception cannot be continued until the ORER flag is set to 1.

---

1: Indicates that a framing error occurred during reception

[Setting condition]

- When the SCI finds that the stop bit at the end of the received data is 0 after completing reception\*2

Notes: 1. The FER flag is not affected and retains its previous value when the REIE bit of the SCSCR is cleared to 0.

2. In 2-stop-bit mode, only the first stop bit is checked for a value to 1; the second stop bit is not checked. If a framing error occurs, the receive data is transferred to the SCRDR but the RDRF flag is not set. Subsequent serial reception can be continued while the FER flag is set.

---

1: Indicates that a parity error occurred during reception\*<sup>2</sup>

[Setting condition]

- When the number of 1s in the received data parity does not match the even or odd parity specified by the  $O/\bar{E}$  bit in the serial mode register (SCSMR).

Notes: 1. The PER flag is not affected and retains its previous value when the RE bit in the SCSCR is cleared to 0.

2. If a parity error occurs, the received data is transferred to SCRDR but the RDIF flag is not set. Subsequent serial reception cannot be continued while the PER flag is set to 1.

---

[Setting conditions]

- By a power-on reset or in standby mode
- When the TE bit in SCSCR is 0
- When TDRE = 1 during transmission of a 1-byte serial transmit character

Note: The TEND flag value becomes undefined when data is written to SCTDR by activating TXE by a TXI interrupt. In this case, do not clear the TEND flag as the transmit end flag.

1	MPB	0	R	Multiprocessor Bit Stores the multiprocessor bit found in the received data. When the RE bit in SCSCR is cleared, the previous state is retained.
0	MPBT	0	R/W	Multiprocessor Bit Transfer Specifies the multiprocessor bit value to be transferred in the transmit frame.

Note: \* Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed

Bit	Bit Name	Initial value	R/W	Description
7	EIO	0	R/W	<p>Error Interrupt Only</p> <p>Enables or disables RXI interrupts. While the EIO bit is set to 1, the SCI does not request an RXI interrupt to the CPU even if the RIE bit is set to 1.</p> <p>0: The RIE bit enables or disables RXI and ERI interrupts. While the RIE bit is 1, RXI and ERI interrupts are sent to the INTC.</p> <p>1: While the RIE bit is 1, only the ERI interrupt is sent to the INTC.</p>
6 to 4	—	All 0	—	<p>Reserved</p> <p>These bits are always read as 0. The write value always be 0.</p>
3	SPB1IO	0	R/W	<p>Clock Port Input/Output in Serial Port</p> <p>Specifies the input/output direction of the SCK pin in the serial port. To output the data specified in the SPB1DT bit through the SCK pin as a port output pin, set the SPB1IO bit in SCSMR and the CKE1 and CKE0 bits in SCKCR to 0.</p> <p>0: Does not output the SPB1DT bit value through the SCK pin.</p> <p>1: Outputs the SPB1DT bit value through the SCK pin.</p>



Together with the SPB0DT bit and the TE bit in SCSCR, controls the TXD pin.

0      SPB0DT      1      R/W

Serial Port Break Data  
 Together with the SPB0IO bit and TE bit in SCSCR, controls the TXD pin. Note that the TXD pin function needs to have been selected with the pin function controller (PFC).

TE bit setting in SCSCR	SPB0IO bit setting	SPB0DT bit setting	State of TXD pin
0	0	*	SPB0DT disabled (initial state)
0	1	0	Output, low
0	1	1	Output, high
1	*	*	Output for TXD data in accordance with the serial port logic

Note: \* Don't care

Bit	Bit Name	Value	R/W	Description
7 to 4	—	All 1	R	Reserved These bits are always read as 1. The write value always be 1.
3	DIR	0	R/W	Data Transfer Direction Selects the serial/parallel conversion format. V an 8-bit transmit/receive format. 0: SCTDR contents are transmitted in LSB-first Receive data is stored in SCRDR in LSB-first 1: SCTDR contents are transmitted in MSB-first Receive data is stored in SCRDR in MSB-first
2	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
1	—	1	R	Reserved This bit is always read as 1. The write value should always be 1.
0	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.

- Asynchronous mode:

$$N = \frac{P\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

- Clock synchronous mode:

$$N = \frac{P\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

B: Bit rate (bits/s)

N: SCBRR setting for baud rate generator ( $0 \leq N \leq 255$ )  
 (The setting value should satisfy the electrical characteristics.)

P $\phi$ : Operating frequency for peripheral modules (MHz)

n: Baud rate generator clock source (n = 0, 1, 2, 3) (for the clock sources and n, see table 14.3.)

$$\text{Error (\%)} = \left\{ \frac{P\phi \times 10^6}{(N + 1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

Tables 14.4 to 14.6 show examples of SCBRR settings in asynchronous mode, and tables 14.9 show examples of SCBRR settings in clock synchronous mode.

**Table 14.4 Bit Rates and SCBRR Settings in Asynchronous Mode (1)**

Bit Rate (bits/s)	Pφ (MHz)																
	10			12			14			16			18				
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)		
110	2	177	-0.25	2	212	0.03	2	248	-0.17	3	70	0.03	3	79	-0.12	3	88
150	2	129	0.16	2	155	0.16	2	181	0.16	2	207	0.16	2	233	0.16	3	64
300	2	64	0.16	2	77	0.16	2	90	0.16	2	103	0.16	2	116	0.16	2	12
600	1	129	0.16	1	155	0.16	1	181	0.16	1	207	0.16	1	233	0.16	2	64
1200	1	64	0.16	1	77	0.16	1	90	0.16	1	103	0.16	1	116	0.16	1	12
2400	0	129	0.16	0	155	0.16	0	181	0.16	0	207	0.16	0	233	0.16	1	64
4800	0	64	0.16	0	77	0.16	0	90	0.16	0	103	0.16	0	116	0.16	0	12
9600	0	32	-1.36	0	38	0.16	0	45	-0.93	0	51	0.16	0	58	-0.69	0	64
14400	0	21	-1.36	0	25	0.16	0	29	1.27	0	34	-0.79	0	38	0.16	0	42
19200	0	15	1.73	0	19	-2.34	0	22	-0.93	0	25	0.16	0	28	1.02	0	32
28800	0	10	-1.36	0	12	0.16	0	14	1.27	0	16	2.12	0	19	-2.34	0	21
31250	0	9	0.00	0	11	0.00	0	13	0.00	0	15	0.00	0	17	0.00	0	19
38400	0	7	1.73	0	9	-2.34	0	10	3.57	0	12	0.16	0	14	-2.34	0	15

1200	1	142	0.16	1	155	0.16	1	168	0.16	1	181	0.16	1	194	0.16	1	207
2400	1	71	-0.54	1	77	0.16	1	84	-0.43	1	90	0.16	1	97	-0.35	1	104
4800	0	142	0.16	0	155	0.16	0	168	0.16	0	181	0.16	0	194	0.16	0	207
9600	0	71	-0.54	0	77	0.16	0	84	-0.43	0	90	0.16	0	97	-0.35	0	104
14400	0	47	-0.54	0	51	0.16	0	55	0.76	0	60	-0.39	0	64	0.16	0	68
19200	0	35	-0.54	0	38	0.16	0	41	0.76	0	45	-0.93	0	48	-0.35	0	51
28800	0	23	-0.54	0	25	0.16	0	27	0.76	0	29	1.27	0	32	-1.36	0	34
31250	0	21	0.00	0	23	0.00	0	25	0.00	0	27	0.00	0	29	0.00	0	31
38400	0	17	-0.54	0	19	-2.34	0	20	0.76	0	22	-0.93	0	23	1.73	0	24

1200	1	220	0.16	1	233	0.16	1	246	0.16	2	64
2400	1	110	-0.29	1	116	0.16	1	123	-0.24	1	129
4800	0	220	0.16	0	233	0.16	0	246	0.16	1	64
9600	0	110	-0.29	0	116	0.16	0	123	-0.24	0	129
14400	0	73	-0.29	0	77	0.16	0	81	0.57	0	86
19200	0	54	0.62	0	58	-0.69	0	61	-0.24	0	64
28800	0	36	-0.29	0	38	0.16	0	40	0.57	0	42
31250	0	33	0.00	0	35	0.00	0	37	0.00	0	39
38400	0	27	-1.18	0	28	1.02	0	30	-0.24	0	32

10000	0	249	1	74	1	87	1	99	1	112	1
25000	0	99	0	119	0	139	0	159	0	179	0
50000	0	49	0	59	0	69	0	79	0	89	0
100000	0	24	0	29	0	34	0	39	0	44	0
250000	0	9	0	11	0	13	0	15	0	17	0
500000	0	4	0	5	0	6	0	7	0	8	0
1000000	—	—	0	2	—	—	0	3	—	—	0
2500000	0	0*	—	—	—	—	—	—	—	—	0
5000000			—	—	—	—	—	—	—	—	0

10000	1	137	1	149	1	162	1	174	1	187	1
25000	0	219	0	239	1	64	1	69	1	74	1
50000	0	109	0	119	0	129	0	139	0	149	0
100000	0	54	0	59	0	64	0	69	0	74	0
250000	0	21	0	23	0	25	0	27	0	29	0
500000	0	10	0	11	0	12	0	13	0	14	0
1000000	—	—	0	5	—	—	0	6	—	—	0
2500000	—	—	—	—	—	—	—	—	0	2	—
5000000	—	—	—	—	—	—	—	—	—	—	—



10000	1	212	1	224	1	237	1
25000	1	84	1	89	1	94	1
50000	0	169	0	179	0	189	0
100000	0	84	0	89	0	94	0
250000	0	33	0	35	0	37	0
500000	0	16	0	17	0	18	0
1000000	—	—	0	8	—	—	0
2500000	—	—	—	—	—	—	0
5000000	—	—	—	—	—	—	0

[Legend]

Blank: No setting possible

—: Setting possible, but error occurs

\*: Continuous transmission/reception is disabled.

Note: Settings with an error of 1% or less are recommended.

16	500000	0	0
18	562500	0	0
20	625000	0	0
22	687500	0	0
24	750000	0	0
26	812500	0	0
28	875000	0	0
30	937500	0	0
32	1000000	0	0
34	1062500	0	0
36	1125000	0	0
38	1187500	0	0
40	1250000	0	0

24	6.0000	375000
26	6.5000	406250
28	7.0000	437500
30	7.5000	468750
32	8.0000	500000
34	8.5000	531250
36	9.0000	562500
38	9.5000	593750
40	10.0000	625000

24	4.0000	4000000.0
26	4.3333	4333333.3
28	4.6667	4666666.7
30	5.0000	5000000.0
32	5.3333	5333333.3
34	5.6667	5666666.7
36	6.0000	6000000.0
38	6.3333	6333333.3
40	6.6667	6666666.7

(SCSCR) as shown in table 14.14.

### Asynchronous Mode

- Data length is selectable: 7 or 8 bits.
- Parity bit is selectable. So is the stop bit length (1 or 2 bits). The combination of the selections constitutes the communication format and character length.
- In receiving, it is possible to detect framing errors, parity errors, overrun errors, and
- An internal or external clock can be selected as the SCI clock source.
  - When an internal clock is selected, the SCI operates using the clock supplied by the on-chip baud rate generator and can output a clock with a frequency 16 times the bit rate.
  - When an external clock is selected, the external clock input must have a frequency equal to the bit rate. (The on-chip baud rate generator is not used.)

### Clock Synchronous Mode

- The transmission/reception format has a fixed 8-bit data length.
- In receiving, it is possible to detect overrun errors.
- An internal or external clock can be selected as the SCI clock source.
  - When an internal clock is selected, the SCI operates using the on-chip baud rate generator and outputs a serial clock signal to external devices.
  - When an external clock is selected, the SCI operates on the input serial clock. The on-chip baud rate generator is not used.

								1	2 bits
								0	1 bit
								1	2 bits
1	x	x	x	Clock synchronous	8-bit	Not set			None

[Legend]


x: Don't care

**Table 14.14 SCSMR and SCSCR Settings and SCI Clock Source Selection**

SCSMR			SCSCR Settings		Clock Source	SCK Pin Function
Bit 7 C/A	Bit 1 CKE1	Bit 0 CKE0	Mode			
0	0	0	Asynchronous	Internal	SCI does not use the SCK pin.	
		1			Clock with a frequency 16 times the SCI is output.	
0	1	0	Asynchronous	External	Input a clock with frequency 16 times the SCI is output.	
		1			Input a clock with frequency 16 times the SCI is output.	
1	0	0	Clock synchronous	Internal	Serial clock is output.	
		1			Input the serial clock.	
1	1	0	Clock synchronous	External	Input the serial clock.	
		1			Input the serial clock.	

monitors the line and starts serial communication when the line goes to the space (low) indicating a start bit. One serial character consists of a start bit (low), data (LSB first), parity (high or low), and stop bit (high), in that order.

When receiving in asynchronous mode, the SCI synchronizes at the falling edge of the start bit. The SCI samples each data bit on the eighth pulse of a clock with a frequency 16 times that of the baud rate. Receive data is latched at the center of each bit.



**Figure 14.2 Example of Data Format in Asynchronous Communication (8-Bit Data with Parity and Two Stop Bits)**

0	0	0	1	S	8-bit data	STOP	STOP
0	1	0	0	S	8-bit data	P	STOP
0	1	0	1	S	8-bit data	P	STOP
1	0	0	0	S	7-bit data	STOP	
1	0	0	1	S	7-bit data	STOP	STOP
1	1	0	0	S	7-bit data	P	STOP
1	1	0	1	S	7-bit data	P	STOP
0	x	1	0	S	8-bit data	MPB	STOP
0	x	1	1	S	8-bit data	MPB	STOP
1	x	1	0	S	7-bit data	MPB	STOP
1	x	1	1	S	7-bit data	MPB	STOP

[Legend]

S: Start bit  
STOP: Stop bit  
P: Parity bit  
MPB: Multiprocessor bit  
x: Don't care




### (3) Transmitting and Receiving Data

#### SCI Initialization (Asynchronous Mode):

Before transmitting or receiving, clear the TE and RE bits to 0 in the serial control register (SCSCR), then initialize the SCI as follows.

When changing the operation mode or the communication format, always clear the TE and RE bits to 0 before following the procedure given below. Clearing the TE bit to 0 sets the TDRE to 0 and initializes the transmit shift register (SCTSR). Clearing the RE bit to 0, however, does not initialize the RDRF, PER, FER, and ORER flags or receive data register (SCRDR), which retain their previous contents.

When an external clock is used, the clock should not be stopped during initialization or operation. SCI operation becomes unreliable if the clock is stopped.




setting.

[5] Set the TE bit or RE bit in SCSCR to 1. Also make settings of the RIE, TIE, TEIE, and MPIE bits. At this time, the TXD, RXD, and SCK pins are ready to be used. The TXD pin is in a mark state during transmitting, and RXD pin is in an idle state for waiting the start bit during receiving.


Note : \* In simultaneous transmit/receive operation, the TE and RE bits must be cleared to 0 or set to 1 simultaneously.

**Figure 14.3 Sample Flowchart for SCI Initialization**




**Figure 14.4 Sample Flowchart for Transmitting Serial Data**

- B. Transmit data: 8-bit or 7-bit data is output in LSB-first order.
  - C. Parity bit or multiprocessor bit: One parity bit (even or odd parity) or one multiprocessor bit is output. (A format in which neither parity nor multiprocessor bit is output can be selected.)
  - D. Stop bit(s): One or two 1 bits (stop bits) are output.
  - E. Mark state: 1 is output continuously until the start bit that starts the next transmission is sent.
3. The SCI checks the TDRE flag at the timing for sending the stop bit.
- If the TDRE flag is 0, the data is transferred from SCTDR to SCTSR, the stop bit is sent, and then serial transmission of the next frame is started.
- If the TDRE flag is 1, the TEND flag in SCSSR is set to 1, the stop bit is sent, and the "mark state" is entered in which 1 is output. If the TEIE bit in SCSCR is set to 1 at this time, a TEI interrupt request is generated.



**Figure 14.5 Example of Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)**



cleared to 0. Reception cannot be resumed if any of these flags are set to 1. In the case of a framing error, a break can also be detected by reading the value of the RXD pin.


[2] SCI status check and receive data read:

Read SCSSR and check that RDRF = 1, then read the receive data in SCRDR clear the RDRF flag to 0.

[3] Serial reception continuation procedure:

To continue serial reception, clear the RDRF flag to 0 before the stop bit for the current frame is received. The RDRF flag is cleared automatically when the data transfer controller (DTC) is activated to read the SCRDR value, and this step is not needed.

**Figure 14.6 Sample Flowchart for Receiving Serial Data (1)**



**Figure 14.7 Sample Flowchart for Receiving Serial Data (2)**

D. Stop bit check: The SCI checks whether the stop bit is 1. If there are two stop bits, the first is checked.

C. Status check: The SCI checks whether the RDRF flag is 0 and the received data is transferred from the receive shift register (SCRSR) to SCRDR.

If all the above checks are passed, the RDRF flag is set to 1 and the received data is stored in SCRDR. If a receive error is detected, the SCI operates as shown in table 14.16


Note: When a receive error occurs, subsequent reception cannot be continued. In addition, the RDRF flag will not be set to 1 after reception; be sure to clear the error flag.

4. If the EIO bit in SCSPTTR is cleared to 0 and the RIE bit in SCSCR is set to 1 when the RDRF flag changes to 1, a receive-data-full interrupt (RXI) request is generated. If the RIE bit in SCSCR is set to 1 when the ORER, PER, or FER flag changes to 1, a receive error interrupt (ERI) request is generated.

**Table 14.16 Receive Errors and Error Conditions**

Receive Error	Abbreviation	Error Condition	Data Transfer
Overrun error	ORER	When the next data reception is completed while the RDRF flag in SCSSR is set to 1	The received data is not transferred from SCRSR to SCRDR.
Framing error	FER	When the stop bit is 0	The received data is not transferred from SCRSR to SCRDR.
Parity error	PER	When the received data does not match the even or odd parity specified in SCSMR	The received data is not transferred from SCRSR to SCRDR.






**Figure 14.8 Example of SCI Receive Operation (8-Bit Data, Parity, One Stop Bit)**

### 14.4.3 Clock Synchronous Mode

In clock synchronous mode, the SCIF transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication.

The SCI transmitter and receiver are independent, so full-duplex communication is possible by sharing the same clock. Both the transmitter and receiver have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.

Figure 14.9 shows the general format in clock synchronous serial communication.




**Figure 14.9 Data Format in Clock Synchronous Communication**

An internal clock generated by the on-chip baud rate generator or an external clock input at the SCK pin can be selected as the SCI transmit/receive clock. For selection of the SCI clock source, see table 14.14.

When the SCI operates on an internal clock, it outputs the clock signal at the SCK pin. Eight clock pulses are output per transmitted or received character. When the SCI is not transmitting or receiving, the clock signal remains in the high state. When only reception is performed, the synchronous clock continues until an overrun error occurs or the RE bit is cleared to 0. When reception of n characters, select the external clock as the clock source. If the internal clock is to be used, set RE and TE to 1, then transmit n characters of dummy data at the same time as receiving the n characters of data.

### (3) Transmitting and Receiving Data


**SCI Initialization (Clock Synchronous Mode):** Before transmitting, receiving, or changing mode or communication format, the software must clear the TE and RE bits to 0 in the serial control register (SCSCR), then initialize the SCI. Clearing TE to 0 sets the TDRE flag to 0 and initializes the transmit shift register (SCTSR). Clearing RE to 0, however, does not initialize the RDRF, PER, FER, and ORER flags and receive data register (SCRDR), which retain their previous contents.



[5] Set the TE bit or RE bit in SCR to 1.\* Also make settings of the RIE, TIE, TEIE, and MPIE bits. At this time, the TXD, RXD, and SCK pins are ready to be used. The TXD pin is in a mark state during transmitting. When the synchronous clock output (clock master) is set during receiving in clock synchronous mode, outputting clocks from the SCK pin starts.

Note: \* In simultaneous transmit and receive operations, the TE and RE bits should both be cleared to 0 or set to 1 simultaneously.

**Figure 14.10 Sample Flowchart for SCI Initialization**




[2] Serial transmission continuation procedure:  
 To continue serial transmission, read 1 from the TDRE flag to confirm that writing is possible, then write data to SCTDR, and then clear the TDRE flag to 0. Checking and clearing of the TDRE flag is automatic when the DTC is activated by a transmit data empty interrupt (TXI) request, and data is written to SCTDR.


**Figure 14.11 Sample Flowchart for Transmitting Serial Data**

3. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7). If the TDRE is 0, the data is transferred from SCTDR to SCTSR and serial transmission of the next data is started. If the TDRE flag is 1, the TEND flag in SCSSR is set to 1, the MSB (bit 7) is then the TXD pin holds the states.  
If the TEIE bit in SCSSR is set to 1 at this time, a TEI interrupt request is generated.
4. After the end of serial transmission, the SCK pin is held in the high state.

Figure 14.12 shows an example of SCI transmit operation.



**Figure 14.12 Example of SCI Transmit Operation**



to 0. Reception cannot be resumed while the ORER flag is set to 1.


[2] SCI status check and receive data read:  
Read SCSSR and check that RDRF = 1 then read the receive data in SCRDR, and clear the RDRF flag to 0. The transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.

[3] Serial reception continuation procedure:  
To continue serial reception, read the receive data register (SCRDR) and clear the RDRF flag to 0 before the MSB (bit 7) of the current frame is received. The RDRF flag is cleared automatically when the data transfer controller (DTC) is activated by a receive-data-full interrupt (RXI) request to read the SCRDR value, and this step is not needed.

**Figure 14.13 Sample Flowchart for Receiving Serial Data (1)**

**In receiving, the SCI operates as follows:**

1. The SCI synchronizes with serial clock input or output and initializes internally.
2. Receive data is shifted into SCRSR in order from the LSB to the MSB. After receiving data, the SCI checks whether the RDRF flag is 0 and the receive data can be transferred from SCRSR to SCRDR. If this check is passed, the SCI sets the RDRF flag to 1 and stores the received data in SCRDR. If a receive error is detected, the SCI operates as shown in Figure 14.16. In this state, subsequent reception cannot be continued. In addition, the RDRF flag cannot be set to 1 after reception; be sure to clear the RDRF flag to 0.
3. After setting RDRF to 1, if the receive-data-full interrupt enable bit (RIE) is set to 1 in SCSCR, the SCI requests a receive-data-full interrupt (RXI). If the ORER bit is set to 1 in SCSCR and the RIE bit in SCSCR is also set to 1, the SCI requests a receive error interrupt (ERI).




**Figure 14.15 Example of SCI Receive Operation**

**Transmitting and Receiving Serial Data Simultaneously (Clock Synchronous Mode)**

14.16 shows a sample flowchart for transmitting and receiving serial data simultaneously.

Use the following procedure for serial data transmission and reception after enabling the transmission and reception.





Note: When switching from transmit or receive operation to simultaneous transmit and receive operations, first set the TE bit and RE bit to 0, then set both these bits to 1 simultaneously.

[3] SCI status check and receive data reception procedure:  
 Read SCSSR and check that the RDRF flag is set to 1, then read the receive data in SCRDR and clear the RDRF flag to 0. Transferring the RDRF flag from 0 to 1 can also be done by an RXI interrupt.

[4] Serial transmission/reception continuation procedure:

To continue serial transmission/reception before the MSB (bit 7) of the current data is received, finish reading the RDRF flag in SCRDR, and clearing the RDRF flag before the MSB (bit 7) of the current data is transmitted, read 1 from the TDRE flag to confirm that writing is possible. Then write 1 to SCTDR and clear the TDRE flag to 0. Checking and clearing of the TDRE flag is automatic when the DTC is activated. When transmit data empty interrupt (TXI) request, data is written to SCTDR. Also, the TDRE flag is cleared automatically when the DTC is activated by a receive data full interrupt request and the SCRDR value is read.

**Figure 14.16 Sample Flowchart for Transmitting/Receiving Serial Data**

inter-processor communication using the multiprocessor format. The transmitting station sends the ID code of the receiving station with which it wants to perform serial communication data with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added. The receiving station skips data until data with a 1 multiprocessor bit is sent. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose ID does not match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI uses the MPIE bit in SCSCR to implement this function. When the MPIE bit is set to 1, the transfer of receive data from SCRSR to SCRDR, error flag detection, and setting the SCSSR flags, RDRF, FER, and OER to 1 are inhibited until data with a 1 multiprocessor bit is received. On reception of receive character with a 1 multiprocessor bit, the MPBR bit in SCSSR is set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCSCR is set to 1 at this time, an RXI interrupt is generated.


When the multiprocessor format is selected, the parity bit setting is invalid. All other bit settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.

ID transmission cycle =  
receiving station  
specification

Data transmission cycle =  
Data transmission to  
receiving station specified  
by ID

[Legend]  
MPB: Multiprocessor bit

**Figure 14.17 Example of Communication Using Multiprocessor Format  
(Transmission of Data H'AA to Receiving Station A)**



data is not transmitted.


[2] SCI status check and transmit data write:  
Read SCSSR and check that the TDRE flag is set to 1, then write transmit data to SCTDR. Set the MPBT bit in SCSSR to 0 or 1. Finally, clear the TDRE flag to 0.

To transmit an ID after the SCI is initialized, write the ID to SCTDR. The data is immediately transferred to SCTSR and the TDRE flag is set to 1. At this point the ID has not yet been transmitted from the TXD pin, so it is necessary to maintain the MPBT value at 1. Clear the MPBT bit to 0 and the next data to be transmitted is written to SCTDR and the TDRE flag is set to 1.


[3] Serial transmission continuation procedure:  
To continue serial transmission, be sure to read data from the TDRE flag to confirm that writing is possible, then write data to SCTDR, and then clear the TDRE flag to 0. Checking and clearing of the TDRE flag is automatic when the DTC is activated by a transmit data empty interrupt (TXDREIE) request, and data is written to SCTDR.

[4] Break output at the end of serial transmission:  
To output a break in serial transmission, first clear the port data register (DR) to 0, then clear the TDRE bit to 0 in SCSSR and use the PFC to select the TXD pin as an output port.

**Figure 14.18 Sample Multiprocessor Serial Transmission Flowchart**




(a) Data does not match station's ID




(b) Data matches station's ID

**Figure 14.19 Example of SCI Operation in Reception  
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)**



**Figure 14.20 Sample Multiprocessor Serial Reception Flowchart (1)**



**Figure 14.21 Sample Multiprocessor Serial Reception Flowchart (2)**

transfer data. The TDRE flag is automatically cleared to 0 when data is written to the transmit register (SCTDR) through the DTC.

When the RDRF flag in SCSSR is set to 1, an RDR full interrupt request is generated. This request can be used to activate the DTC to transfer data. The RDRF flag is automatically cleared when data is read from the receive data register (SCRDR) through the DTC.

When the ORER, FER, or PER flag in SCSSR is set to 1, an ERI interrupt request is generated. This request cannot be used to activate the DTC. It is possible to disable generation of RX interrupt requests and allow only ERI interrupt requests to be generated during data reception processing. To accomplish this, set the RIE bit to 1 and the EIO bit in SCSPTR to 1. Note that setting the EIO bit to 1 will prevent the DTC from transferring received data because no RX interrupt requests are generated.


When the TEND flag in SCSSR is set to 1, a TEI interrupt request is generated. This request cannot be used to activate the DTC.

The TXI interrupt indicates that transmit data can be written, and the TEI interrupt indicates that transmission has been completed.

**Table 14.17 SCI Interrupt Sources**


<b>Interrupt Source</b>	<b>Description</b>	<b>DTC Activation</b>
ERI	Interrupt caused by receive error (ORER, FER, or PER)	Not possible
RXI	Interrupt caused by receive data full (RDRF)	Possible
TXI	Interrupt caused by transmit data empty (TDRE)	Possible
TEI	Interrupt caused by transmit end (TENT)	Not possible





**Figure 14.22 SCKIO Bit, SCKDT Bit, and SCK Pin**

[Legend]  
SPTRW: SCSPTR write



**Figure 14.23 SPBIO Bit, SPBDT Bit, and TXD Pin**

loss because the data has not yet been transferred to SCFSR. Before writing transmit data to SCTRDR, be sure to check that the TDRE flag is set to 1.

### 14.7.2 Multiple Receive Error Occurrence

If multiple receive errors occur at the same time, the status flags in SCSSR are set as shown in table 14.18. When an overrun error occurs, data is not transferred from the receive shift register (SCRSR) to the receive data register (SCRDR) and the received data will be lost.

**Table 14.18 SCSSR Status Flag Values and Transfer of Received Data**

Receive Errors Generated	SCSSR Status Flags				Receive Transfer Status SCRSR SCRDR
	RDRF	ORER	FER	PER	
Overrun error	1	1	0	0	Not transferred
Framing error	0	0	1	0	Transferred
Parity error	0	0	0	1	Transferred
Overrun error + framing error	1	1	1	0	Not transferred
Overrun error + parity error	1	1	0	1	Not transferred
Framing error + parity error	0	0	1	1	Transferred
Overrun error + framing error + parity error	1	1	1	1	Not transferred

Until TE bit is set to 1 (enabling transmission) after initializing, TXD pin does not work. During the period, mark status is performed by SPB0DT bit. Therefore, the SPB0IO and SPB0DT should be set to 1 (high level output).

To send a break signal during serial transmission, clear the SPB0DT bit to 0 (low level), and clear the TE bit to 0 (halting transmission). When the TE bit is cleared to 0, the transmitter is in a break state regardless of the current transmission state, and 0 is output from the TXD pin.

#### **14.7.5 Receive Data Sampling Timing and Receive Margin (Asynchronous Mode)**

The SCI operates on a base clock with a frequency of 16 times the transfer rate in asynchronous mode. In reception, the SCI synchronizes internally with the fall of the start bit, which is sampled on the base clock. Receive data is latched at the rising edge of the eighth base clock pulse after the start bit. Receive data sampling timing is shown in figure 14.24.

**Figure 14.24 Receive Data Sampling Timing in Asynchronous Mode**

The receive margin in asynchronous mode can therefore be expressed as shown in equation 1.

**Equation 1:**

$$M = \left| \left( 0.5 - \frac{1}{2N} \right) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1+F) \right| \times 100 \%$$

Where: M: Receive margin (%)

N: Ratio of bit rate to clock (N = 16)

D: Clock duty (D = 0 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute deviation of clock frequency


From equation 1, if F = 0 and D = 0.5, the receive margin is 46.875%, as given by equation 2.

**Equation 2:**

When D = 0.5 and F = 0:

$$\begin{aligned} M &= (0.5 - 1/(2 \times 16)) \times 100\% \\ &= 46.875\% \end{aligned}$$

This is a theoretical value. A reasonable margin to allow in system designs is 20% to 30%.



Note: When using the external clock, t must be set to larger than 4 cycles.

**Figure 14.25 Example of Clock Synchronous Transfer Using DTC**

When data is written to SCTDR by activating the DTC by a TXI interrupt, the TEND flag becomes undefined. In this case, do not use the TEND flag as the transmit end flag.

#### **14.7.7 Note on Using External Clock in Clock Synchronous Mode**

TE and RE must be set to 1 after waiting for four or more cycles of the peripheral operation after the SCK external clock is changed from 0 to 1.

TE and RE must be set to 1 only while the SCK external clock is 1.

#### **14.7.8 Module Standby Mode Setting**

SCI operation can be disabled or enabled using the standby control register. The initial setting for SCI operation to be halted. Register access is enabled by clearing module standby mode. For details, refer to section 24, Power-Down Modes.

- Choice of master mode and slave mode
- Choice of standard mode and bidirectional mode
- Synchronous serial communication with devices with different clock polarity and clock phase
- Choice of 8/16/32-bit width of transmit/receive data
- Full-duplex communication capability

The shift register is incorporated, enabling transmission and reception to be executed simultaneously.

- Consecutive serial communication
- Choice of LSB-first or MSB-first transfer
- Choice of a clock source


$P\phi/4$ ,  $P\phi/8$ ,  $P\phi/16$ ,  $P\phi/32$ ,  $P\phi/64$ ,  $P\phi/128$ ,  $P\phi/256$ , or an external clock

- Five interrupt sources

Transmit end, transmit data register empty, receive data full, overrun error, and conflict

The data transfer controller (DTC) can be activated by a transmit data register empty or a receive data full request to transfer data.

- Module standby mode can be set



- [Legend]
- SSCRH: SS control register H
  - SSCRL: SS control register L
  - SSCR2: SS control register 2
  - SSMR: SS mode register
  - SSER: SS enable register
  - SSSR: SS status register
  - SSTDR0 to SSTDR3: SS transmit data registers 0 to 3
  - SSRDR0 to SSRDR3: SS receive data registers 0 to 3
  - SSTRSR: SS shift register

**Figure 15.1 Block Diagram of SSU**





SS enable register	SSER	R/W	H'00	H'FFFFCD03	8
SS status register	SSSR	R/W	H'04	H'FFFFCD04	8, 1
SS control register 2	SSCR2	R/W	H'00	H'FFFFCD05	8
SS transmit data register 0	SSTDR0	R/W	H'00	H'FFFFCD06	8, 1
SS transmit data register 1	SSTDR1	R/W	H'00	H'FFFFCD07	8
SS transmit data register 2	SSTDR2	R/W	H'00	H'FFFFCD08	8, 1
SS transmit data register 3	SSTDR3	R/W	H'00	H'FFFFCD09	8
SS receive data register 0	SSRDR0	R	H'00	H'FFFFCD0A	8, 1
SS receive data register 1	SSRDR1	R	H'00	H'FFFFCD0B	8
SS receive data register 2	SSRDR2	R	H'00	H'FFFFCD0C	8, 1
SS receive data register 3	SSRDR3	R	H'00	H'FFFFCD0D	8

7	MSS	0	R/W	<p>Master/Slave Device Select</p> <p>Selects that this module is used in master or slave mode. When master mode is selected, clocks are output from the SCK pin. When the SSSR is set, this bit is automatically cleared.</p> <p>0: Slave mode is selected.</p> <p>1: Master mode is selected.</p>
6	BIDE	0	R/W	<p>Bidirectional Mode Enable</p> <p>Selects that both serial data input pin and output pin are used or one of them is used. However, transmission and reception are not performed simultaneously when bidirectional mode is selected. For details, see Section 15.4.3, Relationship between Data Input/Output and Shift Register.</p> <p>0: Standard mode (two pins are used for data input and output)</p> <p>1: Bidirectional mode (one pin is used for data input and output)</p>
5	—	0	R	<p>Reserved</p> <p>This bit is always read as 0. The write value should always be 0.</p>

3	SOLP	1	R/W	<p>SOL Bit Write Protect</p> <p>When changing the output level of serial data, SOL bit to 1 or clear the SOL bit to 0 after clear SOLP bit to 0 using the MOV instruction.</p> <p>0: Output level can be changed by the SOL bit</p> <p>1: Output level cannot be changed by the SOL bit is always read as 1.</p>
2	—	1	R	<p>Reserved</p> <p>This bit is always read as 1. The write value should always be 1.</p>
1, 0	CSS[1:0]	01	R/W	<p><math>\overline{SCS}</math> Pin Select</p> <p>Select that the <math>\overline{SCS}</math> pin functions as <math>\overline{SCS}</math> input/output.</p> <p>00: Setting prohibited</p> <p>01: Setting prohibited</p> <p>10: Function as <math>\overline{SCS}</math> automatic input/output (function as <math>\overline{SCS}</math> input before and after transfer and output low level during transfer)</p> <p>11: Function as <math>\overline{SCS}</math> automatic output (output level before and after transfer and output level during transfer)</p>

7	FCENM	0	R/W	Flag Clear Mode Selects whether the SSRXI and SSTXI interrupts are cleared on writing to SSTDR or reading from SSRDR or on completion of DTC transfer. When the DTC, set this bit to 0. 0: Flags are cleared when DTC transfer is completed (except when transfer counter value is H'00) 1: Flags are cleared on SSTDR or SSRDR access
6	SSUMS	0	R/W	Selects transfer mode from SSU mode and clock synchronous mode. 0: SSU mode 1: Clock synchronous mode
5	SRES	0	R/W	Software Reset Setting this bit to 1 forcibly resets the SSU internal sequencer. After that, this bit is automatically cleared. The ORER, TEND, TDRE, RDRF, and CE bits and the TE and RE bits in SSER are also initialized. Values of other bits for SSU registers are held. To stop transfer, set this bit to 1 to reset the SSU internal sequencer.
4 to 2	—	All 0	R	Reserved These bits are always read as 0. The write values always be 0.
1, 0	DATS[1:0]	00	R/W	Transmit/Receive Data Length Select Select serial data length. 00: 8 bits 01: 16 bits 10: 32 bits 11: Setting prohibited

7	MLS	0	R/W	MSB First/LSB First Select Selects that the serial data is transmitted in MSB first or LSB first. 0: LSB first 1: MSB first
6	CPOS	0	R/W	Clock Polarity Select Selects the SSCK clock polarity. 0: High output in idle mode, and low output in active mode 1: Low output in idle mode, and high output in active mode
5	CPHS	0	R/W	Clock Phase Select (Only for SSU Mode) Selects the SSCK clock phase. 0: Data changes at the first edge. 1: Data is latched at the first edge.
4, 3	—	All 0	R	Reserved These bits are always read as 0. The write value must always be 0.



7	TE	0	R/W	Transmit Enable When this bit is set to 1, transmission is enabled.
6	RE	0	R/W	Receive Enable When this bit is set to 1, reception is enabled.
5, 4	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
3	TEIE	0	R/W	Transmit End Interrupt Enable When this bit is set to 1, a SSTEI interrupt request is enabled.
2	TIE	0	R/W	Transmit Interrupt Enable When this bit is set to 1, a SSTXI interrupt request is enabled.
1	RIE	0	R/W	Receive Interrupt Enable When this bit is set to 1, an SSRXI interrupt request and an SSOEI interrupt request are enabled.
0	CEIE	0	R/W	Conflict Error Interrupt Enable When this bit is set to 1, a SCEI interrupt request is enabled.



				Reserved	This bit is always read as 0. The write value s always be 0.
6	ORER	0	R/W	<p>Overrun Error</p> <p>If the next data is received while RDRF = 1, a error occurs, indicating abnormal termination. stores 1-frame receive data before an overrun occurs and loses data to be received later. W = 1, consecutive serial reception cannot be co Serial transmission cannot be continued, either</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When one byte of the next reception is co with RDRF = 1</li> </ul> <p>[Clearing condition]</p> <ul style="list-style-type: none"> <li>When writing 0 after reading ORER = 1</li> </ul>	
5, 4	—	All 0	R	Reserved	These bits are always read as 0. The write va always be 0.

[Clearing conditions]

- When writing 0 after reading TEND = 1
- When writing data to SSTDR

---

2	TDRE	1	R/W	Transmit Data Empty Indicates whether or not SSTDR contains transmit data. [Setting conditions] <ul style="list-style-type: none"><li>• When the TE bit in SSER is 0</li><li>• When data is transferred from SSTDR to SSTR and SSTDR is ready to be written to.</li></ul> [Clearing conditions] <ul style="list-style-type: none"><li>• When writing 0 after reading TDRE = 1</li><li>• When writing data to SSTDR with TE = 1</li><li>• When the DTC is activated by an SSTXI interrupt and transmit data is written to SSTDR while the DISEL bit in MRB of the DTC is 0 (except when the DTC transfer counter value is H'0000)</li></ul>
---	------	---	-----	--

---

and receive data is read into SSRDR while the  
DISEL bit in MRB of the DTC is 0 (except  
DTC transfer counter value is H'0000)


---

0	CE	0	R/W	<p>Conflict/Incomplete Error</p> <p>Indicates that a conflict error has occurred when 0 is externally input to the <math>\overline{\text{SCS}}</math> pin with <math>\text{SSUMS} = 0</math> (SSU mode) and <math>\text{MSS} = 1</math> (master mode).</p> <p>If the <math>\overline{\text{SCS}}</math> pin level changes to 1 with <math>\text{SSUMS} = 0</math> (slave mode) and <math>\text{MSS} = 0</math> (slave mode), an incomplete error occurs because it is determined that a master has terminated the transfer. In addition, when <math>\overline{\text{SCS}}</math> is 0 (SSU mode) and <math>\text{MSS} = 0</math> (slave mode) and a serial receive operation starts while <math>\text{RDRF} = 1</math>, an incomplete error occurs even if the data received in <math>\text{SSRDR}</math> is read before the completion of reception. <math>\text{RDRF}</math> is cleared to 0 before the <math>\overline{\text{SCS}}</math> pin is set to 1. Data reception does not continue while the <math>\overline{\text{SCS}}</math> pin is 1. Serial transmission also does not continue until the SSU internal sequencer by setting the <math>\text{SR}</math> bit in <math>\text{SSCRH}</math> to 1 before resuming transfer after an incomplete error.</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"><li>• When a low level is input to the <math>\overline{\text{SCS}}</math> pin in master mode (the <math>\text{MSS}</math> bit in <math>\text{SSCRH}</math> is set to 1)</li><li>• When the <math>\overline{\text{SCS}}</math> pin is changed to 1 during master mode (the <math>\text{MSS}</math> bit in <math>\text{SSCRH}</math> is cleared to 0)</li><li>• When in slave mode (<math>\text{MSS} = 0</math> in <math>\text{SSCRH}</math>), a serial receive operation starts while <math>\text{RDRF} = 1</math> and data is read from <math>\text{SSRDR}</math> before the completion of reception, after which the <math>\overline{\text{SCS}}</math> pin is set to 1</li></ul> <p>[Clearing condition]</p> <ul style="list-style-type: none"><li>• When writing 0 after reading <math>\text{CE} = 1</math></li></ul>
---	----	---	-----	--

---

7 to 5	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
4	TENDSTS	0	R/W	Selects the timing of setting the TEND bit (valid in SSU and master mode). 0: Sets the TEND bit when the last bit is being transmitted 1: Sets the TEND bit after the last bit is transmitted
3	SCSATS	0	R/W	Selects the assertion timing of the $\overline{\text{SCS}}$ pin (valid in SSU and master mode). 0: Min. values of $t_{\text{LEAD}}$ and $t_{\text{LAG}}$ are $1/2 \times t_{\text{SUcyc}}$ 1: Min. values of $t_{\text{LEAD}}$ and $t_{\text{LAG}}$ are $3/2 \times t_{\text{SUcyc}}$
2	SSODTS	0	R/W	Selects the data output timing of the SSO pin (valid in SSU and master mode) 0: While BIDE = 0, MSS = 1, and TE = 1 or while BIDE = 1, TE = 1, and RE = 0, the SSO pin output is driven low 1: While BIDE = 0, MSS = 1, and TE = 1 or while BIDE = 1, TE = 1, and RE = 0, the SSO pin output is driven high while the $\overline{\text{SCS}}$ pin is driven low
1, 0	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.

Although SSTDR can always be read from or written to by the CPU and DTC, to achieve serial transmission, write transmit data to SSTDR after confirming that the TDRE bit in set to 1.




Bit	Bit Name	Initial Value	R/W	Description
7 to 0		All 0	R/W	Serial transmit data

**Table 15.3 Setting of DATS Bits in SSCRL and Corresponding SSTDR**

	DATS[1:0] Setting			
	00	01	10	11 (Invalid)
SSTDR0	Valid	Valid	Valid	Invalid
SSTDR1	Invalid	Valid	Valid	Invalid
SSTDR2	Invalid	Invalid	Valid	Invalid
SSTDR3	Invalid	Invalid	Valid	Invalid

Read SSRDR after confirming that the RDRF bit in SSSR is set to 1.

SSRDR is a read-only register, therefore, cannot be written to by the CPU.




Bit	Bit Name	Initial Value	R/W	Description
7 to 0		All 0	R	Serial receive data

**Table 15.4 Setting of DATS Bit in SSCRL and Corresponding SSRDR**

	DATS[1:0] Setting			
	00	01	10	11 (Invalid)
SSRDR0	Valid	Valid	Valid	Invalid
SSRDR1	Invalid	Valid	Valid	Invalid
SSRDR2	Invalid	Invalid	Valid	Invalid
SSRDR3	Invalid	Invalid	Valid	Invalid


SSRDR. SSTRSR cannot be directly accessed by the CPU.



Initial value:	-	-	-	-	-	-	-	-
R/W:	-	-	-	-	-	-	-	-

The relationship of clock phase, polarity, and transfer data depends on the combination of CPOS and CPHS bits in SSMR when the value of the SSUMS bit in SSCRL is 0. Figure shows the relationship. When SSUMS = 1, the CPHS setting is invalid although the CPO is valid.

Setting the MLS bit in SSMR selects that MSB or LSB first communication. When MLS is transferred from the LSB to the MSB. When MLS = 1, data is transferred from the MSB to the LSB.




**Figure 15.2 Relationship of Clock Phase, Polarity, and Data**



The SSU transmits and receives serial data from the SSO pin regardless of master or slave mode when operating with BIDE = 1 (bidirectional mode) (see figures 15.3 (3) and (4)).

However, even if both the TE and RE bits are set to 1, transmission and reception are not performed simultaneously. Either the TE or RE bit must be selected.

The SSU transmits serial data from the SSO pin and receives serial data from the SSI pin when operating with SSUMS = 1. The SSCK pin outputs the internal clock when MSS = 1 and functions as an input pin when MSS = 0 (see figures 15.3 (5) and (6)).



**Figure 15.3 Relationship between Data Input/Output Pins and the Shift Register**

SSU communication mode	0	0	0	0	1	—	
				1	0	Output	
					1	Output	
				1	0	1	Input
			1	0	—		
				1	Input		
SSU (bidirectional) communication mode	0	1	0	0	1	—	
				1	0	—	
				1	0	1	—
					1	0	—
Clock synchronous communication mode	1	0	0	0	1	Input	
				1	0	—	
					1	Input	
				1	0	1	Input
			1	0	—		
				1	Input		

[Legend]

—: Not used as SSU pin

**Table 15.7 Communication Modes and Pin States of  $\overline{SCS}$  Pin**


Communication Mode	Register Setting				Pin $\overline{SCS}$
	SSUMS	MSS	CSS1	CSS0	
SSU communication mode	0	0	x	x	Input
		1	0	0	—
			0	1	—
			1	0	Auto input
			1	1	Output
Clock synchronous communication mode	1	x	x	x	—

[Legend]

- x: Don't care
- : Not used as SSU pin

the TE and RE bits in SSER to 0 to set the initial values.

Note: Before changing operating modes and communications formats, clear both the T bits to 0. Although clearing the TE bit to 0 sets the TDRE bit to 1, clearing the F does not change the values of the RDRF and ORER bits and SSRDR. Those bits previous values.




**Figure 15.4 Example of Initial Settings in SSU Mode**

the SSTDR contents are transferred to SSTRSR. After that, the SSU sets the TDRE bit to 1 and starts transmission. At this time, if the TIE bit in SSER is set to 1, a TXI interrupt is generated.


When 1-frame data has been transferred with TDRE = 0, the SSTDR contents are transferred to SSTRSR to start the next frame transmission. When the 8th bit of transmit data has been transferred with TDRE = 1, the TEND bit in SSSR is set to 1 and the state is retained. Also, if the TEIE bit is set to 1, a TEI interrupt is generated. After transmission, the output level of the SSCK pin is fixed high when CPOS = 0 and low when CPOS = 1.

While the ORER bit in SSSR is set to 1, transmission is not performed. Check that the ORER bit is cleared to 0 before transmission.

(2) When 16-bit data length is selected (SSTDR0 and SSTDR1 are valid) with CPOS = 0 and CPHS = 0




(3) When 32-bit data length is selected (SSTDR0 to SSTDR3 are valid) with CPOS = 0 and CPHS = 0



**Figure 15.5 Example of Transmission Operation (SSU Mode)**





After data transmission, confirm that the TEND bit is cleared to 0. After completion of transmitting the last bit, clear the TEND bit to 0.

Note: Hatching boxes represent SSU internal operations.

**Figure 15.6 Flowchart Example of Data Transmission (SSU Mode)**


stored in SSRDR. At this time, if the RIE bit in SSER is set to 1, an RXI interrupt is generated. The RDRF bit is automatically cleared to 0 by reading SSRDR.

When the RDRF bit has been set to 1 at the 8th rising edge of the transfer clock, the ORER bit in SSSR is set to 1. This indicates that an overrun error (OEI) has occurred. At this time, data reception is stopped. While the ORER bit in SSSR is set to 1, reception is not performed. To resume the reception, clear the ORER bit to 0.


When setting the SSU to slave mode to perform continuous reception, read SSRDR before the next receive operation. If the next receive operation starts before SSRDR is read and RDRF is cleared to 0, and SSRDR is read before reception completes, CE in SSSR is set to 1 after completion of reception.

In addition, if the next receive operation starts before SSRDR is read and RDRF is cleared to 0, and SSRDR is not read until after reception completes, the receive data is discarded even though neither CE nor ORER in SSSR is set to 1.


(2) When 16-bit data length is selected (SSRDR0 and SSRDR1 are valid) with CPOS = 0 and CPHS =



(3) When 32-bit data length is selected (SSRDR0 to SSRDR3 are valid) with CPOS = 0 and CPHS =



**Figure 15.7 Example of Reception Operation (SSU Mode)**



while the RDRF flag is set to 1 and then read receive data in SSRDR. The next single reception starts after reading receive data in SSRDR.


- [5] To complete reception:  
To complete reception, read receive data after clearing the RE bit to 0. When reading SSRDR without clearing the RE bit, reception is resumed.

**Figure 15.8 Flowchart Example of Data Reception (SSU Mode)**

#### (4) Data Transmission/Reception

Figure 15.9 shows a flowchart example of simultaneous transmission/reception. The data transmission/reception is performed combining the data transmission and data reception as mentioned above. The data transmission/reception is started by writing transmit data to S with TE = RE = 1.

Before switching transmission mode (TE = 1) or reception mode (RE = 1) to transmission/reception mode (TE = RE = 1), clear the TE and RE bits to 0. When starting



Note: Hatching boxes represent SSU internal operations.


Confirming that the RDRF bit is 1. The RDRF bit is automatically cleared to 0 and transmission/reception is started by writing data to SSTDR.

[3] Check the SSU state:  
Read SSSR confirming that the RDRF bit is 1.  
A change of the RDRF bit (from 0 to 1) can be notified by RXI interrupt.

[4] Receive error processing:  
When a receive error occurs, execute the designated error processing after reading the ORER bit in SSSR. After that, clear the ORER bit to 0. While the ORER bit is set to 1, transmission or reception is not resumed.

[5] Procedure for consecutive data transmission/reception:  
To continue serial data transmission/reception, confirm that the TDRE bit is 1 meaning that SSTDR is ready to be written to. After that, data can be written to SSTDR. The TDRE bit is automatically cleared to 0 by writing data to SSTDR.


**Figure 15.9 Flowchart Example of Simultaneous Transmission/Reception (SSU)**



**Figure 15.10 Conflict Error Detection Timing (Before Transfer)**

**Figure 15.11 Conflict Error Detection Timing (After Transfer End)**

does not change the values of the RDRF and ORER bits and SSRDR. Those bits previous values.




**Figure 15.12 Example of Initial Settings in Clock Synchronous Communication**




start transmission. At this time, if the TEIE bit in SSSR is set to 1, a TEI interrupt is generated. When 1-frame data has been transferred with TDRE = 0, the SSTDR contents are transferred to SSTRSR to start the next frame transmission. When the 8th bit of transmit data has been transferred with TDRE = 1, the TEND bit in SSSR is set to 1 and the state is retained. Also, if the TEIE bit is set to 1, a TEI interrupt is generated.

While the ORER bit in SSSR is set to 1, transmission is not performed. Check that the ORER bit is cleared to 0 before transmission.



**Figure 15.13 Example of Transmission Operation (Clock Synchronous Communication Mode)**

to 0. After completion of transmitting the last bit, clear bit to 0.




Note: Hatched boxes represent SSU internal operations.


**Figure 15.14 Flowchart Example of Transmission Operation (Clock Synchronous Communication Mode)**

bit is automatically cleared to 0 by reading SSRDR.

When setting the SSU to slave mode to perform continuous reception, read SSRDR before the next receive operation. If the next receive operation starts before SSRDR is read and cleared to 0, the integrity of subsequent data cannot be guaranteed.



**Figure 15.15 Example of Reception Operation  
(Clock Synchronous Communication Mode)**




**Figure 15.16 Flowchart Example of Data Reception  
(Clock Synchronous Communication Mode)**

#### (4) Data Transmission/Reception

Figure 15.17 shows a flowchart example of simultaneous transmission/reception. The data transmission/reception is performed combining the data transmission and data reception as mentioned above. The data transmission/reception is started by writing transmit data to S with  $TE = RE = 1$ .

Before switching transmission mode ( $TE = 1$ ) or reception mode ( $RE = 1$ ) to transmission/reception mode ( $TE = RE = 1$ ), clear the  $TE$  and  $RE$  bits to 0. When starting transfer, confirm that the  $TEND$ ,  $RDRF$ , and  $ORER$  bits are cleared to 0 before setting the  $RE$  bits to 1.



Read SSSR confirming that the RDRF bit is 1.  
A change of the RDRF bit (from 0 to 1) can be not by RXI interrupt.

[4] Receive error processing:  
When a receive error occurs, execute the designated error processing after reading the ORER bit in SSSR. After that, clear the ORER bit to 0. While the ORER bit set to 1, transmission or reception is not resumed.

[5] Procedure for consecutive data transmission/reception:  
To continue serial data transmission/reception, confirm that the TDRE bit is 1 meaning that SSTDR is ready to be written to. After that, data can be written to SSTDR. The TDRE bit is automatically cleared to 0 by writing data to SSTDR.

Note: Hatching boxes represent SSU internal operations.

**Figure 15.17 Flowchart Example of Simultaneous Transmission/Reception (Clock Synchronous Communication Mode)**

When an interrupt condition shown in table 15.8 is satisfied, an interrupt is requested. CPU interrupt source by CPU or DTC data transfer.

**Table 15.8 SSU Interrupt Sources**

<b>Abbreviation</b>	<b>Interrupt Source</b>	<b>Symbol</b>	<b>Interrupt Condition</b>	<b>DTC A</b>
SSERI	Overrun error	SSOEI	(RIE = 1) • (ORER = 1)	—
	Conflict error	SSCEI	(CEIE = 1) • (CE = 1)	—
SSRXI	Receive data register full	SSRXI	(RIE = 1) • (RDRF = 1)	Yes
SSTXI	Transmit data register empty	SSTXI	(TIE = 1) • (TDRE = 1)	Yes
	Transmit end	SSTEI	(TEIE = 1) • (TEND = 1)	—

### 15.6.3 Continuous Transmission/Reception in SSU Slave Mode

During continuous transmission/reception in SSU slave mode, negate the  $\overline{\text{SCS}}$  pin (high) every frame. If the  $\overline{\text{SCS}}$  pin is kept asserted (low level) for more than one frame, transmission/reception cannot be performed correctly.

### 15.6.4 Note for Reception Operations in SSU Slave Mode

In continuous reception when slave reception in SSU mode has been selected, read the SS data register (SSRDR) before each next round of reception starts (i.e. before an external connected master device starts a next round of transmission).

If the next round of reception starts after the SS status register receive-data full (RDRF) has been set to 1 but before the SSRDR has been read, and the SSRDR is read before the next round of reception starts, one frame is complete, the conflict/incomplete error bit in SSSR will be set to 1 on completion of reception.

Furthermore, when the next round of reception starts after the receive-data full (RDRF) has been set to 1 and before the SSRDR has been read, and the SSRDR has not been read by the end of the reception of the frame, the CE and overflow-error (ORER) bits will not have been cleared. The received data will be discarded.

Further note that this point for caution does not apply to simultaneous transmission and reception in SSU slave mode or to clock-synchronous mode.

### 15.6.6 Note on DTC Transfers

When a DTC transfer occurs with SSTXI as the activation source, TDRE is not cleared when the transfer counter reaches H'0000 but communication operation starts anyway.

When using the SSTXI interrupt to clear the flag, perform interrupt handling first.

However, do not clear the flag within the SSTXI interrupt handler when the initial value of the DTC's transfer counter is set to H'0001 and DISEL is set to 1. In this case, clearing the flag within the interrupt handler may cause the SSU to start communication operation a second time.



- Selection of I<sup>2</sup>C format or clock synchronous serial format
- Continuous transmission/reception  
Since the shift register, transmit data register, and receive data register are independent of each other, the continuous transmission/reception can be performed.
- Module standby mode can be set

### **I<sup>2</sup>C bus format:**

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically.

If transmission/reception is not yet possible, set the SCL to low until preparations are completed.


- Six interrupt sources

Transmit data empty (including slave-address match), transmit end, receive data full (including slave-address match), arbitration lost, NACK detection, and stop condition detection


The data transfer controller (DTC) can be activated by a transmit-data-empty request or a receive-data-full request to transfer data.

- Direct bus drive

Two pins, SCL and SDA pins, function as NMOS open-drain outputs when the bus controller function is selected.



**Figure 16.1 Block Diagram of I<sup>2</sup>C Bus Interface 2**




**Figure 16.2 External Circuit Connections of I/O Pins**



I <sup>2</sup> C bus mode register	ICMR	R/W	H'38	H'FFFFCD82	8
I <sup>2</sup> C bus interrupt enable register	ICIER	R/W	H'00	H'FFFFCD83	8
I <sup>2</sup> C bus status register	ICSR	R/W	H'00	H'FFFFCD84	8
I <sup>2</sup> C bus slave address register	SAR	R/W	H'00	H'FFFFCD85	8
I <sup>2</sup> C bus transmit data register	ICDRT	R/W	H'FF	H'FFFFCD86	8
I <sup>2</sup> C bus receive data register	ICDRR	R/W	H'FF	H'FFFFCD87	8
NF2CYC register	NF2CYC	R/W	H'00	H'FFFFCD88	8

### 16.3.1 I<sup>2</sup>C Bus Control Register 1 (ICCR1)

ICCR1 is an 8-bit readable/writable register that enables or disables the I<sup>2</sup>C bus interface controls transmission or reception, and selects master or slave mode, transmission or reception and transfer clock frequency in master mode.



Bit	Bit Name	Initial Value	R/W	Description
7	ICE	0	R/W	I <sup>2</sup> C Bus Interface 2 Enable 0: This module is halted. 1: This bit is enabled for transfer operations. (SDA pins are bus drive state.)

4	TRIS	0	R/W	<p>Transmit/Receive Select</p> <p>In master mode with the I<sup>2</sup>C bus format, when arbitration is lost, MST and TRS are both reset by hardware, causing a transition to slave receive mode. Modification of the TRS bit should be made before transfer frames.</p> <p>When seven bits after the start condition is issued, slave receive mode match the slave address and the SAR and the 8th bit is set to 1, TRS is automatically set to 1. If an overrun error occurs in master receive mode with the clock synchronous serial format, TRS is cleared and the mode changes to slave receive mode.</p> <p>Operating modes are described below according to the MST and TRS combination. When clock synchronous serial format is selected and MST = 1, clock is</p> <p>00: Slave receive mode  01: Slave transmit mode  10: Master receive mode  11: Master transmit mode</p>
3 to 0	CKS[3:0]	0000	R/W	<p>Transfer Clock Select 3 to 0</p> <p>These bits should be set according to the needed transfer rate (table 16.3) in master mode. In slave mode, these bits should be used to specify the setup time in transmission mode. The setup time is 10 tpcyc when CKS3 = 0 or 20 tpcyc when CKS3 = 1 (tpcyc is one Pφ cycle).</p>

		1	0	P $\phi$ /112	89.3 kHz	143 kHz	179 kHz	223 kHz	295 kHz
			1	P $\phi$ /128	78.1 kHz	125 kHz	156 kHz	195 kHz	258 kHz
1	0	0	0	P $\phi$ /112	89.3 kHz	143 kHz	179 kHz	223 kHz	295 kHz
			1	P $\phi$ /160	62.5 kHz	100 kHz	125 kHz	156 kHz	206 kHz
		1	0	P $\phi$ /192	52.1 kHz	83.3 kHz	104 kHz	130 kHz	172 kHz
			1	P $\phi$ /256	39.1 kHz	62.5 kHz	78.1 kHz	97.7 kHz	129 kHz
	1	0	0	P $\phi$ /320	31.3 kHz	50.0 kHz	62.5 kHz	78.1 kHz	103 kHz
			1	P $\phi$ /400	25.0 kHz	40.0 kHz	50.0 kHz	62.5 kHz	82.5 kHz
		1	0	P $\phi$ /448	22.3 kHz	35.7 kHz	44.6 kHz	55.8 kHz	73.7 kHz
			1	P $\phi$ /512	19.5 kHz	31.3 kHz	39.1 kHz	48.8 kHz	64.5 kHz

7	BBSY	0	R/W	<p>Bus Busy</p> <p>This bit enables to confirm whether the I<sup>2</sup>C bus is occupied or released and to issue start/stop condition in master mode. With the clock synchronous serial format, this bit is always read as 0. With the I<sup>2</sup>C format, this bit is set to 1 when the SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued. This bit is cleared to 0 when the SDA level changes from low to high under the condition of SCL = high, assuming that the stop condition has been issued. To issue a start condition, simultaneously write 1 to BBSY and 0 to SCP. Follow this procedure also when transmitting a repeated start condition. To issue a stop condition, simultaneously write 0 to BBSY and 0 to SCP.</p>
6	SCP	1	R/W	<p>Start/Stop Issue Condition Disable</p> <p>The SCP bit controls the issue of start/stop condition in master mode.</p> <p>To issue a start condition, simultaneously write 1 to BBSY and 0 to SCP. A repeated start condition is issued in the same way. To issue a stop condition, simultaneously write 0 to BBSY and 0 to SCP. This bit is always read as 1. Even if 1 is written to this bit, data will not be stored.</p>



4	SDAOP	1	R/W	SDAO Write Protect This bit controls change of output level of the SCL pin by modifying the SDAO bit. To change the output level, clear SDAO and SDAOP to 0 or set SDAO to 1 and clear SDAOP to 0. This bit is always read as 1.
3	SCLO	1	R	This bit monitors SCL output level. When SCLO is 1, SCL pin outputs high. When SCLO is 0, SCL pin outputs low.
2	—	1	R	Reserved This bit is always read as 1. The write value should always be 1.
1	IICRST	0	R/W	IIC Control Part Reset This bit resets the control part except for I <sup>2</sup> C registers. When this bit is set to 1 when hang-up occurs because of communication failure during I <sup>2</sup> C operation, SCL pin registers and control part can be reset.
0	—	1	R	Reserved This bit is always read as 1. The write value should always be 1.

7	MLS	0	R/W	MSB-First/LSB-First Select 0: MSB-first 1: LSB-first Set this bit to 0 when the I <sup>2</sup> C bus format is used.
6	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
5, 4	—	All 1	R	Reserved These bits are always read as 1. The write value should always be 1.
3	BCWP	1	R/W	BC Write Protect This bit controls the BC2 to BC0 modifications. When modifying BC2 to BC0, this bit should be cleared. In clock synchronous serial mode, BC should not be modified. 0: When writing, values of BC2 to BC0 are set. 1: When reading, 1 is always read. When writing, settings of BC2 to BC0 are inverted.

condition is detected. These bits are cleared on power-on reset and in standby mode. These bits are also cleared by setting IICRST of ICCR2 to 1. In clock synchronous serial format, these bits should not be modified.

I <sup>2</sup> C Bus Format	Clock Synchronous Serial Format
000: 9 bits	000: 8 bits
001: 2 bits	001: 1 bit
010: 3 bits	010: 2 bits
011: 4 bits	011: 3 bits
100: 5 bits	100: 4 bits
101: 6 bits	101: 5 bits
110: 7 bits	110: 6 bits
111: 8 bits	111: 7 bits

---

Bit	Bit Name	Value	R/W	Description
7	TIE	0	R/W	<p>Transmit Interrupt Enable</p> <p>When the TDRE bit in ICSR is set to 1 or 0, this bit enables or disables the transmit data empty interrupt request (IITXI).</p> <p>0: Transmit data empty interrupt request (IITXI) is disabled.</p> <p>1: Transmit data empty interrupt request (IITXI) is enabled.</p>
6	TEIE	0	R/W	<p>Transmit End Interrupt Enable</p> <p>This bit enables or disables the transmit end interrupt request (IITEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. IITEI can be canceled by clearing the TEND bit or the TEIE bit to 0.</p> <p>0: Transmit end interrupt request (IITEI) is disabled.</p> <p>1: Transmit end interrupt request (IITEI) is enabled.</p>
5	RIE	0	R/W	<p>Receive Interrupt Enable</p> <p>RIE enables or disables the receive data full interrupt request (IIRXI) when receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is 1. IIRXI can be canceled by clearing the RDRF bit to 0.</p> <p>0: Receive data full interrupt request (IIRXI) are disabled.</p> <p>1: Receive data full interrupt request (IIRXI) are enabled.</p>

This bit enables or disables the stop condition interrupt request (IISTPI) when the STOP bit is set.

0: Stop condition detection interrupt request (IISTPI) is disabled.

1: Stop condition detection interrupt request (IISTPI) is enabled.

---

2	ACKE	0	R/W	Acknowledge Bit Judgment Select 0: The value of the receive acknowledge bit is 0 and continuous transfer is performed. 1: If the receive acknowledge bit is 1, continuous transfer is halted.
1	ACKBR	0	R	Receive Acknowledge In transmit mode, this bit stores the acknowledge bits that are returned by the receive device. This bit cannot be modified. This bit can be canceled by setting the BBSY bit in ICCR2 to 1. 0: Receive acknowledge = 0 1: Receive acknowledge = 1
0	ACKBT	0	R/W	Transmit Acknowledge In receive mode, this bit specifies the bit to be sent at the acknowledge timing. 0: 0 is sent at the acknowledge timing. 1: 1 is sent at the acknowledge timing.

---

7	TDRE	0	R/W	Transmit Data Register Empty
				[Setting conditions]
				<ul style="list-style-type: none"> <li>• When data is transferred from ICDRT to ICDT, ICDRT becomes empty</li> <li>• When TRS is set</li> <li>• When the start condition (including retransmission) is issued</li> <li>• When slave mode is changed from receive mode to transmit mode</li> </ul>
				[Clearing conditions]
				<ul style="list-style-type: none"> <li>• When 0 is written to TDRE after reading TDRE</li> <li>• When data is written to ICDRT</li> <li>• DTC is activated by IITXI interrupt and the value in MRB of DTC is 0.</li> </ul>

6	TEND	0	R/W	Transmit End
				[Setting conditions]
				<ul style="list-style-type: none"> <li>• When the ninth clock of SCL rises with the start condition in clock synchronous serial format while the TDRE flag is 1</li> <li>• When the final bit of transmit frame is sent in clock synchronous serial format</li> </ul>
				[Clearing conditions]
				<ul style="list-style-type: none"> <li>• When 0 is written to TEND after reading TEND</li> <li>• When data is written to ICDRT</li> <li>• DTC is activated by IITXI interrupt and the value in MRB of DTC is 0.</li> </ul>



				bit in MRB of DTC is 0.
4	NACKF	0	R/W	No Acknowledge Detection Flag* [Setting condition] <ul style="list-style-type: none"> <li>When no acknowledge is detected from the device in transmission while the ACKE bit is 1</li> </ul> [Clearing condition] <ul style="list-style-type: none"> <li>When 0 is written to NACKF after reading = 1</li> </ul>
3	STOP	0	R/W	Stop Condition Detection Flag [Setting conditions] <ul style="list-style-type: none"> <li>In master mode, when a stop condition is detected after frame transfer</li> <li>In slave mode, when a stop condition is detected after the slave address in the first byte that follows the detection of a start condition that matched the address set in SAR.</li> </ul> [Clearing condition] <ul style="list-style-type: none"> <li>When 0 is written to STOP after reading S</li> </ul>

[Setting conditions]

- If the internal SDA and SDA pin disagree a of SCL in master transmit mode
- When the SDA pin outputs high in master r while a start condition is detected
- When the final bit is received with the clock synchronous format while RDRF = 1

[Clearing condition]

- When 0 is written to AL/OVE after reading = 1

---

1	AAS	0	R/W	Slave Address Recognition Flag
---	-----	---	-----	--------------------------------

In slave receive mode, this flag is set to 1 if the frame following a start condition matches bits S SVA0 in SAR.

[Setting conditions]

- When the slave address is detected in slav mode
- When the general call address is detected receive mode.

[Clearing condition]

- When 0 is written to AAS after reading AAS


---



Note: \* When NACKF = 1 is detected, be sure to clear NACKF in the transfer end procedure.  
 Until the flag is cleared, next transmission or reception cannot be started.

### 16.3.6 I<sup>2</sup>C Bus Slave Address Register (SAR)


SAR is an 8-bit readable/writable register that selects the communications format and slave address. In slave mode with the I<sup>2</sup>C bus format, if the upper seven bits of SAR match the upper seven bits of the first frame received after a start condition, this module operates as a slave device.



Bit	Bit Name	Initial Value	R/W	Description
7 to 1	SVA[6:0]	All 0	R/W	Slave Address 6 to 0 These bits set a unique address in bits SVA6 to SVA0, differing from the addresses of other slave devices connected to the I <sup>2</sup> C bus.
0	FS	0	R/W	Format Select 0: I <sup>2</sup> C bus format is selected 1: Clock synchronous serial format is selected


### 16.3.8 I<sup>2</sup>C Bus Receive Data Register (ICDRR)

ICDRR is an 8-bit register that stores the receive data. When data of one byte is received, ICDRT transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDRR is a receive-only register, therefore the CPU cannot write to this register. ICDRR is initialized




### 16.3.9 I<sup>2</sup>C Bus Shift Register (ICDRS)

ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred from ICDRS to ICDRR after data of one byte is received. This register cannot be read directly by the CPU.




Bit	Bit Name	Value	R/W	Description
7 to 1	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
0	NF2CYC	0	R/W	Noise Filtering Range Select 0: The noise less than one cycle of the peripheral can be filtered out 1: The noise less than two cycles of the peripheral can be filtered out




n: Transfer bit count (n)  
m: Transfer frame count (m)

(b) I<sup>2</sup>C bus format (Start condition retransmission, FS = 0)



n1 and n2: Transfer bit count (n1 and n2)  
m1 and m2: Transfer frame count (m1 and m2)

**Figure 16.3 I<sup>2</sup>C Bus Formats**




**Figure 16.4 I<sup>2</sup>C Bus Timing**

[Legend]


- S: Start condition. The master device drives SDA from high to low while SCL is high.
- SLA: Slave address
- R/W: Indicates the direction of data transfer: from the slave device to the master device when R/W is 1, or from the master device to the slave device when R/W is 0.
- A: Acknowledge. The receive device drives SDA to low.
- DATA: Transfer data
- P: Stop condition. The master device drives SDA from low to high while SCL is high.

issued) This generates the start condition.

3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte) to ICDRT. At this time, TDRE is automatically cleared and data is transferred from ICDRT to ICDRS. TDRE is set again.
4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the slave device has been selected. Then, write second byte data to ICDRT. When ACKBR is 0, the slave device has not been acknowledged, so issue the stop condition. To issue the stop condition, write 0 to BBSY and SCP. SCL is fixed low until the transmit data is prepared. When the stop condition is issued.
5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of one byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEND and NACKF.
7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.



**Figure 16.5 Master Transmit Mode Operation Timing (1)**




**Figure 16.6 Master Transmit Mode Operation Timing (2)**

level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse.


3. After the reception of first frame data is completed, the RDRF bit in ICSR is set to 1 at the rise of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and ICDRR is cleared to 0.
4. The continuous reception is performed by reading ICDRR every time RDRF is set. If the receive clock pulse falls after reading ICDRR by the other processing while RDRF is set, ICDRR is fixed low until ICDRR is read.
5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading ICDRR. This enables the issuance of the stop condition after the next reception.
6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stage completion interrupt.
7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
8. The operation returns to the slave receive mode.

Note: If only one byte is received, read ICDRR (dummy-read) after the RCVD bit in ICCR1 is set.




**Figure 16.7 Master Receive Mode Operation Timing (1)**






**Figure 16.8 Master Receive Mode Operation Timing (2)**

2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the clock pulse. At this time, if the 8th bit data (R/W) is 1, the TRS bit in ICCR1 and the TRS bit in ICSR are set to 1, and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to ICDRT every time TDR is set.
3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set with TDRE = 1. When TEND is set, clear TEND.
4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is free.
5. Clear TDRE.




**Figure 16.9 Slave Transmit Mode Operation Timing (1)**




**Figure 16.10 Slave Transmit Mode Operation Timing (2)**

the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 8th receive clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (The read data show the slave address and R/W, it is not used.)

3. Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is fixed low until ICDRR is read. The change of the acknowledge before reading ICDRR returned to the master device, is reflected to the next transmit frame.
4. The last byte data is read by reading ICDRR.



**Figure 16.11 Slave Receive Mode Operation Timing (1)**



**Figure 16.12 Slave Receive Mode Operation Timing (2)**


### 16.4.6 Clock Synchronous Serial Format

This module can be operated with the clock synchronous serial format, by setting the FS SAR to 1. When the MST bit in ICCR1 is 1, the transfer clock output from SCL is selected. When the MST bit in ICCR1 is 0, the external clock input is selected.

#### (1) Data Transfer Format


Figure 16.13 shows the clock synchronous serial transfer format.

The transfer data is output from the fall to the fall of the SCL clock, and the data at the rise of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer, in either MSB first or LSB first. The output level of SDA can be changed during the transfer wait, SDAO bit in ICCR2.



**Figure 16.13 Clock Synchronous Serial Transfer Format**

transmission is performed by writing data to ICDRT every time TDRE is set. When from transmit mode to receive mode, clear TRS while TDRE is 1.



**Figure 16.14 Transmit Mode Operation Timing**


RDRF is set. When the 8th clock is risen while RDRF is 1, the overrun is detected and AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDRR.

4. To stop receiving when MST = 1, set RCVD in ICCR1 to 1, then read ICDRR. Then, fixed high after receiving the next byte data.


Notes: Follow the steps below to receive only one byte with MST=1 specified. See figure 10-10 for the operation timing.

1. Set the ICE bit in ICCR1 to 1. Set bits CKS3 to CKS0 in ICCR1. (Initial setting)
2. Set MST=1 while the RCVD bit in ICCR1 is 0. This causes the receive clock output.
3. Check if the BC2 bit in ICMR is set to 1 and then set the RCVD bit in ICCR1 to 1. This causes the SCL to be fixed to the high level after outputting one byte of the receive clock.







**Figure 16.15 Receive Mode Operation Timing**




**Figure 16.16 Operation Timing For Receiving One Byte**




**Figure 16.17 Block Diagram of Noise Filter**




**Figure 16.18 Sample Flowchart for Master Transmit Mode**



**Figure 16.19 Sample Flowchart for Master Receive Mode**



**Figure 16.20 Sample Flowchart for Slave Transmit Mode**



[8] Read the (last byte - 1) of receive data.  
 [9] Wait the last byte to be received.  
 [10] Read for the last byte of receive data.

Note: When the size of receive data is only one byte reception, steps [2] to [6] are skipped after step [1], before jumping to step [7]. The step [1] is dummy-read in ICDRR. However, when the size of receive data is two bytes and more, steps [2] to [6] are not skipped after step [1].

**Figure 16.21 Sample Flowchart for Slave Receive Mode**


Transmit end	IITEI	$(TEND=1) \cdot (TEIE=1)$	√	√	×
Receive data full	IIRXI	$(RDRF=1) \cdot (RIE=1)$	√	√	×
STOP recognition	IISTPI	$(STOP=1) \cdot (STIE=1)$	√	×	×
NACK receive	IINAKI	$\{(NACKF=1)+(AL=1)\} \cdot$ $(NAKIE=1)$	√	×	×
Arbitration lost/ overrun error			√	√	×

When the interrupt condition described in table 16.4 is 1, the CPU executes an interrupt handling. Interrupt sources should be cleared in the exception handling. The TDRE and RDRF bits are automatically cleared to 0 by writing the transmit data to ICDRT. The TDRE bit is set to 1 again at the same time when the transmit data is written to ICDRT. Therefore, when the TDRE bit is cleared to 0, excessive data of one byte may be transmitted. The TDRE, TEND, and RDRF bits are automatically cleared while the specified number of transfers by the DTC is in progress; the TDRE, TEND, and RDRF bits are not cleared automatically when the transfer is completed.

Item	Master Transmit Mode	Master Receive Mode	Slave Transmit Mode	Slave Receive Mode
Slave address + R/W bit transmission/reception	Transmission by DTC (ICDR write)	Transmission by CPU (ICDR write)	Reception by CPU (ICDR read)	Reception by CPU (ICDR read)
Dummy data read	—	Processing by CPU (ICDR read)	—	—
Actual data transmission/reception	Transmission by DTC (ICDR write)	Reception by DTC (ICDR read)	Transmission by DTC (ICDR write)	Reception by DTC (ICDR read)
Last frame processing	Not necessary	Reception by CPU (ICDR read)	Not necessary	Reception by CPU (ICDR read)
Setting of number of DTC transfer data frames	Transmission: Actual data count + 1 (+ 1 equivalent to slave address + R/W bits)	Reception: Actual data count	Transmission: Actual data count	Reception: Actual data count



Figure 16.22 shows the timing of the bit synchronous circuit and table 16.6 shows the timing of the SCL output changes from low to Hi-Z then SCL is monitored.



**Figure 16.22 The Timing of the Bit Synchronous Circuit**

- Notes:
1. SCL pin level is monitored after "time for monitoring SCL" has elapsed from the edge of the reference clock for monitoring SCL.
  2.  $t_{pcyc}$  indicates the period of the peripheral clock.

is recognized. The fall of the ninth clock pulse can be recognized by checking the SCLC bus control register 2 (ICCR2). When a stop condition or repeated start condition is issued under the specific timing under the conditions 1 or 2 shown below, the condition may not be output successfully. Issuance under other than these conditions will succeed with no problem.

1. When the SCL signal did not rise within the time specified in section 16.7, Bit Synchronous Circuit, due to the load of the SCL bus (load capacitance or pull-up resistor).
2. When the bit synchronous circuit is activated because the low-level periods of the ninth clock pulses are extended by the slave device.

### **16.8.3 Issuance of a Start Condition and Stop Condition in Sequence**

Do not issue a start condition and stop condition in sequence. If a start condition and stop condition are to be issued in sequence, be sure to transmit a slave address before issuing a stop condition.

TRS bits in ICCR1 have been set to a value other than 0, clear the bits to 0.

### **16.8.5 Reading ICDRR in Master Receive Mode**

In master receive mode, read ICDRR before the rising edge of the 8th clock of SCL. If ICDRR cannot be read before the rising edge of the 8th clock so that the next round of reception proceeds with the RDRF bit in ICSR set to 1, the 8th clock is fixed low and the 9th clock is output.

If ICDRR cannot be read before the rising edge of the 8th clock of SCL, set the RCVD bit in ICCR1 to 1 so that transfer proceeds in byte units.

### **16.8.6 Supported Emulator**

The E200F emulator does not support I<sup>2</sup>C operation. Use the E10A emulator when debugging I<sup>2</sup>C operation.


- Fast A/D conversion
  - When operating at  $P\phi = 40$  MHz, conversion time is  $1.25 \mu\text{s}$  per channel (A/D clock and conversion done in 50 states)
- Two operating modes
  - Single-cycle scan mode: Continuous A/D conversion on one to eight channels
  - Continuous scan mode: Repetitive A/D conversion on one to eight channels
- 12-bit A/D data registers
 

The SH7131 and SH7136 have four registers for A/D\_0 and eight registers for A/D\_1, which makes a total of twelve 16-bit A/D data registers (ADDR). The SH7132 and SH7137 have four registers for A/D\_0 and eight registers for A/D\_1, which makes a total of sixteen 16-bit A/D data registers (ADDR). A/D conversion results are stored in A/D data registers (ADDR) that correspond to the input channels.
- Sample-and-hold function
 

A sample-and-hold circuit is built into the A/D converter of this LSI, simplifying the configuration of the external analog input circuitry. Multiple channels can be sampled simultaneously because sample-and-hold circuits can be dedicated for channels 0 to 10.

  - Group A (GrA): Analog input pins selected from channels 0, 1, and 2 can be simultaneously sampled.
  - Group B (GrB): Analog input pins selected from channels 8, 9, and 10 can be simultaneously sampled.
- Three methods for starting conversion
  - Software: Setting of the ADST bit in ADCR
  - Timer: TRGAN, TRG0N, TRG4AN, and TRG4BN from the MTU2  
TRGAN, TRG4AN, and TRG4BN from the MTU2S
  - External trigger:  $\overline{\text{ADTRG}}$  (LSI pin)





**Figure 17.1 Block Diagram of A/D Converter**

	$AV_{SS}$	Input	Analog block ground pin	√
	$AV_{refH}$	Input	Analog block reference power supply pin (High-side) ( $AV_{refH} < AV_{refL}$ )	√
	$AV_{refL}$	Input	Analog block reference power supply pin (Low-side) ( $AV_{refL} < AV_{refH}$ )	√
	$\overline{ADTRG}$	Input	A/D external trigger input pin	√
A/D module 0 (A/D_0)	AN0	Input	Analog input pin 0 (Group A)	√
	AN1	Input	Analog input pin 1 (Group A)	√
	AN2	Input	Analog input pin 2 (Group A)	√
	AN3	Input	Analog input pin 3	√
	AN4	Input	Analog input pin 4	√
	AN5	Input	Analog input pin 5	√
	AN6	Input	Analog input pin 6	√
	AN7	Input	Analog input pin 7	√
A/D module 1 (A/D_1)	AN8	Input	Analog input pin 8 (Group B)	√
	AN9	Input	Analog input pin 9 (Group B)	√
	AN10	Input	Analog input pin 10 (Group B)	√
	AN11	Input	Analog input pin 11	√
	AN12	Input	Analog input pin 12	√
	AN13	Input	Analog input pin 13	√
	AN14	Input	Analog input pin 14	√
	AN15	Input	Analog input pin 15	√



register_0						
A/D analog input channel select register_0	ADANSR_0	R/W	H'00	H'FFFFD420	8	
A/D data register 0	ADDR0	R	H'0000	H'FFFFD440	16	
A/D data register 1	ADDR1	R	H'0000	H'FFFFD442	16	
A/D data register 2	ADDR2	R	H'0000	H'FFFFD444	16	
A/D data register 3	ADDR3	R	H'0000	H'FFFFD446	16	
A/D data register 4	ADDR4	R	H'0000	H'FFFFD448	16	
A/D data register 5	ADDR5	R	H'0000	H'FFFFD44A	16	
A/D data register 6	ADDR6	R	H'0000	H'FFFFD44C	16	
A/D data register 7	ADDR7	R	H'0000	H'FFFFD44E	16	
A/D control register_1	ADCR_1	R/W	H'00	H'FFFFD600	8	
A/D status register_1	ADSR_1	R/W	H'00	H'FFFFD602	8	
A/D start trigger select register_1	ADSTRGR_1	R/W	H'00	H'FFFFD61C	8	
A/D analog input channel select register_1	ADANSR_1	R/W	H'00	H'FFFFD620	8	
A/D data register 8	ADDR8	R	H'0000	H'FFFFD640	16	
A/D data register 9	ADDR9	R	H'0000	H'FFFFD642	16	
A/D data register 10	ADDR10	R	H'0000	H'FFFFD644	16	
A/D data register 11	ADDR11	R	H'0000	H'FFFFD646	16	
A/D data register 12	ADDR12	R	H'0000	H'FFFFD648	16	
A/D data register 13	ADDR13	R	H'0000	H'FFFFD64A	16	
A/D data register 14	ADDR14	R	H'0000	H'FFFFD64C	16	
A/D data register 15	ADDR15	R	H'0000	H'FFFFD64E	16	

7	ADST	0	R/W	<p>A/D Start</p> <p>When this bit is cleared to 0, A/D conversion is stopped and the A/D converter enters the idle state. When this bit is set to 1, A/D conversion is started. In single-cycle scan mode, this bit is automatically cleared to 0 when A/D conversion ends on the selected single channel. In continuous scan mode, A/D conversion is continuously performed for the selected channels in sequence. When this bit is cleared by software, a reset, software standby mode, or module standby mode.</p>
6	ADCS	0	R/W	<p>A/D Continuous Scan</p> <p>Selects either a single-cycle or a continuous scan mode. This bit is valid only when scan mode is selected.</p> <p>0: Single-cycle scan 1: Continuous scan</p> <p>When changing the operating mode, first clear this bit to 0.</p>
5	ACE	0	R/W	<p>Automatic Clear Enable</p> <p>Enables or disables the automatic clearing of ADDR. When ADDR is read by the CPU or DTC. When this bit is set to 1, ADDR is automatically cleared to H'0000 after the CPU or DTC reads ADDR. This function allows the detection of any renewal failures of ADDR.</p> <p>0: Automatic clearing of ADDR after being read is disabled. 1: Automatic clearing of ADDR after being read is enabled.</p>

0: Generation of A/D conversion end interrupt is disabled  
1: Generation of A/D conversion end interrupt is enabled

---

3, 2	—	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
1	TRGE	0	R/W	Trigger Enable
				Enables or disables A/D conversion start by the external trigger input ( $\overline{\text{ADTRG}}$ ) or A/D conversion start trigger from the MTU2 and MTU2S (TRGAN, TRG0N, TRG1N, TRG2N, TRG3N, TRG4BN from the MTU2 and TRGAN, TRG0N, TRG1N, TRG2N, TRG3N, TRG4BN from the MTU2S). For selection of the trigger and A/D conversion start trigger from the external trigger or MTU2 or MTU2S, see the description of the EXTRG bit.
				0: A/D conversion start by the external trigger or A/D conversion start trigger from the MTU or MTU2S is disabled
				1: A/D conversion start by the external trigger or A/D conversion start trigger from the MTU2 or MTU2S is enabled

---

conversion start by the external trigger input is enabled only when the ADST bit is cleared to 0.

When the external trigger is used as an A/D conversion start trigger, the low-level pulse input to the  $\overline{\text{ADTR}}$  must be at least 1.5  $P\phi$  clock cycles in width.

0: A/D converter is started by the A/D conversion trigger from the MTU2 or MTU2S

1: A/D converter is started by the external pin ( $\overline{\text{ADTR}}$ )

---

Bit	Bit Name	Value	R/W	Description
7 to 1	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
0	ADF	0	R/(W)*	A/D End Flag A status flag that indicates the completion of A/D conversion. [Setting condition] <ul style="list-style-type: none"> <li>When A/D conversion on all specified channels completed in scan mode</li> </ul> [Clearing conditions] <ul style="list-style-type: none"> <li>When 0 is written after reading ADF = 1</li> <li>When the DTC is activated by an ADI interrupt ADDR is read</li> </ul>

Bit	Bit Name	Value	R/W	Description
7	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
6	STR6	0	R/W	Start Trigger 6 Enables or disables the A/D conversion start reception input from the MTU2S. 0: Disables the A/D conversion start by TRGAN (MTU2S). 1: Enables the A/D conversion start by TRGAN (MTU2S).
5	STR5	0	R/W	Start Trigger 5 Enables or disables the A/D conversion start reception input from the MTU2S. 0: Disables the A/D conversion start by TRG4AN (MTU2S). 1: Enables the A/D conversion start by TRG4AN (MTU2S).
4	STR4	0	R/W	Start Trigger 4 Enables or disables the A/D conversion start reception input from the MTU2S. 0: Disables the A/D conversion start by TRG4BN (MTU2S). 1: Enables the A/D conversion start by TRG4BN (MTU2S).

Enables or disables the A/D conversion start re  
input from the MTU2.

0: Disables the A/D conversion start by TRGAN  
(MTU2).

1: Enables the A/D conversion start by TRGAN  
(MTU2).

---

1	STR1	0	R/W	Start Trigger 1
---	------	---	-----	-----------------

Enables or disables the A/D conversion start re  
input from the MTU2.

0: Disables the A/D conversion start by TRG4A  
(MTU2).

1: Enables the A/D conversion start by TRG4A  
(MTU2).

---

0	STR0	0	R/W	Start Trigger 0
---	------	---	-----	-----------------

Enables or disables the A/D conversion start re  
input from the MTU2.

0: Disables the A/D conversion start by TRG4E  
(MTU2).

1: Enables the A/D conversion start by TRG4B  
(MTU2).

---

Bit	Bit Name	Value	R/W	Description
7	ANS7	0	R/W	Setting bits in the A/D analog input channel select register to 1 selects a channel that corresponds to the specified bit. For the correspondence between analog input pins and bits, see table 17.3.  When changing the analog input channel, the A/D converter (ADCR) must be cleared to 0 to prevent incorrect operations.
6	ANS6	0	R/W	
5	ANS5	0	R/W	
4	ANS4	0	R/W	
3	ANS3	0	R/W	
2	ANS2	0	R/W	
1	ANS1	0	R/W	
0	ANS0	0	R/W	

**Table 17.3 Channel Select List**

Bit Name	Analog Input Channels	
	A/D_0	A/D_1
ANS0	AN0	AN8
ANS1	AN1	AN9
ANS2	AN2	AN10
ANS3	AN3	AN11
ANS4	AN4	AN12
ANS5	AN5	AN13
ANS6	AN6	AN14
ANS7	AN7	AN15



Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	-	-	-										
	ADD[11:0]													
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	—	All 0	R	Reserved
11 to 0	ADD[11:0]	All 0	R	12-bit data

**Table 17.4 Correspondence between Analog Channels and Registers (ADDR0 to ADDR15)**

A/D_0 Converter		A/D_1 Converter	
Analog Input Channels	A/D Data Registers	Analog Input Channels	A/D Data Registers
AN0	ADDR0	AN8	ADDR8
AN1	ADDR1	AN9	ADDR9
AN2	ADDR2	AN10	ADDR10
AN3	ADDR3	AN11	ADDR11
AN4	ADDR4	AN12	ADDR12
AN5	ADDR5	AN13	ADDR13
AN6	ADDR6	AN14	ADDR14
AN7	ADDR7	AN15	ADDR15




In single-cycle scan mode, when one cycle of A/D conversion on all specified channels is completed, the ADF bit in ADSCR is set to 1 and the ADST bit is automatically cleared to 0. In continuous scan mode, when conversion on all specified channels is completed, the ADIF bit in ADSCR is set to 1. To stop A/D conversion, write 0 to the ADST bit. When the ADF bit is set to 1, if the ADIE bit in ADCR is set to 1, an A/D conversion end interrupt (ADI) is generated. To clear the ADF bit, clearing the ADF bit to 0, read the ADF bit while set to 1 and then write 0. However, when DTC is activated by an ADI interrupt, the ADF bit is automatically cleared to 0.

#### 17.4.1 Single-Cycle Scan Mode


The following example shows the operation when analog input channels 0 to 3 (AN0 to AN3) are selected and the A/D\_0 conversion is performed in single-cycle scan mode using four channels. This operation also applies to the A/D\_1 conversion.

1. Set the ADCS bit in the A/D control register\_0 (ADCR\_0) to 0.
2. Set all bits ANS0 to ANS3 in the A/D analog input channel select register\_0 (ADANCR\_0) to 1.
3. Set the ADST bit in the A/D control register\_0 (ADCR\_0) to 1 to start A/D conversion.
4. After channels 0 to 2 (GrA) are sampled simultaneously, offset canceling processing is performed. Then, A/D conversion is performed on channel 0. Upon completion of the conversion, the A/D conversion result is transferred to ADDR0. Following this, channel 1 is converted. Upon completion of the conversion, the A/D conversion result is transferred to ADDR1. In the same way, channel 2 is converted and the A/D conversion result is transferred to ADDR2.  
A/D conversion of channel 3 is then started. Upon completion of the A/D conversion, the conversion result is transferred to ADDR3.



**Figure 17.3 Example of A/D\_0 Converter Operation (Single-Cycle Scan Mode)**

- 0, channel 1 is not sampled. After this, offset canceling processing (OFC) is performed. Then, the A/D conversion on channel 0 is started. Upon completion of the A/D conversion, the conversion result is transferred to ADDR0. In the same way, channel 2 is converted and the A/D conversion result is transferred to ADDR2. The A/D conversion is not performed on channel 1.
5. The A/D conversion of channel 3 is started. Upon completion of the A/D conversion, the conversion result is transferred to ADDR3.
  6. When the A/D conversion ends on all the specified channels (AN0 to AN3), the ADIF bit is set to 1. At this time, if the ADIE bit is set to 1, an ADI\_3 interrupt is generated after the conversion.
  7. Steps 4 to 6 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, the A/D conversion stops. After this, if the ADST bit is set to 1, the A/D conversion starts again and repeats steps 4 to 6.



**Figure 17.4 Example of A/D\_0 Converter Operation (Continuous Scan Mode)**

When an event that sets the ADST bit writing to this bit by the CPU, A/D converter activation request from the MTU2, the MTU2S, and an external trigger signal occurs, the analog input is sampled by the dedicated sample-and-hold circuit for each channel after the A/D converter delay time ( $t_D$ ) has passed and the offset canceling processing (OFC) is performed. After sampling of the analog input using the sample-and-hold circuit common to all the channels is performed and then the A/D conversion is started. Figure 17.5 shows the A/D conversion time in this case. This A/D conversion time ( $t_{CONV}$ ) includes the  $t_D$ , the offset canceling processing time ( $t_{OFC}$ ), the analog input sampling time with a dedicated sample-and-hold circuit for each channel ( $t_{SPLSH}$ ), and the analog input sampling time with the sample-and-hold circuit common to all channels ( $t_{SPL}$ ). The  $t_{SPLSH}$  does not depend on the number of channels simultaneously sampled.

In continuous scan mode, the A/D conversion time ( $t_{CONV}$ ) given in table 17.6 applies to the conversion time of the first cycle. The conversion time of the second and subsequent cycles is expressed as ( $t_{CONV} - t_D + 6$ ).


AN4	—	AN12	—
AN5	—	AN13	—
AN6	—	AN14	—
AN7	—	AN15	—

**Table 17.6 A/D Conversion Time**

Item	Symbol	Number of Required States		
		Min.	Typ.	Max.
A/D conversion start delay time	$t_D$	11* <sup>1</sup>	—	15* <sup>2</sup>
Analog input sampling time of dedicated sample-and-hold circuit for GrA and GrB	$t_{SPLSH}$	—	30	—
Offset canceling processing time	$t_{OFC}$	—	50	—
Analog input sampling time of sample-and-hold circuit common to all channels	$t_{SPL}$	—	20	—
A/D conversion time	$t_{CONV}$	$50n + 95$ * <sup>3</sup>	—	50n

- Notes: 1. A/D converter activation by the MTU2 or MTU2S trigger signal.  
2. A/D converter activation by an external trigger signal.  
3. n: number of A/D conversion channels (n = 1 to 8)






**Figure 17.5 A/D Conversion Timing (Single-Cycle Scan Mode)**

#### 17.4.4 A/D Converter Activation by MTU2 and MTU2S

A/D conversion is activated by the A/D conversion start triggers (TRGAN, TRG0N, TRG1N, TRG2N, TRG3N, TRG4BN) from the MTU2 and A/D conversion start triggers (TRGAN, TRG4AN, and TRG4BN) from the MTU2S. To enable this function, set the TRGE bit in ADCR to 1 and clear the TRGDIS bit to 0. After this setting is made, if an A/D conversion start trigger from the MTU2 or MTU2S is generated, the ADST bit is set to 1. The timing between the setting of the ADST bit and the start of the A/D conversion is the same for all A/D conversion activation sources.

The A/D conversion start trigger must be input after ADCR, ADSTRGR, and ADANSR have been set.

the ADCR, ADSTRGR, and ADANSR registers have been set.




**Figure 17.6 External Trigger Input Timing**

#### **17.4.6 Example of ADDR Auto-Clear Function**


When the A/D data register (ADDR) is read by the CPU or DTC, ADDR can be automatically cleared to H'0000 by setting the ACE bit in ADCR to 1. This function allows the detection of ADDR renewal failure.

Figure 17.7 shows an example of when the auto-clear function of ADDR is disabled (normally) and enabled.

- ACE bit = 0 (Normal condition: Auto-clear function is disabled.)



- ACE bit = 1 (Auto-clear function is enabled.)



**Figure 17.7 Example of When ADDR Auto-clear Function is Disabled (Normal Condition)/Enabled**

**Table 17.7 Interrupt Sources**

<b>Channel</b>	<b>Interrupt Source</b>	<b>Interrupt Enable Bit</b>	<b>Interrupt Flag Bit</b>	<b>DTC Activation</b>	<b>P</b>
A/D_0	A/D_3	ADIE	ADF	Possible	H
A/D_1	A/D_4	ADIE	ADF	Possible	L

figure 17.8).

- Full-scale error

The deviation of the actual A/D conversion characteristic from the ideal A/D conversion characteristic when the digital output value changes from B'111111111110 to the maximum voltage value (full-scale voltage) B'111111111111. Does not include a quantization error (see figure 17.8).

- Quantization error


The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 17.8).

- Nonlinearity error

The deviation of the actual A/D conversion characteristic from the ideal A/D conversion characteristic between zero voltage and full-scale voltage. Does not include offset error, full-scale error, or quantization error (see figure 17.8).

- Absolute accuracy

The deviation between the digital value and the analog input value. Includes offset error, full-scale error, quantization error, and nonlinearity error.

0	1/8	2/8	3/8	4/8	5/8	6/8	7/8	FS		FS
								Analog	Offset error	Analog
								input voltage		input voltage

[Legend]  
FS: Full-scale

**Figure 17.8 Definitions of A/D Conversion Accuracy**


### 17.7.3 Range of $AV_{\text{refh}}$ and $AV_{\text{refl}}$ Pin Settings

When using the A/D converter, set  $AV_{\text{refh}} = 4.5$  to  $AV_{\text{cc}}$ . When the A/D converter is not used, set  $AV_{\text{refh}} \leq AV_{\text{cc}}$ . If these conditions are not met, the reliability of the LSI may be adversely affected. For  $AV_{\text{refl}}$ , set  $AV_{\text{refl}} = AV_{\text{ss}} = V_{\text{ss}}$ .

### 17.7.4 Notes on Board Design

In board design, digital circuitry and analog circuitry should be as mutually isolated as possible, and the layout in which the digital circuit signal lines and analog circuit signal lines cross in close proximity to each other should be avoided as much as possible. Failure to do so may cause the incorrect operation of the analog circuitry due to inductance, adversely affecting the conversion values.

Also, digital circuitry must be isolated from the analog input signals (AN0 to AN15), analog reference power supply ( $AV_{\text{refh}}$  and  $AV_{\text{refl}}$ ), the analog power supply ( $AV_{\text{cc}}$ ), and the analog ground ( $AV_{\text{ss}}$ ). Also,  $AV_{\text{ss}}$  should be connected at one point to a stable digital ground ( $V_{\text{ss}}$ ) on



**Figure 17.9 Example of Analog Input Pin Protection Circuit**


### 17.7.6 Notes on Register Setting

- Set the ADST bit in the A/D control register (ADCR) after the A/D start trigger select register (ADSTRGR) and the A/D analog input channel select register (ADANSR) have been set. Do not modify the settings of the ADCS, ACE, ADIE, TRGE, and EXTRG bits while the ADST bit in the ADCR register is set to 1.
- Do not start the A/D conversion when the ANS bits (ANS[7:0]) in the A/D analog input channel select register (ADANSR) are all 0.



- Interrupt request on compare match
- Module standby mode can be set.

Figure 18.1 shows a block diagram of CMT.



**Figure 18.1 Block Diagram of CMT**

Compare match timer control/status register_1	CMCSR_0	R/W	H'0000	H'FFFFFFE02	8, 1
Compare match counter_0	CMCNT_0	R/W	H'0000	H'FFFFFFE04	8, 1
Compare match constant register_0	CMCOR_0	R/W	H'FFFF	H'FFFFFFE06	8, 1
Compare match timer control/status register_0	CMCSR_1	R/W	H'0000	H'FFFFFFE08	8, 1
Compare match counter_1	CMCNT_1	R/W	H'0000	H'FFFFFFE0A	8, 1
Compare match constant register_1	CMCOR_1	R/W	H'FFFF	H'FFFFFFE0C	8, 1

15 to 2	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
1	STR1	0	R/W	Count Start 1 Specifies whether compare match counter 1 is started or is stopped. 0: CMCNT_1 count is stopped 1: CMCNT_1 count is started
0	STR0	0	R/W	Count Start 0 Specifies whether compare match counter 0 is started or is stopped. 0: CMCNT_0 count is stopped 1: CMCNT_0 count is started

### 18.2.2 Compare Match Timer Control/Status Register (CMCSR)

CMCSR is a 16-bit register that indicates compare match generation, enables interrupts, and enables the counter input clock.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	-	-	-	-	-	-	-	CMF	CMIE	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	(R/W)*1	R/W	R	R	R	R

Note: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

- When CMT registers are accessed when the value of the DISEL bit of MRB in the DTC is 0 after activating the DTC by CMI interrupts.

[Setting condition]

1: CMCNT and CMCOR values match

6	CMIE	0	R/W	Compare Match Interrupt Enable Enables or disables compare match interrupt (CMI) generation when CMCNT and CMCOR values match (CMF=1). 0: Compare match interrupt (CMI) disabled 1: Compare match interrupt (CMI) enabled
5 to 2	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
1, 0	CKS[1:0]	00	R/W	Clock Select 1 and 0 Select the clock to be input to CMCNT from four clocks obtained by dividing the peripheral operation clock (P $\phi$ ). When the STR bit in CMSTR is set, CMCNT starts counting on the clock selected with CKS1 and CKS0. 00: P $\phi$ /8 01: P $\phi$ /32 10: P $\phi$ /128 11: P $\phi$ /512

- Notes:
1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed write.
  2. The flag is set by another compare match before writing 0 to the bit after reading it as 1. In this case, the flag will not be cleared by writing 0 to it once. In this case, read the bit as 1 and write 0 to it.


Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

## 18.2.4 Compare Match Constant Register (CMCOR)

CMCOR is a 16-bit register that sets the interval up to a compare match with CMCNT.

The initial value of CMCOR is H'FFFF.


Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W



**Figure 18.2 Counter Operation**

### 18.3.2 CMCNT Count Timing

One of four internal clocks ( $P\phi/8$ ,  $P\phi/32$ ,  $P\phi/128$ , and  $P\phi/512$ ) obtained by dividing the  $P\phi$  can be selected with bits CKS1 and CKS0 in CMCSR. Figure 18.3 shows the timing.




**Figure 18.3 Count Timing**

priority between channels is fixed. See section 8, Data Transfer Controller (DTC), for details.

Table 18.2 lists the CMT interrupt sources.

**Table 18.2 Interrupt Source**

<b>Channel</b>	<b>Interrupt Source</b>	<b>Interrupt Enable Bit</b>	<b>Interrupt Flag Bit</b>	<b>DTC Activation</b>
0	CMI_0	CMIE	CMF	Possible
1	CMI_1	CMIE	CMF	Possible




**Figure 18.4 Timing of CMF Setting**

### 18.4.3 Timing of Clearing Compare Match Flag


The CMF bit in CMCSR is cleared by reading 1 from this bit, then writing 0.




CMCNT has priority over writing to it. In this case, CMCNT is not written to. Figure 18.5 shows the timing to clear the CMCNT counter.



**Figure 18.5 Conflict between Write and Compare-Match Processes of CMCNT**



**Figure 18.6 Conflict between Word-Write and Count-Up Processes of CMCNT**



**Figure 18.7 Conflict between Byte-Write and Count-Up Processes of CMCNT**

### 18.5.5 Compare Match between CMCNT and CMCOR

Do not set the same value in CMCNT and CMCOR while CMCNT is not counting. If so, the CMF bit in CMCSR is set to 1 and CMCNT is cleared to H'0000.



The CAN Data Link Controller function is not described in this document. It is the responsibility of the reader to investigate the CAN Specification Document (see references). The internal details of the CAN Controller are described, in so far as they pertain to the connection with the User Interface.

The programming model is described in some detail. It is not the intention of this document to describe the implementation of the programming interface, but to simply present the intent of the underlying CAN functionality.

The document places no constraints upon the implementation of the RCAN-ET module with respect to process, packaging or power supply criteria. These issues are resolved where appropriate by the implementation specifications.


### **19.1.3 Audience**

In particular this document provides the design reference for software authors who are responsible for creating a CAN application using this module.

In the creation of the RCAN-ET user interface LSI engineers must use this document to understand the hardware requirements.

### 19.1.5 Features

- supports CAN specification 2.0B
- Bit timing compliant with ISO-11898-1
- 16 Mailbox version
- Clock 16 to 40MHz
- 15 programmable Mailboxes for transmit / receive + 1 receive-only mailbox
- sleep mode for low power consumption and automatic recovery from sleep mode by CAN bus activity
- programmable receive filter mask (standard and extended identifier) supported by all Mailboxes
- programmable CAN data rate up to 1MBit/s
- transmit message queuing with internal priority sorting mechanism against the problem of priority inversion for real-time applications
- data buffer access without SW handshake requirement in reception
- flexible micro-controller interface
- flexible interrupt structure



**Figure 19.1 RCAN-ET Architecture**

- Mailbox

The Mailboxes consists of RAM configured as message buffers and registers. There are 4 Mailboxes, and each mailbox has the following information.

<RAM>

- CAN message control (identifier, rtr, ide,etc)
- CAN message data (for CAN Data frames)
- Local Acceptance Filter Mask for reception

<Registers>

- CAN message control (dlc)
- 3-bit wide Mailbox Configuration, Disable Automatic Re-Transmission bit, Auto-Transmission for Remote Request bit, New Message Control bit


- Mailbox Control

The Mailbox Control handles the following functions:

- For received messages, compare the IDs and generate appropriate RAM addresses to store messages from the CAN Interface into the Mailbox and set/clear appropriate registers accordingly.
- To transmit messages, RCAN-ET will run the internal arbitration to pick the correct priority message, and load the message from the Mailbox into the Tx-buffer of the CAN Interface and set/clear appropriate registers accordingly.
- Arbitrates Mailbox accesses between the CPU and the Mailbox Control.
- Contains registers such as TXPR, TXCR, TXACK, ABACK, RXPR, RFPR, UMSR, and MBIMR.







**Figure 19.2 RCAN-ET Memory Map**

The locations not used (between H'000 and H'2F2) are reserved and cannot be accessed.

0 (Receive Only)	100 – 103	104 – 107	108 – 10F	110 –
1	120 – 123	124 – 127	128 – 12F	130 –
2	140 – 143	144 – 147	148 – 14F	150 –
3	160 – 163	164 – 167	168 – 16F	170 –
4	180 – 183	184 – 187	188 – 18F	190 –
5	1A0 – 1A3	1A4 – 1A7	1A8 – 1AF	1B0 –
6	1C0 – 1C3	1C4 – 1C7	1C8 – 1CF	1D0 –
7	1E0 – 1E3	1E4 – 1E7	1E8 – 1EF	1F0 –
8	200 – 203	204 – 207	208 – 20F	210 –
9	220 – 223	224 – 227	228 – 22F	230 –
10	240 – 243	244 – 247	248 – 24F	250 –
11	260 – 263	264 – 267	268 – 26F	270 –
12	280 – 283	284 – 287	288 – 28F	290 –
13	2A0 – 2A3	2A4 – 2A7	2A8 – 2AF	2B0 –
14	2C0 – 2C3	2C4 – 2C7	2C8 – 2CF	2D0 –
15	2E0 – 2E3	2E4 – 2E7	2E8 – 2EF	2F0 –

Mailbox-0 is a receive-only box, and all the other Mailboxes can operate as both receive and transmit boxes, dependant upon the MBC (Mailbox Configuration) bits in the Message Control Register. The following diagram shows the structure of a Mailbox in detail.

Address	Data Bus																Access Size	Field Name	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
H'106 + N*32	LAFM	0	0														Word	LAFM	
H'108 + N*32	MSG_DATA_0 (first Rx/Tx Byte)								MSG_DATA_1								Byte/Word/LW		Data
H'10A + N*32	MSG_DATA_2								MSG_DATA_3								Byte/Word		
H'10C + N*32	MSG_DATA_4								MSG_DATA_5								Byte/Word/LW		
H'10E + N*32	MSG_DATA_6								MSG_DATA_7								Byte/Word		
H'110 + N*32	0	0	NMC	0	0			MBC[2:0]	0	0	0	0					DLC[3:0]	Byte/Word	Control

MBC[1] is fixed to '1'

MB15-1 (MB for transmission/reception)

Address	Data Bus																Access Size	Field Name		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
H'100 + N*32	IDE	RTR	0														STDID[10:0]	EXTID[17:16]	Word/LW	Control
H'102 + N*32	EXTID[15:0]																Word			
H'104 + N*32	IDE	LAFM	0	0													STDID_LAFM[10:0]	EXTID_LAFM[17:16]	Word/LW	LAFM
H'106 + N*32	EXTID_LAFM[15:0]																Word			
H'108 + N*32	MSG_DATA_0 (first Rx/Tx Byte)								MSG_DATA_1								Byte/Word/LW		Data	
H'10A + N*32	MSG_DATA_2								MSG_DATA_3								Byte/Word			
H'10C + N*32	MSG_DATA_4								MSG_DATA_5								Byte/Word/LW			
H'10E + N*32	MSG_DATA_6								MSG_DATA_7								Byte/Word			
H'110 + N*32	0	0	NMC	ATX	DART			MBC[2:0]	0	0	0	0					DLC[3:0]	Byte/Word	Control	

**Figure 19.3 Mailbox-N Structure**

- Notes:
1. All bits shadowed in grey are reserved and must be written LOW. The value returned by a read may not always be '0' and should not be relied upon.
  2. ATX and DART are not supported by Mailbox-0, and the MBC setting of Mailbox-0 is limited.
  3. ID Reorder (MCR15) can change the order of STDID, RTR, IDE and EXTID in mailbox message control and LAFM.

corresponding RFPR set or IRR[2] (Remote Frame Request Interrupt), however, as RTR needs to transmit the current message as a Data Frame, the RTR bit remains unchanged.

**Important:** In order to support automatic answer to remote frame when MBC=001(bin) and ATX=1 the RTR flag must be programmed to zero to allow data frame to be transmitted.

Note: when a Mailbox is configured to send a remote frame request the DLC used for transmission is the one stored into the Mailbox.

RTR	Description
0	Data frame
1	Remote frame

**IDE** (Identifier Extension bit) : Used to distinguish between the standard format and extended format of CAN data frames and remote frames.

IDE	Description
0	Standard format
1	Extended format

**NMC (New Message Control):** When this bit is set to '0', the Mailbox of which the RXPR or RFPR bit is already set does not store the new message but maintains the old one and sets the UMSR correspondent bit. When this bit is set to '1', the Mailbox of which the RXPR or RFPR bit is already set overwrites with the new message and sets the UMSR correspondent bit.

**Important:** Please note that if a remote frame is overwritten with a data frame or vice versa, be that both RXPR and RFPR flags (together with UMSR) are set for the same Mailbox, in this case the RTR bit within the Mailbox Control Field should be relied upon.

<b>NMC</b>	<b>Description</b>
0	Overrun mode (Initial value)
1	Overwrite mode

**ATX (Automatic Transmission of Data Frame):** When this bit is set to '1' and a Remote Frame is received into the Mailbox DLC is stored. Then, a Data Frame is transmitted from the same Mailbox using the current contents of the message data and updated DLC by setting the corresponding TXPR automatically. The scheduling of transmission is still governed by Mailbox priority or Mailbox priority as configured with the Message Transmission Priority control (MCR.2). In order to use this function, MBC[2:0] needs to be programmed to be '001' (Bin). When a transmission is performed by this function, the DLC (Data Length Code) to be used is that of the remote frame that has been received. Application needs to guarantee that the DLC of the remote frame and the DLC of the data frame requested correspond to the DLC of the data frame requested.

**Important:** When ATX is used and MBC=001 (Bin) the filter for the IDE bit cannot be used. The ID of remote frame has to be exactly the same as that of data frame as the reply message.

ATA	Description
0	Automatic Transmission of Data Frame disabled (Initial value)
1	Automatic Transmission of Data Frame enabled

**DART (Disable Automatic Re-Transmission):** When this bit is set, it disables the automatic re-transmission of a message in the event of an error on the CAN bus or an arbitration lost on the CAN bus. In effect, when this function is used, the corresponding TXCR bit is automatically cleared at the start of transmission. When this bit is set to '0', RCAN-ET tries to transmit the message many times as required until it is successfully transmitted or it is cancelled by the TXCF.

DART	Description
0	Re-transmission enabled (Initial value)
1	Re-Transmission disabled

**MBC[2:0] (Mailbox Configuration):** These bits configure the nature of each Mailbox. When MBC=111 (Bin), the Mailbox is inactive, i.e., it does not receive or transmit a message regardless of TXPR or other settings. The MBC='110', '101' and '100' settings are prohibited. When the MBC is set to any other value, the LAFM field becomes available. Please do not set TXPR when MBC is set as reception. There is no hardware protection, and TXPR remains '0'. MBC[1] of Mailbox-0 is fixed to "1" by hardware. This is to ensure that MB0 cannot be configured to transmit Messages.

1	0	0	Setting prohibited
1	0	1	Setting prohibited
1	1	0	Setting prohibited
1	1	1	Mailbox inactive (Initial value)

Notes: \* In order to support automatic retransmission, RTR shall be "0" when MBC=00  
ATX=1.

When ATX=1 is used the filter for IDE must not be used

**DLC[3:0] (Data Length Code):** These bits encode the number of data bytes from 0,1, 2, will be transmitted in a data frame. Please note that when a remote frame request is trans DLC value to be used must be the same as the DLC of the data frame that is requested.

DLC[3]	DLC[2]	DLC[1]	DLC[0]	Description
0	0	0	0	Data Length = 0 bytes (Initial value)
0	0	0	1	Data Length = 1 byte
0	0	1	0	Data Length = 2 bytes
0	0	1	1	Data Length = 3 bytes
0	1	0	0	Data Length = 4 bytes
0	1	0	1	Data Length = 5 bytes
0	1	1	0	Data Length = 6 bytes
0	1	1	1	Data Length = 7 bytes
1	x	x	x	Data Length = 8 bytes



If a bit is set in the LAFM, then the corresponding bit of a received CAN identifier is ignored when the RCAN-ET searches a Mailbox with the matching CAN identifier. If the bit is 0, then the corresponding bit of a received CAN identifier must match to the STDID/IDE/IDEA in the mailbox to be stored. The structure of the LAFM is same as the message control in Mailbox. If this function is not required, it must be filled with '0'.

**Important:** RCAN-ET starts to find a matching identifier from Mailbox-15 down to Mailbox-0. As soon as RCAN-ET finds one matching, it stops the search. The message will be stored into the Mailbox depending on the NMC and RXPR/RFPR flags. This means that, even using LAFM, a received message can only be stored into 1 Mailbox.

**Important:** When a message is received and a matching Mailbox is found, the whole message is stored into the Mailbox. This means that, if the LAFM is used, the STDID, RTR, IDE and IDEA may differ to the ones originally set as they are updated with the STDID, RTR, IDE and IDEA of the received message.

**STD\_LAFM[10:0]** — Filter mask bits for the CAN base identifier [10:0] bits.

<b>STD_LAFM[10:0]</b>	<b>Description</b>
0	Corresponding STD_ID bit is cared
1	Corresponding STD_ID bit is "don't cared"

### (3) Message Data Fields

Storage for the CAN message data that is transmitted or received. MSG\_DATA[0] corresponds to the first data byte that is transmitted or received. The bit order on the CAN bus is bit 7 through bit 0.

Interrupt Request Register	008	IRR	Word
Interrupt Mask Register	00A	IMR	Word
Error Counter Register	00C	TEC/REC	Word

**Figure 19.5 RCAN-ET Control Registers**

**(1) Master Control Register (MCR)**

The Master Control Register (MCR) is a 16-bit read/write register that controls RCAN-ET.

- MCR (Address = H'000)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	MCR15	MCR14	-	-	-	TST[2:0]		MCR7	MCR6	MCR5	-	-	MCR2	
Initial value:	1	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W

**Bit 15 — ID Reorder (MCR15):** This bit changes the order of STDID, RTR, IDE and LAFM, both message control and LAFM.

Bit15 : MCR15	Description
0	RCAN-ET is the same as HCAN2
1	RCAN-ET is not the same as HCAN2 (Initial value)

This bit can be modified only in reset mode.

**Bit 14 — Auto Halt Bus Off (MCR14):** If both this bit and MCR6 are set, MCR1 is automatically set as soon as RCAN-ET enters BusOff.

Bit14 : MCR14	Description
0	RCAN-ET remains in BusOff for normal recovery sequence (128 × 1 Recessive Bits) (Initial value)
1	RCAN-ET moves directly into Halt Mode after it enters BusOff if MCR14 is set.

This bit can be modified only in reset mode.

**Bit 13 — Reserved.** The written value should always be '0' and the returned value is '0'.

**Bit 12 — Reserved.** The written value should always be '0' and the returned value is '0'.

**Bit 11 — Reserved.** The written value should always be '0' and the returned value is '0'.

**Bits 10 to 8 — Test Mode (TST[2:0]):** This bit enables/disables the test modes. Please note that before activating the Test Mode it is requested to move RCAN-ET into Halt mode or Reset Mode. This is to avoid that the transition to Test Mode could affect a transmission/reception in progress. For details, please refer to section 19.4.1, Test Mode Settings.

Please note that the test modes are allowed only for diagnosis and tests and not when RCAN-ET is used in normal operation.

**Bit 7 — Auto-wake Mode (MCR7):** MCR7 enables or disables the Auto-wake mode. If MCR7 is set, the RCAN-ET automatically cancels the sleep mode (MCR5) by detecting CAN bus activity (dominant bit). If MCR7 is cleared the RCAN-ET does not automatically cancel the sleep mode.

RCAN-ET cannot store the message that wakes it up.

Note: MCR7 cannot be modified while in sleep mode.

Bit7 : MCR7	Description
0	Auto-wake by CAN bus activity disabled (Initial value)
1	Auto-wake by CAN bus activity enabled

**Bit 6 — Halt during Bus Off (MCR6):** MCR6 enables or disables entering Halt mode immediately when MCR1 is set during Bus Off. This bit can be modified only in Reset mode. Please note that when Halt is entered in Bus Off the CAN engine is also recovering immediately to Error Active mode.

Bit6 : MCR6	Description
0	If MCR[1] is set, RCAN-ET will not enter Halt mode during Bus Off up to end of recovery sequence (Initial value)
1	Enter Halt mode immediately during Bus Off if MCR[1] or MCR[14] is asserted.

method is used, RCAN-ET will miss the first message to receive. CAN transceivers stand by mode will also be unable to cope with the first message when exiting stand by mode, and needs to be designed in this manner.

In sleep mode only the following registers can be accessed: MCR, GSR, IRR and IMR.

**Important:** RCAN-ET is required to be in Halt mode before requesting to enter in Sleep mode. That allows the CPU to clear all pending interrupts before entering sleep mode. Once all interrupts are cleared RCAN-ET must leave the Halt mode and enter Sleep mode simultaneously (both MCR[5]=1 and MCR[1]=0 at the same time).

Bit 5 : MCR5	Description
0	RCAN-ET sleep mode released (Initial value)
1	Transition to RCAN-ET sleep mode enabled

**Bit 4 — Reserved.** The written value should always be '0' and the returned value is '0'.

**Bit 3 — Reserved.** The written value should always be '0' and the returned value is '0'.

**Bit 2 — Message Transmission Priority (MCR2):** MCR2 selects the order of transmission of pending transmit data. If this bit is set, pending transmit data are sent in order of the bit position in the Transmission Pending Register (TXPR). The order of transmission starts from Mailbox-7 (the highest priority), and then down to Mailbox-1 (if those mailboxes are configured for transmission).

**Bit 1 — Halt Request (MCR1):** Setting the MCR1 bit causes the CAN controller to complete the current operation and then enter Halt mode (where it is cut off from the CAN bus). The controller remains in Halt Mode until the MCR1 is cleared. During the Halt mode, the CAN Interfacer does not join the CAN bus activity and does not store messages or transmit messages. All the registers (including Mailbox contents and TEC/REC) remain unchanged with the exception of IRR0 and GSR4 which are used to notify the halt status itself. If the CAN bus is in idle or intermission state regardless of MCR6, RCAN-ET will enter Halt Mode within one Bit Time. If MCR6 is set, a halt request during Bus Off will be also processed within one Bit Time. Before the full Bus Off recovery sequence will be performed beforehand. Entering the Halt Mode is notified by IRR0 and GSR4.

If both MCR14 and MCR6 are set, MCR1 is automatically set as soon as RCAN-ET enters BusOff.

In the Halt mode, the RCAN-ET configuration can be modified with the exception of the Timing setting, as it does not join the bus activity. MCR[1] has to be cleared by writing 0 in order to re-join the CAN bus. After this bit has been cleared, RCAN-ET waits until it detects recessive bits, and then joins the CAN bus.

**Note:** After issuing a Halt request the CPU is not allowed to set TXPR or TXCR or clear MCR1 until the transition to Halt mode is completed (notified by IRR0 and GSR4). After MCR1 is set this can be cleared only after entering Halt mode or through a reset operation (HW).

**Note:** Transition into or recovery from HALT mode, is only possible if the BCR1 and BCR2 registers are configured to a proper Baud Rate.

join the CAN bus. After this bit is cleared, the RCAN-E1 module waits until it detects 11 recessive bits, and then joins the CAN bus. The Baud Rate needs to be set up to a proper order to sample the value on the CAN Bus.

After Power On Reset, this bit and GSR3 are always set. This means that a reset request has been made and RCAN-ET needs to be configured.

The Reset Request is equivalent to a Power On Reset but controlled by Software.

<b>Bit 0 : MCR0</b>	<b>Description</b>
0	Clear Reset Request
1	CAN Interface reset mode transition request (Initial value)



**Bit 5 — Error Passive Status Bit (GSR5):** Indicates whether the CAN Interface is in Error Passive or not. This bit will be set high as soon as the RCAN-ET enters the Error Passive state. This bit is cleared when the module enters again the Error Active state (this means the GSR5 will be set high during Error Passive and during Bus Off). Consequently to find out the correct state both GSR5 and GSR0 must be considered.

<b>Bit 5 : GSR5</b>	<b>Description</b>
0	RCAN-ET is not in Error Passive or in Bus Off status (Initial value) [Reset condition] RCAN-ET is in Error Active state
1	RCAN-ET is in Error Passive (if GSR0=0) or Bus Off (if GSR0=1) [Setting condition] When $TEC \geq 128$ or $REC \geq 128$ or if Error Passive Mode is selected

**Bit 4 — Halt/Sleep Status Bit (GSR4):** Indicates whether the CAN engine is in the Halt state or not. Please note that the clearing time of this flag is not the same as the setting time of IRR12.

Please note that this flag reflects the status of the CAN engine and not of the full RCAN-ET. RCAN-ET exits sleep mode and can be accessed once MCR5 is cleared. The CAN engine enters sleep mode only after two additional transmission clocks on the CAN Bus.

<b>Bit 4 : GSR4</b>	<b>Description</b>
0	RCAN-ET is not in the Halt state or Sleep state (Initial value)
1	Halt mode (if MCR1=1) or Sleep mode (if MCR5=1) [Setting condition] If MCR1 is set and the CAN bus is either in interleave or idle or MCR5 is set and RCAN-ET is in the halt mode or RCAN-ET enters Sleep mode to Bus Off when MCR14 and MCR6 are both set

is set at the 7<sup>th</sup> bit of End Of Frame. GSR2 is set at the 3<sup>rd</sup> bit of intermission if there are no messages ready to be transmitted. It is also set by arbitration lost, bus idle, reception, reception transition.

<b>Bit 2 : GSR2</b>	<b>Description</b>
0	RCAN-ET is in Bus Off or a transmission is in progress
1	[Setting condition] Not in Bus Off and no transmission in progress (Initial value)

**Bit 1 — Transmit/Receive Warning Flag (GSR1):** Flag that indicates an error warning.

<b>Bit 1 : GSR1</b>	<b>Description</b>
0	[Reset condition] When (TEC < 96 and REC < 96) or Bus Off (Initial value)
1	[Setting condition] When $96 \leq \text{TEC} < 256$ or $96 \leq \text{REC} < 256$

Note: REC is incremented during Bus Off to count the recurrences of 11 recessive bits as requested by the Bus Off recovery sequence. However the flag GSR1 is not set in this case.

**Bit 0 — Bus Off Flag (GSR0):** Flag that indicates that RCAN-ET is in the bus off state.

<b>Bit 0 : GSR0</b>	<b>Description</b>
0	[Reset condition] Recovery from bus off state or after a HW or SW reset (Initial value)
1	[Setting condition] When $\text{TEC} \geq 256$ (bus off state)

Note: Only the lower 8 bits of TEC are accessible from the user interface. The 9<sup>th</sup> bit is equal to GSR0.

used peripheral bus frequency.

- BCR1 (Address = H'004)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	TSG1[3:0]				-	TSG2[2:0]			-	-	SJW[1:0]		-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R/W	R/W	R	R

Please refer to the table on section 0 for TSG1 and TSG2 setting.

**Bits 15 to 12 — Time Segment 1 (TSG1[3:0] = BCR1[15:12]):** These bits are used to segment TSEG1 (= PRSEG + PHSEG1) to compensate for edges on the CAN Bus with phase error. A value from 4 to 16 time quanta can be set.

**Bit 15: Bit 14: Bit 13: Bit 12:**  
**TSG1[3] TSG1[2] TSG1[1] TSG1[0] Description**

0	0	0	0	Setting prohibited (Initial value)
0	0	0	1	Setting prohibited
0	0	1	0	Setting prohibited
0	0	1	1	PRSEG + PHSEG1 = 4 time quanta
0	1	0	0	PRSEG + PHSEG1 = 5 time quanta
:	:	:	:	:
:	:	:	:	:
1	1	1	1	PRSEG + PHSEG1 = 16 time quanta

**Bit 11: Reserved.** The written value should always be '0' and the returned value is '0'.

1	0	0	PHSEG2 = 5 time quanta
1	0	1	PHSEG2 = 6 time quanta
1	1	0	PHSEG2 = 7 time quanta
1	1	1	PHSEG2 = 8 time quanta

**Bits 7 and 6: Reserved.** The written value should always be '0' and the returned value is '0'.

**Bits 5 and 4 — ReSynchronisation Jump Width (SJW[1:0] = BCR0[5:4]):** These bits set the re-synchronisation jump width.

<b>Bit 5: SJW[1]</b>	<b>Bit 4: SJW[0]</b>	<b>Description</b>
0	0	Synchronisation Jump width = 1 time quantum (Initial value)
0	1	Synchronisation Jump width = 2 time quanta
1	0	Synchronisation Jump width = 3 time quanta
1	1	Synchronisation Jump width = 4 time quanta


**Bits 3 to 1: Reserved.** The written value should always be '0' and the returned value is '0'.

**Bit 0 — Bit Sample Point (BSP = BCR1[0]):** Sets the point at which data is sampled.

<b>Bit 0 : BSP</b>	<b>Description</b>
0	Bit sampling at one point (end of time segment 1) (Initial value)
1	Bit sampling at three points (rising edge of the last three clock cycles of PHSEG1)

BRP[7]	BRP[6]	BRP[5]	BRP[4]	BRP[3]	BRP[2]	BRP[1]	BRP[0]	Description
0	0	0	0	0	0	0	0	2 X peripheral bus (Initial value)
0	0	0	0	0	0	0	1	4 X peripheral bus
0	0	0	0	0	0	1	0	6 X peripheral bus
:	:	:	:	:	:	:	:	2*(register value)
:	:	:	:	:	:	:	:	peripheral bus clock
1	1	1	1	1	1	1	1	512 X peripheral bus

- Requirements of Bit Configuration Register



**SYNC\_SEG:** Segment for establishing synchronisation of nodes on the CAN bus. (No edge transitions occur in this segment.)

**PRSEG:** Segment for compensating for physical delay between networks.

**PHSEG1:** Buffer segment for correcting phase drift (positive). (This segment is extended when synchronisation (resynchronisation) is established.)

**PHSEG2:** Buffer segment for correcting phase drift (negative). (This segment is shortened when synchronisation (resynchronisation) is established.)

**TSEG1:** TSG1 + 1

### BCR Setting Constraints

$$TSEG1_{min} > TSEG2 \geq SJW_{max} \quad (SJW = 1 \text{ to } 4)$$

$$8 \leq TSEG1 + TSEG2 + 1 \leq 25 \text{ time quanta} \quad (TSEG1 + TSEG2 + 1 = 7 \text{ is not allowed})$$

$$TSEG2 \geq 2$$

These constraints allow the setting range shown in the table below for TSEG1 and TSEG2 in the Bit Configuration Register. The number in the table shows possible setting of SJW. "No" indicates that there is no allowed combination of TSEG1 and TSEG2.

<b>1001</b>	<b>10</b>	1-2	1-3	1-4	1-4	1-4	1-4	1-4
<b>1010</b>	<b>11</b>	1-2	1-3	1-4	1-4	1-4	1-4	1-4
<b>1011</b>	<b>12</b>	1-2	1-3	1-4	1-4	1-4	1-4	1-4
<b>1100</b>	<b>13</b>	1-2	1-3	1-4	1-4	1-4	1-4	1-4
<b>1101</b>	<b>14</b>	1-2	1-3	1-4	1-4	1-4	1-4	1-4
<b>1110</b>	<b>15</b>	1-2	1-3	1-4	1-4	1-4	1-4	1-4
<b>1111</b>	<b>16</b>	1-2	1-3	1-4	1-4	1-4	1-4	1-4

Example 1: To have a Bit rate of 500 Kbps with a frequency of fclk = 40 MHz it is possible to have BPR = 43, TSEG1 = 6, TSEG2 = 3.

Then the configuration to write is BCR1 = 5200 and BCR0 = 0003.

Example 2: To have a Bit rate of 250 Kps with a frequency of 35 MHz it is possible to have BPR = 4, TSEG1 = 8, TSEG2 = 5.

Then the configuration to write is BCR1 = 7400 and BCR0 = 0004.

**Bit 13 — Message Error Interrupt (IRR13):** this interrupt indicates that:

- A message error has occurred when in test mode.
- Note: If a Message Overload condition occurs when in Test Mode, then this bit will not clear. When not in test mode this interrupt is inactive.

<b>Bit 13: IRR13</b>	<b>Description</b>
0	message error has not occurred in test mode (Initial value) [Clearing condition] Writing 1
1	[Setting condition] message error has occurred in test mode

**Bit 12 — Bus activity while in sleep mode (IRR12):** IRR12 indicates that a CAN bus activity is present. While the RCAN-ET is in sleep mode and a dominant bit is detected on the CAN bus, bit 12 is set. This interrupt is cleared by writing a '1' to this bit position. Writing a '0' has no effect. If auto wakeup is not used and this interrupt is not requested it needs to be disabled by the RCAN interrupt mask register. If auto wake up is not used and this interrupt is requested it should be cleared only after recovering from sleep mode. This is to avoid that a new falling edge of the reception line causes the interrupt to get set again.

Please note that the setting time of this interrupt is different from the clearing time of GSR.

<b>Bit 12: IRR12</b>	<b>Description</b>
0	bus idle state (Initial value) [Clearing condition] Writing 1
1	[Setting condition] dominant bit level detection on the Rx line while in sleep mode



Bit 9: IRR9	Description
0	No pending notification of message overrun/overwrite [Clearing condition] Clearing of all bit in UMSR/setting MBIMR for a set (initial value)
1	A receive message has been discarded due to overrun condition or message has been overwritten [Setting condition] Message is received while the corresponding RX and/or RFPR =1 and MBIMR =0

**Bit 8 — Mailbox Empty Interrupt Flag (IRR8):** This bit is set when one of the message transmission has been successfully sent (corresponding TXACK flag is set) or has been successfully aborted (corresponding ABACK flag is set). The related TXPR is also cleared when this mailbox is now ready to accept a new message data for the next transmission. In effect, this bit is set by an OR'ed signal of the TXACK and ABACK bits not masked by the corresponding MBIMR flag. Therefore, this bit is automatically cleared when all the TXACK and ABACK are cleared. It is also cleared by writing a '1' to all the correspondent bit position in MBIMR. Writing to this bit position has no effect.

Bit 8: IRR8	Description
0	Messages set for transmission or transmission cancellation request have not yet progressed. (Initial value) [Clearing Condition] All the TXACK and ABACK bits are cleared/setting MBIMR for all TXACK and ABACK set
1	Message has been transmitted or aborted, and new message can be transmitted. [Setting condition] When one of the TXPR bits is cleared by completion of transmission or transmission completion of transmission abort, i.e., when a TXACK or ABACK bit is set (MBIMR=0).

**Bit 6 — Bus Off Interrupt Flag (IRR6):** This bit is set when RCAN-ET enters the Bus-off or when RCAN-ET leaves Bus-off and returns to Error-Active. The cause therefore is the condition  $TEC \geq 256$  at the node or the end of the Bus-off recovery sequence (128X11 consecutive recessive bits) or the transition from Bus Off to Halt (automatic or manual). The bit remains set even if the RCAN-ET node leaves the bus-off condition, and needs to be explicitly cleared by S/W. The S/W is expected to read the GSR0 to judge whether RCAN-ET is in bus-off or error active status. It is cleared by writing a '1' to this bit position even if the node is not in bus-off. Writing a '0' has no effect.

Bit 6: IRR6	Description
0	[Clearing condition] Writing 1 (Initial value)
1	Enter Bus off state caused by transmit error or Error Active state returned from Bus-off [Setting condition] When $TEC \geq 256$ or End of Bus-off after $128 \times 11$ consecutive recessive bits or transition from Bus Off to Halt

**Bit 5 — Error Passive Interrupt Flag (IRR5):** Interrupt flag indicating the error passive state caused by the transmit or receive error counter or by Error Passive forced by test mode. The bit is reset by writing a '1' to this bit position, writing a '0' has no effect. If this bit is cleared the node may still be error passive. Please note that the SW needs to check GSR0 and GSR5 to judge whether RCAN-ET is in Error Passive or Bus Off status.

Bit 5: IRR5	Description
0	[Clearing condition] Writing 1 (Initial value)
1	Error passive state caused by transmit/receive error [Setting condition] When $TEC \geq 128$ or $REC \geq 128$ or Error Passive mode is used

transmit error counter (TEC) reaches a value greater than 95. The interrupt is reset by writing '0' to this bit position, writing '0' has no effect.

Bit 3: IRR3	Description
0	[Clearing condition] Writing 1 (Initial value)
1	Error warning state caused by transmit error [Setting condition] When TEC ≥ 96

**Bit 2 — Remote Frame Request Interrupt Flag (IRR2):** flag indicating that a remote frame has been received in a mailbox. This bit is set if at least one receive mailbox, with related MBIMR not set, contains a remote frame transmission request. This bit is automatically cleared when the Remote Frame Receive Pending Register (RFPR), are cleared. It is also cleared by writing '0' to all the correspondent bit position in MBIMR. Writing to this bit has no effect.

Bit 2: IRR2	Description
0	[Clearing condition] Clearing of all bits in RFPR (Initial value)
1	at least one remote request is pending [Setting condition] When remote frame is received and the correspondent bit in MBIMR = 0

**Bit 1 — Data Frame Received Interrupt Flag (IRR1):** IRR1 indicates that there are pending Data Frames received. If this bit is set at least one receive mailbox contains a pending message. This bit is cleared when all bits in the Data Frame Receive Pending Register (RXPR) are cleared, i.e. there is no pending message in any receiving mailbox. It is in effect a logical OR of the pending flags from each configured receive mailbox with related MBIMR not set. It is also cleared by writing a '1' to all the correspondent bit position in MBIMR. Writing to this bit has no effect.

3. Sleep mode has been entered after a sleep request (MCR5) has been made while in Halt mode.

The GSR may be read after this bit is set to determine which state RCAN-ET is in.

**Important:** When a Sleep mode request needs to be made, the Halt mode must be used beforehand. Please refer to the MCR5 description and figure 19.9.

IRR0 is set by the transition from "0" to "1" of GSR3 or GSR4 or by transition from Halt mode to Sleep mode. So, IRR0 is not set if RCAN-ET enters Halt mode again right after exiting from Sleep mode, without GSR4 being cleared. Similarly, IRR0 is not set by direct transition from Sleep mode to Halt Request. At the transition from Halt/Sleep mode to Transition/Reception, clearing IRR0 needs (one-bit time - TSEG2) to (one-bit time \* 2 - TSEG2).

In the case of Reset mode, IRR0 is set, however, the interrupt to the CPU is not asserted since IRR0 is automatically set by initialization.

Bit 0: IRR0	Description
0	[Clearing condition] Writing 1
1	Transition to S/W reset mode or transition to halt mode or transition to Sleep mode (Initial value) [Setting condition] When reset/halt/sleep transition is completed after RCAN-ET request (MCR0 or HW) or Halt mode (MCR1) or Sleep mode (MCR5) is requested.

**Bits 15 to 0:** Maskable interrupt sources corresponding to IRR[15:0] respectively. When set, the interrupt signal is not generated, although setting the corresponding IRR bit is still performed.

Bit[15:0]: IMRn	Description
0	Corresponding IRR is not masked (IRQ is generated for interrupt of IRR)
1	Corresponding interrupt of IRR is masked (Initial value)

#### (6) Transmit Error Counter (TEC) and Receive Error Counter (REC)

The Transmit Error Counter (TEC) and Receive Error Counter (REC) is a 16-bit read/write register that functions as a counter indicating the number of transmit/receive message errors on the CAN Interface. The count value is stipulated in the CAN protocol specification Refs. [1], [2], [3], and [4]. When not in (Write Error Counter) test mode this register is read only, and cannot be modified by the CAN Interface. This register can be cleared by a Reset request (MCR0) entering to bus off.


In Write Error Counter test mode (i.e. TST[2:0] = 3'b100), it is possible to write to this register. The same value can only be written to TEC/REC, and the value written into TEC is set to REC and REC. When writing to this register, RCAN-ET needs to be put into Halt Mode. This register is only intended for test purposes.

The following sections describe RCAN-ET Mailbox registers that control / flag individual Mailboxes. The address is mapped as follows.


**Important:** LongWord access is carried out as two consecutive Word accesses.

Transmit Acknowledge 0	H'032	TXACK0	Word
	H'034		
	H'036		
	H'038		
Abort Acknowledge 0	H'03A	ABACK0	Word
	H'03C		
	H'03E		
	H'040		
Data Frame Receive Pending 0	H'042	RXPR0	Word
	H'044		
	H'046		
	H'048		
Remote Frame Receive Pending 0	H'04A	RFPR0	Word
	H'04C		
	H'04E		
	H'050		
Mailbox Interrupt Mask Register 0	H'052	MBIMR0	Word
	H'054		
	H'056		
	H'058		
Unread message Status Register 0	H'05A	UMSR0	Word
	H'05C		
	H'05E		

**Figure 19.7 RCAN-ET Mailbox Registers**



### <Longword Read Operation>



The TXPR1 register cannot be modified and it is always fixed to '0'. The TXPR0 controls Mailbox-15 to Mailbox-1. The CPU may set the TXPR bits to affect any message being considered for transmission by writing a '1' to the corresponding bit location. Writing a '0' has no effect, and TXPR cannot be cleared by writing a '0' and must be cleared by setting the corresponding TXCR bits. TXPR may be read by the CPU to determine which, if any, transmissions are pending or in progress. In effect there is a transmit pending bit for all Mailboxes except for the Mailbox-0. Writing a '1' to a bit location when the mailbox is not configured for transmit is not allowed.



When the RCAN-ET changes the state of any TXPR bit position to a '0', an empty slot in the IRR8 may be generated. This indicates that either a successful or an aborted mailbox transmission has just been made. If a message transmission is successful it is signalled in the TXACK register, and if a message transmission abortion is successful it is signalled in the ABACK register. By checking these registers, the contents of the Message of the corresponding Mailbox may be modified to prepare for the next transmission.

- TXPR1



Note: \* Any write operation is ignored.

Read value is always H'0000. Long word access is mandatory when reading or writing TXPR1/TXPR0. Writing any value to TXPR1 is allowed, however, write operation to TXPR0 has no effect.

- TXPR0



Note: \* it is possible only to write a '1' for a Mailbox configured as transmitter.


**Bit 0 — Reserved.** This bit is always 0 as this is a receive-only Mailbox. Writing a 1 to this position has no effect. The returned value is '0'.

## (2) Transmit Cancel Register (TXCR0)

TXCR0 is a 16-bit read / conditionally-write registers. The TXCR0 controls Mailbox-15 to Mailbox-1. This register is used by the CPU to request the pending transmission requests in the TXPR to be cancelled. To clear the corresponding bit in the TXPR the CPU must write a 1 to the corresponding bit position in the TXCR. Writing a '0' has no effect.

When an abort has succeeded the CAN controller clears the corresponding TXPR + TXCR bit and sets the corresponding ABACK bit. However, once a Mailbox has started a transmission it cannot be cancelled by this bit. In such a case, if the transmission finishes in success, the CAN controller clears the corresponding TXPR + TXCR bit, and sets the corresponding TXACK bit. However, if the transmission fails due to a bus arbitration loss or an error on the bus, the CAN controller clears the corresponding TXPR + TXCR bit, and sets the corresponding ABACK bit. If an attempt is made by the CPU to clear a mailbox transmission that is not transmit-pending, it has no effect. In this case the CPU will be not able at all to set the TXCR flag.

- TXCR0



Note: \* Only writing a '1' to a Mailbox that is requested for transmission and is configured to transmit.

**Bit 0:** This bit is always '0' as this is a receive-only mailbox. Writing a '1' to this bit position has no effect and always read back as a '0'.

### (3) Transmit Acknowledge Register (TXACK0)

The TXACK0 is a 16-bit read / conditionally-write registers. This register is used to signal the CPU that a mailbox transmission has been successfully made. When a transmission has been received by the RCAN-ET sets the corresponding bit in the TXACK register. The CPU may clear a bit by writing a '1' to the corresponding bit location. Writing a '0' has no effect.

- TXACK0



Note: \* Only when writing a '1' to clear.

**Bits 15 to 1:** Notifies that the requested transmission of the corresponding Mailbox has finished successfully. The bit 15 to 1 corresponds to Mailbox-15 to 1 respectively.

Bit[15:1]:TXACK0	Description
0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox has successfully transmitted message (Data Remote Frame) [Setting Condition] Completion of message transmission for corresponding mailbox

**Bit 0:** This bit is always '0' as this is a receive-only mailbox. Writing a '1' to this bit position has no effect and always read back as a '0'.

Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
 R/W: R/W\* R/W\* R/W\* R/W\* R/W\* R/W\* R/W\* R/W\* R/W\* R/W\* R/W\* R/W\* R/W\* R/W\* R/W\*

Note: \* Only when writing a '1' to clear.

**Bits 15 to 1:** Notifies that the requested transmission cancellation of the corresponding Mailbox has been performed successfully. The bit 15 to 1 corresponds to Mailbox-15 to 1 respectively.

**Bit[15:1]:ABACK0 Description**

Bit	Description
0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox has cancelled transmission of message (Data Frame) (Remote Frame) [Setting Condition] Completion of transmission cancellation for corresponding mailbox

**Bit 0:** This bit is always '0' as this is a receive-only mailbox. Writing a '1' to this bit position has no effect and always read back as a '0'.

**(5) Data Frame Receive Pending Register (RXPR0)**


The RXPR0 is a 16-bit read / conditionally-write registers. The RXPR is a register that contains the received Data Frames pending flags associated with the configured Receive Mailboxes. When a CAN Data Frame is successfully stored in a receive mailbox the corresponding bit is set in the RXPR. The bit may be cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. However, the bit may only be set if the mailbox is configured by its MBC (Mailbox Configuration) to receive Data Frames. When a RXPR bit is set, it also sets IRR1 (Data Frame Received Interrupt Flag) if its MBIMR (Mailbox Interrupt Mask Register) is not set, and an interrupt signal is generated if IMR1 is not set. Please note that these bits are only set by receiving Data Frames and not by receiving Remote frames.

0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox received a CAN Data Frame [Setting Condition] Completion of Data Frame receive on corresponding mailbox

**(6) Remote Frame Receive Pending Register (RFPR0)**

The RFPR0 is a 16-bit read / conditionally-write registers. The RFPR is a register that contains received Remote Frame pending flags associated with the configured Receive Mailboxes. When a CAN Remote Frame is successfully stored in a receive mailbox the corresponding bit in the RFPR is set. The bit may be cleared by writing a '1' to the corresponding bit position. Writing '0' has no effect. In effect there is a bit position for all mailboxes. However, the bit may only be set if the mailbox is configured by its MBC (Mailbox Configuration) to receive Remote Frames. When the RFPR bit is set, it also sets IRR2 (Remote Frame Request Interrupt Flag) if its MBIMR (Mailbox Interrupt Mask Register) is not set, and the interrupt signal is generated if IMR2 is not set. Note that these bits are only set by receiving Remote Frames and not by receiving Data Frames.

• RFPR0




Note: \* Only when writing a '1' to clear.

setting of IRR related to the Mailbox activities, that are IRR[1] – Data Frame Received Interrupt, IRR[2] – Remote Frame Request Interrupt, IRR[8] – Mailbox Empty Interrupt, and IRR[9] – Message OverRun/OverWrite Interrupt. If a mailbox is configured as receive, a mask at the corresponding bit position prevents the generation of a receive interrupt (IRR[1] and IRR[2], IRR[8] and IRR[9]) but does not prevent the setting of the corresponding bit in the RXPR or RFPR or TXPR. Similarly when a mailbox has been configured for transmission, a mask prevents the generation of an Interrupt signal and setting of an Mailbox Empty Interrupt due to successful transmission or abortion of transmission (IRR[8]), however, it does not prevent the RCAN-ET from clearing the corresponding TXPR/TXCR bit + setting the TXACK bit for successful transmission, and does not prevent the RCAN-ET from clearing the corresponding TXPR/TXCR bit + setting the TXACK bit for abortion of the transmission.

A mask is set by writing a '1' to the corresponding bit position for the mailbox activity to be masked. At reset all mailbox interrupts are masked.

- MBIMR0



**Bits 15 to 0:** Enable or disable interrupt requests from individual Mailbox-15 to Mailbox-0 respectively.

**Bit[15:0]: MBIMR0 Description**

0	Interrupt Request from IRR1/IRR2/IRR8/IRR9 enabled
1	Interrupt Request from IRR1/IRR2/IRR8/IRR9 disabled (initial value)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	UMSR0[15:0]														
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	R/W:R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	

**Bits 15 to 0:** Indicate that an unread received message has been overwritten or overrun has occurred for Mailboxes 15 to 0.

**Bit[15:0]: UMSR0    Description**

0	[Clearing Condition] Writing '1' (initial value)
1	Unread received message is overwritten by a new message or over condition [Setting Condition] When a new message is received before RXPR is cleared

Bit10: TST2	Bit9: TST1	Bit8: TST0	Description
0	0	0	Normal Mode (initial value)
0	0	1	Listen-Only Mode (Receive-Only Mode)
0	1	0	Self Test Mode 1 (External)
0	1	1	Self Test Mode 2 (Internal)
1	0	0	Write Error Counter
1	0	1	Error Passive Mode
1	1	0	setting prohibited
1	1	1	setting prohibited

Normal Mode: RCAN-ET operates in the normal mode.

Listen-Only Mode: ISO-11898 requires this mode for baud rate detection. The Error Counters are cleared and disabled so that the TEC/REC does not store the values, and the Tx Output is disabled so that RCAN-ET does not generate error frames or acknowledgment bits. IRR13 is set when a message error occurs.

Self Test Mode 1: RCAN-ET generates its own Acknowledge bit, and can store its messages into a reception mailbox (if required). The Rx/Tx pins connected to the CAN bus.

Self Test Mode 2: RCAN-ET generates its own Acknowledge bit, and can store its messages into a reception mailbox (if required). The Rx/Tx pins need to be connected to the CAN bus or any external devices, as internal Tx is looped back to the internal Rx. Tx pin outputs only recessive bits and Rx pin is disabled.



Note: the REC will not be modified by implementing this Mode. However, once running in Error Passive Mode, the REC will in normally should errors be received. In this Mode, RCAN-ET will BusOff if TEC reaches 256 (Dec). However when this mode is RCAN-ET will not be able to become Error Active. Consequently end of the Bus Off recovery sequence, RCAN-ET will move to Passive and not to Error Active


When message error occurs, IRR13 is set in all test modes.

#### **19.4.2 Configuration of RCAN-ET**

RCAN-ET is considered in configuration mode or after a H/W (Power On Reset)/ S/W (reset or when in Halt mode. In both conditions RCAN-ET cannot join the CAN Bus activity. configuration changes have no impact on the traffic on the CAN Bus.

- After a Reset request

The following sequence must be implemented to configure the RCAN-ET after (S/W) reset. After reset, all the registers are initialized, therefore, RCAN-ET needs to be configured before joining the CAN bus activity. Please read the notes carefully.





- Notes:
1. SW reset could be performed at any time by setting MCR[0] = 1.
  2. Mailboxes are comprised of RAMs, therefore, please initialise all the mailboxes enabled by MBC.
  3. It takes about one bit time quantum for the value to reach 0.
  4. If there is no TXPR set, RCAN-ET will receive the next incoming message.  
If there is a TXPR(s) set, RCAN-ET will start transmission of the message and will be arbitrated by the  
If it loses the arbitration, it will become a receiver.

**Figure 19.8 Reset Sequence**

When RCAN-ET is in sleep mode the clock for the main blocks of the IP is stopped to reduce power consumption. Only the following user registers are clocked and can be accessed: MCR, GSR, IRR and IMR. Interrupt related to transmission (TXACK and ABACK) and reception (RXPR and RFPR) cannot be cleared when in sleep mode (as TXACK, ABACK, RXPR and RFPR are not accessible) and must to be cleared beforehand.

The following diagram shows the flow to follow to move RCAN-ET into sleep mode.






**Figure 19.9 Halt Mode / Sleep Mode**


- Notes:
1. MCR5 can be cleared by automatically by detecting a dominant bit on the CAN bus or by writing "0". MCR7 is set or by writing "0".
  2. MCR1 is cleared in SW. Clearing MCR1 and setting MCR5 have to be carried out in the same instruction.
  3. MCR1 must not be cleared in SW, before GSR4 is set. MCR1 can be set automatically in HW when RCAN-ET moves to Bus Off and MCR14 and MCR6 are both set.
  4. When MCR5 is cleared and MCR1 is set at the same time, RCAN-ET moves to Halt Request. Right after that, it moves to Halt Mode with no reception/transmission.

The following table shows conditions to access registers.

2. When TXPR is not set.



**Figure 19.10 Transmission Request**



**Figure 19.11 Internal Arbitration for Transmission**


The RCAN-ET has two state machines. One is for transmission, and the other is for reception.

- 1-1: When a TXPR bit(s) is set while the CAN bus is idle, the internal arbitration starts immediately and the transmission is started.
- 1-2: Operations for both transmission and reception starts at SOF. Since there is no reception frame, RCAN-ET becomes transmitter.
- 2-1: At crc delimiter, internal arbitration to search next message transmitted starts.
- 2-2: Operations for both transmission and reception starts at SOF. Because of a reception with higher priority, RCAN-ET becomes receiver. Therefore, Reception is carried out instead of transmitting Frame-3.
- 3-1: At crc delimiter, internal arbitration to search next message transmitted starts.
- 3-2: Operations for both transmission and reception starts at SOF. Since a transmission of higher priority than reception one, RCAN-ET becomes transmitter.

Internal arbitration for the next transmission is also performed at the beginning of each error delimiter in case of an error is detected on the CAN Bus. It is also performed at the beginning of error delimiters following overload frame.







**Figure 19.12 Message Receive Sequence**

CAN-ID is overwritten by a different CAN-ID of the received message due to the LAFM. This also implies that, if the identifier of a received message matches to ID + LAFM of Mailboxes, the higher numbered Mailbox will always store the relevant messages and the lower numbered Mailbox will never receive messages. Therefore, the settings of the identifiers and LAFMs need to be carefully selected.

With regards to the reception of data and remote frames described in the above flow diagram, clearing of the UMSR flag after the reading of IRR is to detect situations where a message is overwritten by a new incoming message stored in the same mailbox while the interrupt service routine is running. If during the final check of UMSR a overwrite condition is detected then the message needs to be discarded and read again.

In case UMSR is set and the Mailbox is configured for overrun (NMC = 0) the message is still valid, however it is obsolete as it is not reflecting the latest message monitored on the CAN bus. Please access the full Mailbox content before clearing the related RXPR/RFPR flag.

Please note that in the case a received remote frame is overwritten by a data frame, both the remote frame request interrupt (IRR2) and data frame received interrupt (IRR1) and also the Receive Flags (RXPR and RFPR) are set. In an analogous way, the overwriting of a data frame by a remote frame, leads to setting both IRR2 and IRR1.

In the Overrun Mode (NMC = '0'), only the first Mailbox will cause the flags to be asserted. If a Data Frame is initially received, then RXPR and IRR1 are both asserted. If a Remote Frame is then received before the Data Frame has been read, then RFPR and IRR2 are NOT set. However, UMSR of the corresponding Mailbox will still be set.

Confirm that the corresponding TXPK is not set. The configuration can be changed to Halt or reset state. Please note that it might take longer for RCAN-ET to transit to Halt if it is receiving or transmitting a message (as the transition to the halt state is delayed until the end of the reception/transmission), and also RCAN-ET will not be able to receive/transmit messages during the Halt state.


In case RCAN-ET is in the Bus Off state the transition to halt state depends on the configuration of the bit 6 of MCR and also bit and 14 of MCR.

- Change configuration (ID, RTR, IDE, LAFM, Data, DLC, NMC, ATX, DART, MBO, receiver box or Change receiver box to transmitter box

The configuration can be changed only in Halt Mode.

RCAN-ET will not lose a message if the message is currently on the CAN bus and RCAN-ET is a receiver. RCAN-ET will be moving into Halt Mode after completing the current message. Please note that it might take longer if RCAN-ET is receiving or transmitting a message (as the transition to the halt state is delayed until the end of the reception/transmission), and also RCAN-ET will not be able to receive/transmit messages during the Halt Mode.


In case RCAN-ET is in the Bus Off state the transition to halt mode depends on the configuration of the bit 6 and 14 of MCR.




**Figure 19.13 Change ID of Receive Box or Change Receive Box to Transmitter Mode**

	Error passive mode (TEC ≥ 128 or REC ≥ 128)	IRR3	
	Bus Off (TEC ≥ 256)/Bus Off recovery	IRR6	
	Error warning (TEC ≥ 96)	IRR3	
	Error warning (REC ≥ 96)	IRR4	
OVR_0	Message error detection	IRR13* <sup>1</sup>	
	Reset/halt/CAN sleep transition	IRR0	
	Overload frame transmission	IRR7	
	Unread message overwrite (overrun)	IRR9	
	Detection of CAN bus operation in CAN sleep mode	IRR12	
RM0_0* <sup>2</sup>	Data frame reception	IRR1* <sup>3</sup>	Pos
RM1_0* <sup>2</sup>	Remote frame reception	IRR2* <sup>3</sup>	
SLE_0	Message transmission/transmission disabled (slot empty)	IRR8	Not

- Notes:
1. Available only in Test Mode.
  2. RM0\_0 is an interrupt generated by the remote request pending flag for mailbox 0 (RFPR0[0]) or the data frame receive flag for mailbox 0 (RXPR0[0]). RM1\_0 is an interrupt generated by the remote request pending flag for mailbox n (RFPR0[n]) or the data frame receive flag for mailbox n (RXPR0[n]) (n = 1 to 15).
  3. IRR1 is a data frame received interrupt flag for mailboxes 0 to 15, and IRR2 is a remote frame request interrupt flag for mailboxes 0 to 15.
  4. The DTC can be activated only by the RM0\_0 interrupt.



**Figure 19.14 DTC Transfer Flowchart**



**Figure 19.15 High-Speed CAN Interface Using HA13721**



- **Hardware reset**  
RCAN-ET is reset to the initial state by power-on reset or on entering module stop or software standby mode.
- **Software reset**  
By setting the MCR0 bit in Master Control Register (MCR), RCAN-ET registers, except the MCR0 bit, and the CAN communication circuitry are initialized.

Since the IRR0 bit in Interrupt Request Register (IRR) is set by the initialization upon reset, it should be cleared while RCAN-ET is in configuration mode during the reset sequence.

The areas except for message control field 1 (CONTROL1) of mailboxes are not initialized after reset because they are in RAM. After power-on reset, all mailboxes should be initialized. RCAN-ET is in configuration mode during the reset sequence.

### **19.8.3 CAN Sleep Mode**

In CAN sleep mode, the clock supply to the major parts in the module is stopped. There is no access not make access in CAN sleep mode except for access to the MCR, GSR, IRR, and IMR.

### **19.8.4 Register Access**

If the mailbox area is accessed while the CAN communication circuitry in RCAN-ET is in sleep mode, a received CAN bus frame in a mailbox, a 0 to five peripheral clock cycles of wait state is generated.



Port	(Related Module)	(Related Module)	(Related Module)	(Related Module)
A	PA0 I/O (port)	$\overline{POE0}$ input (POE)	RXD0 input (SCI)	—
	PA1 I/O (port)	$\overline{POE1}$ input (POE)	TXD0 output (SCI)	—
	PA2 I/O (port)	IRQ0 input (INTC)	$\overline{POE2}$ input (POE)	SCK0 I/O (SCI)
	PA3 I/O (port)	IRQ1 input (INTC)	RXD1 input (SCI)	—
	PA4 I/O (port)	IRQ2 input (INTC)	TXD1 output (SCI)	—
	PA5 I/O (port)	IRQ3 input (INTC)	SCK1 I/O (SCI)	—
	PA6 I/O (port)	$\overline{UBCTR\overline{G}}$ output (UBC)*	TCLKA input (MTU2)	$\overline{POE4}$ input (POE)
	PA7 I/O (port)	TCLKB input (MTU2)	$\overline{POE5}$ input (POE)	SCK2 I/O (SCI)
	PA8 I/O (port)	TCLKC input (MTU2)	$\overline{POE6}$ input (POE)	RXD2 input (SCI)
	PA9 I/O (port)	TCLKD input (MTU2)	$\overline{POE8}$ input (POE)	TXD2 output (SCI)
	PA10 I/O (port)	RXD0 input (SCI)	—	—
	PA11 I/O (port)	TXD0 output (SCI)	$\overline{ADTR\overline{G}}$ input (A/D)	—
	PA12 I/O (port)	SCK0 I/O (SCI)	$\overline{SCS}$ I/O (SSU)	—
	PA13 I/O (port)	SCK1 I/O (SCI)	SSCK I/O (SSU)	—
	PA14 I/O (port)	RXD1 input (SCI)	SSI I/O (SSU)	—
	PA15 I/O (port)	TXD1 output (SCI)	SSO I/O (SSU)	—

Note: \* Function enabled on the SH7136 only.

		(UBC)*		
PA7 I/O (port)	TCLKB input (MTU2)	POE5 input (POE)	SCK2 I/O (SCI)	—
PA8 I/O (port)	WRL output (BSC)	TCLKC input (MTU2)	POE6 input (POE)	RXD2 input (SCI)
PA9 I/O (port)	WAIT input (BSC)	TCLKD input (MTU2)	POE8 input (POE)	TXD2 output (SCI)
PA10 I/O (port)	A6 output (BSC)	RXD0 input (SCI)	—	—
PA11 I/O (port)	A7 output (BSC)	TXD0 output (SCI)	ADTRG input (A/D)	—
PA12 I/O (port)	A8 output (BSC)	SCK0 I/O (SCI)	SCS I/O (SSU)	—
PA13 I/O (port)	A9 output (BSC)	SCK1 I/O (SCI)	SSCK I/O (SSU)	—
PA14 I/O (port)	A10 output (BSC)	RXD1 input (SCI)	SSI I/O (SSU)	—
PA15 I/O (port)	CK output (CPG)	TXD1 output (SCI)	SSO I/O (SSU)	—

Note: \* Function enabled on the SH7137 only.

**Table 20.3 SH7131/SH7136 Multiplexed Pins (Port B)**

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)
B	PB2 I/O (port)	IRQ0 input (INTC)	POE0 input (POE)	TIC5VS input (MTU2S)	SCL I/O (I2C)
	PB3 I/O (port)	IRQ1 input (INTC)	POE1 input (POE)	TIC5V input (MTU2)	SDA I/O (I2C)
	PB4 I/O (port)	IRQ2 input (INTC)	POE4 input (POE)	TIC5US input (MTU2S)	—
	PB5 I/O (port)	IRQ3 input (INTC)	POE5 input (POE)	TIC5U input (MTU2)	—
	PB6 I/O (port)	CTx0 output (RCAN-ET)	—	—	—
	PB7 I/O (port)	CRx0 input (RCAN-ET)	—	—	—

PB4 I/O (port)	A18 output (BSC)	IRQ2 input (INTC)	$\overline{\text{POE}}4$ input (POE)	TIC5US input (MTU2S)	—
PB5 I/O (port)	A19 output (BSC)	IRQ3 input (INTC)	$\overline{\text{POE}}5$ input (POE)	TIC5U input (MTU2)	—
PB6 I/O (port)	$\overline{\text{WAIT}}$ input (BSC)	CTx0 output (RCAN-ET)	—	—	—
PB7 I/O (port)	$\overline{\text{CS}}1$ output (BSC)	CRx0 input (RCAN-ET)	—	—	—

**Table 20.5 SH7132/SH7137 Multiplexed Pins (Port D)**

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)
D	PD0 I/O (port)	D0 I/O (BSC)	RXD0 input (SCI)	—
	PD1 I/O (port)	D1 I/O (BSC)	TXD0 output (SCI)	—
	PD2 I/O (port)	D2 I/O (BSC)	SCK0 I/O (SCI)	—
	PD3 I/O (port)	D3 I/O (BSC)	RXD1 input (SCI)	—
	PD4 I/O (port)	D4 I/O (BSC)	TXD1 output (SCI)	—
	PD5 I/O (port)	D5 I/O (BSC)	SCK1 I/O (SCI)	—
	PD6 I/O (port)	D6 I/O (BSC)	RXD2 input (SCI)	—
	PD7 I/O (port)	D7 I/O (BSC)	TXD2 output (SCI)	$\overline{\text{SCS}}$ I/O (SSU)
	PD8 I/O (port)	SCK2 I/O (SCI)	SSCK I/O (SSU)	—
	PD9 I/O (port)	SSI I/O (SSU)	—	—
	PD10 I/O (port)	SSO I/O (SSU)	—	—

PE6 I/O (port)	TIOC2A I/O (MTU2)	SCK1 I/O (SCI)	—
PE7 I/O (port)	TIOC2B I/O (MTU2)	—	—
PE8 I/O (port)	TIOC3A I/O (MTU2)	—	—
PE9 I/O (port)	TIOC3B I/O (MTU2)	—	—
PE10 I/O (port)	TIOC3C I/O (MTU2)	—	—
PE11 I/O (port)	TIOC3D I/O (MTU2)	—	—
PE12 I/O (port)	TIOC4A I/O (MTU2)	—	—
PE13 I/O (port)	TIOC4B I/O (MTU2)	$\overline{\text{MRES}}$ input (INTC)	—
PE14 I/O (port)	TIOC4C I/O (MTU2)	—	—
PE15 I/O (port)	TIOC4D I/O (MTU2)	$\overline{\text{IRQOUT}}$ output (INTC)	—
PE16 I/O (port)	TIOC3BS I/O (MTU2S)	$\overline{\text{ASEBRKAK}}$ output (E10A)*	$\overline{\text{ASEBRK}}$ input (E10A)*
PE17 I/O (port)	TIOC3DS I/O (MTU2S)	TCK input (H-UDI)*	—
PE18 I/O (port)	TIOC4AS I/O (MTU2S)	TDI input (H-UDI)*	—
PE19 I/O (port)	TIOC4BS I/O (MTU2S)	TDO output (H-UDI)*	—
PE20 I/O (port)	TIOC4CS I/O (MTU2S)	TMS input (H-UDI)*	—
PE21 I/O (port)	TIOC4DS I/O (MTU2S)	$\overline{\text{TRST}}$ input (H-UDI)*	—

Note: \* Function enabled on the SH7136 only.

PE6 I/O (port)	A13 output (BSC)	TIOC2A I/O (MTU2)	SCK1 I/O (SCI)	—
PE7 I/O (port)	A14 output (BSC)	TIOC2B I/O (MTU2)	—	—
PE8 I/O (port)	A15 output (BSC)	TIOC3A I/O (MTU2)	—	—
PE9 I/O (port)	TIOC3B I/O (MTU2)	—	—	—
PE10 I/O (port)	$\overline{CS0}$ output (BSC)	TIOC3C I/O (MTU2)	—	—
PE11 I/O (port)	TIOC3D I/O (MTU2)	—	—	—
PE12 I/O (port)	TIOC4A I/O (MTU2)	—	—	—
PE13 I/O (port)	TIOC4B I/O (MTU2)	$\overline{MRES}$ input (INTC)	—	—
PE14 I/O (port)	TIOC4C I/O (MTU2)	—	—	—
PE15 I/O (port)	TIOC4D I/O (MTU2)	$\overline{IRQOUT}$ output (INTC)	—	—
PE16 I/O (port)	$\overline{WAIT}$ input (BSC)	TIOC3BS I/O (MTU2S)	$\overline{ASEBRKAK}$ output (E10A)*	$\overline{ASEBRK}$ (E10A)*
PE17 I/O (port)	$\overline{CS0}$ output (BSC)	TIOC3DS I/O (MTU2S)	TCK input (H-UDI)*	—
PE18 I/O (port)	$\overline{CS1}$ output (BSC)	TIOC4AS I/O (MTU2S)	TDI input (H-UDI)*	—
PE19 I/O (port)	$\overline{RD}$ output (BSC)	TIOC4BS I/O (MTU2S)	TDO output (H-UDI)*	—
PE20 I/O (port)	TIOC4CS I/O (MTU2S)	TMS input (H-UDI)*	—	—
PE21 I/O (port)	$\overline{WRL}$ output (BSC)	TIOC4DS I/O (MTU2S)	$\overline{TRST}$ input (H-UDI)*	—

Note: \* Function enabled on the SH7137 only.

PF10 input (port)	AN10 input (A/D)
PF11 input (port)	AN11 input (A/D)
PF12input (port)	AN12 input (A/D)
PF13 input (port)	AN13 input (A/D)
PF14 input (port)	AN14 input (A/D)
PF15 input (port)	AN15 input (A/D)

Note: During A/D conversion, the AN input function is enabled.



PF6 input (port)	AN6 input (A/D)
PF7 input (port)	AN7 input (A/D)
PF8 input (port)	AN8 input (A/D)
PF9 input (port)	AN9 input (A/D)
PF10 input (port)	AN10 input (A/D)
PF11 input (port)	AN11 input (A/D)
PF12input (port)	AN12 input (A/D)
PF13 input (port)	AN13 input (A/D)
PF14 input (port)	AN14 input (A/D)
PF15 input (port)	AN15 input (A/D)

Note: During A/D conversion, the AN input function is enabled.

60	PLLVss	PLLVss
68	AVrefh	AVrefh
73	AVrefl	AVrefl
56	EXTAL	EXTAL
55	XTAL	XTAL
62	MD1	MD1
59	FWE* <sup>1</sup>	FWE* <sup>1</sup>
54	$\overline{\text{RES}}$	$\overline{\text{RES}}$
80	WDTOVF	WDTOVF
58	NMI	NMI
61	$\overline{\text{ASEMD0}}^{*1}$	$\overline{\text{ASEMD0}}^{*1}$
53	PA0	PA0/POE0/RXD0
52	PA1	PA1/ $\overline{\text{POE1}}$ /TXD0
51	PA2	PA2/IRQ0/POE2/SCK0
50	PA3	PA3/IRQ1/RXD1
48	PA4	PA4/IRQ2/TXD1
47	PA5	PA5/IRQ3/SCK1
45	PA6	PA6/ $\overline{\text{UBCTRG}}^{*2}$ /TCLKA/POE4
43	PA7	PA7/TCLKB/POE5/SCK2
42	PA8	PA8/TCLKC/ $\overline{\text{POE6}}$ /RXD2
41	PA9	PA9/TCLKD/POE8/TXD2
40	PA10	PA10/RXD0
39	PA11	PA11/TXD0/ADTRG

32	PB4	PB4/IRQ2/POE4/TIC5US
31	PB5	PB5/IRQ3/POE5/TIC5U
30	PB6	PB6/CTx0
28	PB7	PB7/CRx0
26	PE0	PE0/TIOC0A
25	PE1	PE1/TIOC0B/RXD0
24	PE2	PE2/TIOC0C/TXD0
23	PE3	PE3/TIOC0D/SCK0
22	PE4	PE4/TIOC1A/RXD1
21	PE5	PE5/TIOC1B/TXD1
20	PE6	PE6/TIOC2A/SCK1
19	PE7	PE7/TIOC2B
18	PE8	PE8/TIOC3A
16	PE9	PE9/TIOC3B
17	PE10	PE10/TIOC3C
14	PE11	PE11/TIOC3D
12	PE12	PE12/TIOC4A
11	PE13	PE13/TIOC4B/MRES
9	PE14	PE14/TIOC4C
8	PE15	PE15/TIOC4D/IRQOUT
7	PE16/(ASEBRKAK/ASEBRK* <sup>1</sup> )	PE16/TIOC3BS
6	PE17/(TCK* <sup>1</sup> )	PE17/TIOC3DS
5	PE18/(TDI* <sup>1</sup> )	PE18/TIOC4AS

74	PF3/AN3	PF3/AN3
72	PF8/AN8	PF8/AN8
71	PF9/AN9	PF9/AN9
70	PF10/AN10	PF10/AN10
69	PF11/AN11	PF11/AN11
67	PF12/AN12	PF12/AN12
66	PF13/AN13	PF13/AN13
65	PF14/AN14	PF14/AN14
64	PF15/AN15	PF15/AN15

- Notes: 1. Fixed to TMS,  $\overline{\text{TRST}}$ , TDI, TDO, TCK, and  $\overline{\text{ASEBRKAK}}/\overline{\text{ASEBRK}}$  when using t  
(ASEMD0 = low).
2. Function enabled on the SH7136 only.

88	AVrefh	AVrefh
93	AVrefl	AVrefl
75	PLLVss	PLLVss
72	EXTAL	EXTAL
71	XTAL	XTAL
78	MD0	MD0
77	MD1	MD1
74	FWE* <sup>1</sup>	FWE* <sup>1</sup>
70	$\overline{\text{RES}}$	$\overline{\text{RES}}$
100	$\overline{\text{WDTOVF}}$	$\overline{\text{WDTOVF}}$
73	NMI	NMI
76	$\overline{\text{ASEMD0}}^{*1}$	$\overline{\text{ASEMD0}}^{*1}$
69	A0	PA0/A0/ $\overline{\text{POE0}}$ /RXD0
68	A1	PA1/A1/ $\overline{\text{POE1}}$ /TXD0
67	A2	PA2/A2/IRQ0/ $\overline{\text{POE2}}$ /SCK0
66	A3	PA3/A3/IRQ1/RXD1
65	A4	PA4/A4/IRQ2/TXD1
63	A5	PA5/A5/IRQ3/SCK1
62	$\overline{\text{RD}}$	PA6/ $\overline{\text{RD}}$ / $\overline{\text{UBCTRG}}^{*2}$ / $\overline{\text{TCLKA}}$ / $\overline{\text{POE4}}$
61	PA7	PA7/ $\overline{\text{TCLKB}}$ / $\overline{\text{POE5}}$ /SCK2
60	WRL	PA8/WRL/ $\overline{\text{TCLKC}}$ / $\overline{\text{POE6}}$ /RXD2
58	PA9	PA9/ $\overline{\text{WAIT}}$ / $\overline{\text{TCLKD}}$ / $\overline{\text{POE8}}$ /TXD2
56	A6	PA10/A6/RXD0

47	PB1	PB1/BREQ/TIC5W
46	A16	PB2/A16/IRQ0/POE0/TIC5VS/SCL
45	A17	PB3/A17/IRQ1/POE1/TIC5V/SDA
44	PB4	PB4/A18/IRQ2/POE4/TIC5US
43	PB5	PB5/A19/IRQ3/POE5/TIC5U
42	PB6	PB6/WAIT/CTx0
41	PB7	PB7/CS1/CRx0
40	D0	PD0/D0/RXD0
38	D1	PD1/D1/TXD0
37	D2	PD2/D2/SCK0
35	D3	PD3/D3/RXD1
34	D4	PD4/D4/TXD1
33	D5	PD5/D5/SCK1
32	D6	PD6/D6/RXD2
31	D7	PD7/D7/TXD2/SCS
30	PD8	PD8/SCK2/SSCK
29	PD9	PD9/SSI
28	PD10	PD10/SSO

21	A13	PE6/A13/TIOC2A/SCK1
20	A14	PE7/A14/TIOC2B
19	A15	PE8/A15/TIOC3A
17	PE9	PE9/TIOC3B
18	CS0	PE10/CS0/TIOC3C
15	PE11	PE11/TIOC3D
13	PE12	PE12/TIOC4A
12	PE13	PE13/TIOC4B/MRES
10	PE14	PE14/TIOC4C
9	PE15	PE15/TIOC4D/IRQOUT
8	PE16/(ASEBRKAK/ASEBRK* <sup>1</sup> )	PE16/WAIT/TIOC3BS
7	PE17/(TCK* <sup>1</sup> )	PE17/CS0/TIOC3DS
6	PE18/(TDI* <sup>1</sup> )	PE18/CS1/TIOC4AS
5	PE19/(TDO* <sup>1</sup> )	PE19/RD/TIOC4BS
4	PE20/(TMS* <sup>1</sup> )	PE20/TIOC4CS
2	PE21/(TRST* <sup>1</sup> )	PE21/WRL/TIOC4DS
97	PF0/AN0	PF0/AN0
96	PF1/AN1	PF1/AN1
95	PF2/AN2	PF2/AN2
94	PF3/AN3	PF3/AN3
92	PF4/AN4	PF4/AN4
91	PF5/AN5	PF5/AN5
90	PF6/AN6	PF6/AN6

82	PF13/AN13	PF13/AN13
81	PF14/AN14	PF14/AN14
80	PF15/AN15	PF15/AN15

Notes: 1. Fixed to TMS,  $\overline{\text{TRST}}$ , TDI, TDO, TCK, and  $\overline{\text{ASEBRKAK}}/\overline{\text{ASEBRK}}$  when using t  
( $\overline{\text{ASEMD0}}$  = low).

2. Function enabled on the SH7137 only.



79	AVss	AVss	AVss	AVss
88	AVrefh	AVrefh	AVreth	AVreth
93	AVrefl	AVrefl	AVrefl	AVrefl
75	PLLVss	PLLVss	PLLVss	PLLVss
72	EXTAL	EXTAL	EXTAL	EXTAL
71	XTAL	XTAL	XTAL	XTAL
78	MD0	MD0	MD0	MD0
77	MD1	MD1	MD1	MD1
74	FWE	FWE	FWE	FWE
70	$\overline{\text{RES}}$	$\overline{\text{RES}}$	$\overline{\text{RES}}$	$\overline{\text{RES}}$
100	WDTOVF	WDTOVF	WDTOVF	WDTOVF
73	NMI	NMI	NMI	NMI
76	$\overline{\text{ASEMD0}}$	$\overline{\text{ASEMD0}}$	$\overline{\text{ASEMD0}}$	$\overline{\text{ASEMD0}}$
69	PA0	PA0/A0/ $\overline{\text{POE0}}$ /RXD0	PA0	PA0/ $\overline{\text{POE0}}$ /RXD0
68	PA1	PA1/A1/ $\overline{\text{POE1}}$ /TXD0	PA1	PA1/ $\overline{\text{POE1}}$ /TXD0
67	PA2	PA2/A2/IRQ0/ $\overline{\text{POE2}}$ /SCK0	PA2	PA2/IRQ0/ $\overline{\text{POE2}}$ /SCK0
66	PA3	PA3/A3/IRQ1/RXD1	PA3	PA3/IRQ1/RXD1
65	PA4	PA4/A4/IRQ2/TXD1	PA4	PA4/IRQ2/TXD1
63	PA5	PA5/A5/IRQ3/SCK1	PA5	PA5/IRQ3/SCK1
62	PA6	PA6/ $\overline{\text{RD}}$ / $\overline{\text{UBCTRG}}^{*2}$ /TCLKA/ $\overline{\text{POE4}}$	PA6	PA6/ $\overline{\text{UBCTRG}}^{*2}$ / $\overline{\text{POE4}}$
61	PA7	PA7/TCLKB/ $\overline{\text{POE5}}$ /SCK2	PA7	PA7/TCLKB/ $\overline{\text{POE5}}$ /SCK2
60	PA8	PA8/ $\overline{\text{WRL}}$ /TCLKC/ $\overline{\text{POE6}}$ /RXD2	PA8	PA8/TCLKC/ $\overline{\text{POE6}}$ /RXD2

52	PA14	PA14/A10/RXD1/SSI	PA14	PA14/RXD1/SSI
51	CK	PA15/CK/TXD1/SSO	PA15	PA15/TXD1/SSO
49	PB0	PB0/ $\overline{\text{BACK}}$ /TIC5WS	PB0	PB0/TIC5WS
47	PB1	PB1/ $\overline{\text{BREQ}}$ /TIC5W	PB1	PB1/TIC5W
46	PB2	PB2/A16/IRQ0/ $\overline{\text{POE0}}$ /TIC5VS/ SCL	PB2	PB2/IRQ0/ $\overline{\text{POE0}}$ /TIC5VS
45	PB3	PB3/A17/IRQ1/ $\overline{\text{POE1}}$ /TIC5V/ SDA	PB3	PB3/IRQ1/ $\overline{\text{POE1}}$ /TIC5V
44	PB4	PB4/A18/IRQ2/ $\overline{\text{POE4}}$ /TIC5US	PB4	PB4/IRQ2/ $\overline{\text{POE4}}$ /TIC5US
43	PB5	PB5/A19/IRQ3/ $\overline{\text{POE5}}$ /TIC5U	PB5	PB5/IRQ3/ $\overline{\text{POE5}}$ /TIC5U
42	PB6	PB6/ $\overline{\text{WAIT}}$ /CTx0	PB6	PB6/CTx0
41	PB7	PB7/ $\overline{\text{CS1}}$ /CRx0	PB7	PB7/CRx0
40	PD0	PD0/D0/RXD0	PD0	PD0/RXD0
38	PD1	PD1/D1/TXD0	PD1	PD1/TXD0
37	PD2	PD2/D2/SCK0	PD2	PD2/SCK0
35	PD3	PD3/D3/RXD1	PD3	PD3/RXD1
34	PD4	PD4/D4/TXD1	PD4	PD4/TXD1
33	PD5	PD5/D5/SCK1	PD5	PD5/SCK1
32	PD6	PD6/D6/RXD2	PD6	PD6/RXD2
31	PD7	PD7/D7/TXD2/ $\overline{\text{SCS}}$	PD7	PD7/TXD2/ $\overline{\text{SCS}}$
30	PD8	PD8/SCK2/SSCK	PD8	PD8/SCK2/SSCK
29	PD9	PD9/SSI	PD9	PD9/SSI
28	PD10	PD10/SSO	PD10	PD10/SSO

21	PE6	PE6/A13/TIOC2A/SCK1	PE6	PE6/TIOC2A/SCK1
20	PE7	PE7/A14/TIOC2B	PE7	PE7/TIOC2B
19	PE8	PE8/A15/TIOC3A	PE8	PE8/TIOC3A
17	PE9	PE9/TIOC3B	PE9	PE9/TIOC3B
18	PE10	PE10/ $\overline{CS0}$ /TIOC3C	PE10	PE10/TIOC3C
15	PE11	PE11/TIOC3D	PE11	PE11/TIOC3D
13	PE12	PE12/TIOC4A	PE12	PE12/TIOC4A
12	PE13	PE13/TIOC4B/ $\overline{MRES}$	PE13	PE13/TIOC4B/ $\overline{MRES}$
10	PE14	PE14/TIOC4C	PE14	PE14/TIOC4C
9	PE15	PE15/TIOC4D/ $\overline{IRQOUT}$	PE15	PE15/TIOC4D/ $\overline{IRQOUT}$
8	PE16/(ASEBRKAK/ $\overline{ASEBRK}^{*1}$ )	PE16/WAIT/TIOC3BS	PE16/(ASEBRKAK/ $\overline{ASEBRK}^{*1}$ )	PE16/TIOC3BS
7	PE17/(TCK $^{*1}$ )	PE17/ $\overline{CS0}$ /TIOC3DS	PE17/(TCK $^{*1}$ )	PE17/TIOC3DS
6	PE18/(TDI $^{*1}$ )	PE18/ $\overline{CS1}$ /TIOC4AS	PE18/(TDI $^{*1}$ )	PE18/TIOC4AS
5	PE19/(TDO $^{*1}$ )	PE19/ $\overline{RD}$ /TIOC4BS	PE19/(TDO $^{*1}$ )	PE19/TIOC4BS
4	PE20/(TMS $^{*1}$ )	PE20/TIOC4CS	PE20/(TMS $^{*1}$ )	PE20/TIOC4CS
2	PE21/(TRST $^{*1}$ )	PE21/ $\overline{WRL}$ /TIOC4DS	PE21/(TRST $^{*1}$ )	PE21/TIOC4DS
97	PF0/AN0	PF0/AN0	PF0/AN0	PF0/AN0
96	PF1/AN1	PF1/AN1	PF1/AN1	PF1/AN1
95	PF2/AN2	PF2/AN2	PF2/AN2	PF2/AN2
94	PF3/AN3	PF3/AN3	PF3/AN3	PF3/AN3

85	PF10/AN10	PF10/AN10	PF10/AN10	PF10/AN10
84	PF11/AN11	PF11/AN11	PF11/AN11	PF11/AN11
83	PF12/AN12	PF12/AN12	PF12/AN12	PF12/AN12
82	PF13/AN13	PF13/AN13	PF13/AN13	PF13/AN13
81	PF14/AN14	PF14/AN14	PF14/AN14	PF14/AN14
80	PF15/AN15	PF15/AN15	PF15/AN15	PF15/AN15

- Notes: 1. Fixed to TMS,  $\overline{\text{TRST}}$ , TDI, TDO, TCK, and  $\overline{\text{ASEBRKAK}}/\overline{\text{ASEBRK}}$  when using t  
(ASEMD0 = low).
2. Function enabled on the SH7137 only.

Port A control register L2	PACRL2	R/W	H'0000*	H'FFFFD114	8, 1
Port A control register L1	PACRL1	R/W	H'0000*	H'FFFFD116	8, 1
Port B I/O register L	PBIORL	R/W	H'0000	H'FFFFD186	8, 1
Port B control register L2	PBCRL2	R/W	H'0000	H'FFFFD194	8, 1
Port B control register L1	PBCRL1	R/W	H'0000*	H'FFFFD196	8, 1
Port D I/O register L	PDIORL	R/W	H'0000	H'FFFFD286	8, 1
Port D control register L3	PDCRL3	R/W	H'0000	H'FFFFD292	8, 1
Port D control register L2	PDCRL2	R/W	H'0000*	H'FFFFD294	8, 1
Port D control register L1	PDCRL1	R/W	H'0000*	H'FFFFD296	8, 1
Port E I/O register H	PEIORH	R/W	H'0000	H'FFFFD304	8, 1
Port E I/O register L	PEIORL	R/W	H'0000	H'FFFFD306	8, 1
Port E control register H2	PECRH2	R/W	H'0000	H'FFFFD30C	8, 1
Port E control register H1	PECRH1	R/W	H'0000	H'FFFFD30E	8, 1
Port E control register L4	PECRL4	R/W	H'0000	H'FFFFD310	8, 1
Port E control register L3	PECRL3	R/W	H'0000*	H'FFFFD312	8, 1
Port E control register L2	PECRL2	R/W	H'0000*	H'FFFFD314	8, 1
Port E control register L1	PECRL1	R/W	H'0000	H'FFFFD316	8, 1
IRQOUT function control register	IFCR	R/W	H'0000	H'FFFFD322	8, 1

Note: For SH7132 and SH7137, the initial value differs in the on-chip ROM enabled/disabled and external-extension mode. For details, refer to register descriptions in this section.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	PA15 IOR	PA14 IOR	PA13 IOR	PA12 IOR	PA11 IOR	PA10 IOR	PA9 IOR	PA8 IOR	PA7 IOR	PA6 IOR	PA5 IOR	PA4 IOR	PA3 IOR	PA2 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

## 20.1.2 Port A Control Registers L1 to L4 (PACRL1 to PACRL4)

PACRL1 to PACRL4 are 16-bit readable/writable registers that are used to select the function of the multiplexed pins on port A.

### SH7131/SH7136:

- Port A Control Register L4 (PACRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	PA15 MD2	PA15 MD1	PA15 MD0	-	PA14 MD2	PA14 MD1	PA14 MD0	-	PA13 MD2	PA13 MD1	PA13 MD0	-	PA12 MD2
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W

11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
10	PA14MD2	0	R/W	PA14 Mode
9	PA14MD1	0	R/W	Select the function of the PA14/RXD1/SSI p
8	PA14MD0	0	R/W	000: PA14 I/O (port) 101: SSI I/O (SSU) 110: RXD1 input (SCI) Other than above: Setting prohibited
7	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
6	PA13MD2	0	R/W	PA13 Mode
5	PA13MD1	0	R/W	Select the function of the PA13/SCK1/SSCK
4	PA13MD0	0	R/W	000: PA13 I/O (port) 101: SSCK I/O (SSU) 110: SCK1 I/O (SCI) Other than above: Setting prohibited
3	—	0	R	Reserved This bit is always read as 0. The write value always be 0.





14	PA11MD2	0	R/W	PA11 Mode
13	PA11MD1	0	R/W	Select the function of the PA11/TXD0/ $\overline{\text{ADTRG}}$
12	PA11MD0	0	R/W	000: PA11 I/O (port) 010: $\overline{\text{ADTRG}}$ input (A/D) 110: TXD0 output (SCI) Other than above: Setting prohibited
11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
10	PA10MD2	0	R/W	PA10 Mode
9	PA10MD1	0	R/W	Select the function of the PA10/RXD0 pin.
8	PA10MD0	0	R/W	000: PA10 I/O (port) 110: RXD0 input (SCI) Other than above: Setting prohibited
7	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
6	PA9MD2	0	R/W	PA9 Mode
5	PA9MD1	0	R/W	Select the function of the PA9/TCLKD/TXD2
4	PA9MD0	0	R/W	000: PA9 I/O (port) 001: TCLKD input (MTU2) 110: TXD2 output (SCI) 111: $\overline{\text{POE8}}$ input (POE) Other than above: Setting prohibited

• Port A Control Register L2 (PACRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	PA7 MD2	PA7 MD1	PA7 MD0	-	PA6 MD2	PA6 MD1	PA6 MD0	-	PA5 MD2	PA5 MD1	PA5 MD0	-	PA4 MD2
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
14	PA7MD2	0	R/W	PA7 Mode
13	PA7MD1	0	R/W	Select the function of the PA7/TCLKB/ $\overline{\text{POE5}}$ pin.
12	PA7MD0	0	R/W	000: PA7 I/O (port) 001: TCLKB input (MTU2) 110: SCK2 I/O (SCI) 111: $\overline{\text{POE5}}$ input (POE) Other than above: Setting prohibited
11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.

7	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
6	PA5MD2	0	R/W	PA5 Mode
5	PA5MD1	0	R/W	Select the function of the PA5/IRQ3/SCK1 p
4	PA5MD0	0	R/W	000: PA5 I/O (port) 001: SCK1 I/O (SCI) 111: IRQ3 input (INTC) Other than above: Setting prohibited
3	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
2	PA4MD2	0	R/W	PA4 Mode
1	PA4MD1	0	R/W	Select the function of the PA4/IRQ2/TXD1 p
0	PA4MD0	0	R/W	000: PA4 I/O (port) 001: TXD1 output (SCI) 111: IRQ2 input (INTC) Other than above: Setting prohibited

Note: \* Function enabled on the SH7136 only. Do not use this setting on the SH7131

14	PA3MD2	0	R/W	PA3 Mode
13	PA3MD1	0	R/W	Select the function of the PA3/IRQ1/RXD1 pin
12	PA3MD0	0	R/W	000: PA3 I/O (port) 001: RXD1 input (SCI) 111: IRQ1 input (INTC) Other than above: Setting prohibited
11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
10	PA2MD2	0	R/W	PA2 Mode
9	PA2MD1	0	R/W	Select the function of the PA2/IRQ0/ $\overline{\text{POE2}}$ /SCK0 pin
8	PA2MD0	0	R/W	000: PA2 I/O (port) 001: SCK0 I/O (SCI) 011: IRQ0 input (INTC) 111: $\overline{\text{POE2}}$ input (POE) Other than above: Setting prohibited
7	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
6	PA1MD2	0	R/W	PA1 Mode
5	PA1MD1	0	R/W	Select the function of the PA1/ $\overline{\text{POE1}}$ /TXD0 pin
4	PA1MD0	0	R/W	000: PA1 I/O (port) 001: TXD0 output (SCI) 111: $\overline{\text{POE1}}$ input (POE) Other than above: Setting prohibited

**SH7132/SH7137:**

- Port A Control Register L4 (PACRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	PA15 MD2	PA15 MD1	PA15 MD0	-	PA14 MD2	PA14 MD1	PA14 MD0	-	PA13 MD2	PA13 MD1	PA13 MD0	-	PA12 MD2
Initial value:	0	0	0	0* <sup>1</sup>	0	0* <sup>2</sup>	0	0	0	0* <sup>2</sup>	0	0	0	0* <sup>2</sup>
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W

Notes: 1. The initial value is 1 in the on-chip ROM enabled/disabled external-extension mode.

2. The initial value is 1 in the on-chip ROM disabled external-extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
14	PA15MD2	0	R/W	PA15 Mode
13	PA15MD1	0	R/W	Select the function of the PA15/CK/TXD1/S
12	PA15MD0	0* <sup>1</sup>	R/W	000: PA15 I/O (port) 001: CK output (CPG)* <sup>3</sup> 101: SSO I/O (SSU) 110: TXD1 output (SCI) Other than above: Setting prohibited
11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.

				This bit is always read as 0. The write value always be 0.
6	PA13MD2	0* <sup>2</sup>	R/W	PA13 Mode
5	PA13MD1	0	R/W	Select the function of the PA13/A9/SCK1/SS
4	PA13MD0	0	R/W	000: PA13 I/O (port) 100: A9 output (BSC)* <sup>3</sup> 101: SSCK I/O (SSU) 110: SCK1 I/O (SCI) Other than above: Setting prohibited
3	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
2	PA12MD2	0* <sup>2</sup>	R/W	PA12 Mode
1	PA12MD1	0	R/W	Select the function of the PA12/A8/SCK0/ $\overline{SC}$
0	PA12MD0	0	R/W	000: PA12 I/O (port) 100: A8 output (BSC)* <sup>3</sup> 101: $\overline{SCS}$ I/O (SSU) 110: SCK0 I/O (SCI) Other than above: Setting prohibited

- Notes:
1. The initial value is 1 in the on-chip ROM enabled/disabled external-extension mode.
  2. The initial value is 1 in the on-chip ROM disabled external-extension mode.
  3. This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode.

				always be 0.
14	PA11MD2	0* <sup>1</sup>	R/W	PA11 Mode
13	PA11MD1	0	R/W	Select the function of the PA11/A7/TXD0/ $\overline{A7}$
12	PA11MD0	0	R/W	000: PA11 I/O (port) 010: $\overline{ADTRG}$ input (A/D) 100: A7 output (BSC)* <sup>2</sup> 110: TXD0 output (SCI) Other than above: Setting prohibited
11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
10	PA10MD2	0* <sup>1</sup>	R/W	PA10 Mode
9	PA10MD1	0	R/W	Select the function of the PA10/A6/RXD0 pi
8	PA10MD0	0	R/W	000: PA10 I/O (port) 100: A6 output (BSC)* <sup>2</sup> 110: RXD0 input (SCI) Other than above: Setting prohibited
7	—	0	R	Reserved This bit is always read as 0. The write value always be 0.

3	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
2	PA8MD2	0* <sup>1</sup>	R/W	PA8 Mode
1	PA8MD1	0	R/W	Select the function of the PA8/ $\overline{WRL}$ /TCLKC/ $\overline{POE6}$ /RXD2 pin.
0	PA8MD0	0	R/W	000: PA8 I/O (port) 001: TCLKC input (MTU2) 100: $\overline{WRL}$ output (BSC)* <sup>2</sup> 110: RXD2 input (SCI) 111: $\overline{POE6}$ input (POE) Other than above: Setting prohibited

- Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode.  
2. This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode.



				always be 0.
14	PA7MD2	0	R/W	PA7 Mode
13	PA7MD1	0	R/W	Select the function of the PA7/TCLKB/ $\overline{\text{POE5}}$ pin.
12	PA7MD0	0	R/W	000: PA7 I/O (port) 001: TCLKB input (MTU2) 110: SCK2 I/O (SCI) 111: $\overline{\text{POE5}}$ input (POE) Other than above: Setting prohibited
11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
10	PA6MD2	0	R/W	PA6 Mode
9	PA6MD1	0* <sup>1</sup>	R/W	Select the function of the PA6/ $\overline{\text{RD}}$ / $\overline{\text{UBCTR}}\overline{\text{G}}$ / $\overline{\text{TCLKA}}$ / $\overline{\text{POE4}}$ pin.
8	PA6MD0	0* <sup>1</sup>	R/W	000: PA6 I/O (port) 001: $\overline{\text{TCLKA}}$ input (MTU2) 011: $\overline{\text{RD}}$ output (BSC)* <sup>2</sup> 101: $\overline{\text{UBCTR}}\overline{\text{G}}$ output (UBC)* <sup>3</sup> 111: $\overline{\text{POE4}}$ input (POE) Other than above: Setting prohibited

				111: IRQ3 input (INTC)
				Other than above: Setting prohibited
3	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
2	PA4MD2	0* <sup>1</sup>	R/W	PA4 Mode
1	PA4MD1	0	R/W	Select the function of the PA4/A4/IRQ2/TXD
0	PA4MD0	0	R/W	000: PA4 I/O (port) 001: TXD1 output (SCI) 100: A4 output (BSC)* <sup>2</sup> 111: IRQ2 input (INTC) Other than above: Setting prohibited

- Notes:
1. The initial value is 1 in the on-chip ROM disabled external-extension mode.
  2. This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode.
  3. Function enabled on the SH7137 only. Do not use this setting on the SH7132.

				always be 0.
14	PA3MD2	0* <sup>1</sup>	R/W	PA3 Mode
13	PA3MD1	0	R/W	Select the function of the PA3/A3/IRQ1/RXD1 pin.
12	PA3MD0	0	R/W	000: PA3 I/O (port) 001: RXD1 input (SCI) 100: A3 output (BSC)* <sup>2</sup> 111: IRQ1 input (INTC) Other than above: Setting prohibited
11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
10	PA2MD2	0* <sup>1</sup>	R/W	PA2 Mode
9	PA2MD1	0	R/W	Select the function of the PA2/A2/IRQ0/ $\overline{POE}$ pin.
8	PA2MD0	0	R/W	000: PA2 I/O (port) 001: SCK0 I/O (SCI) 011: IRQ0 input (INTC) 100: A2 output (BSC)* <sup>2</sup> 111: $\overline{POE2}$ input (POE) Other than above: Setting prohibited
7	—	0	R	Reserved This bit is always read as 0. The write value always be 0.

This bit is always read as 0. The write value always be 0.

---

2	PA0MD2	0* <sup>1</sup>	R/W	PA0 Mode
1	PA0MD1	0	R/W	Select the function of the PA0/A0/ $\overline{\text{POE0}}$ /RXD0
0	PA0MD0	0	R/W	000: PA0 I/O (port) 001: RXD0 input (SCI) 100: A0 output (BSC)* <sup>2</sup> 111: $\overline{\text{POE0}}$ input (POE) Other than above: Setting prohibited

---

- Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode.  
2. This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode.

However, bits 1 and 0 of PBIORL are disabled in SH7131 and SH7136.

Bits 15 to 8 of PBIORL are reserved. These bits are always read as 0. The write value should always be 0.

The initial value of PBIORL is H'0000.

- Port B I/O Register L (PBIORL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	-	-	-	-	-	-	-	PB7 IOR	PB6 IOR	PB5 IOR	PB4 IOR	PB3 IOR	PB2 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W

### 20.1.4 Port B Control Registers L1, L2 (PBCRL1, PBCRL2)

PBCRL1 and PBCRL2 are 16-bit readable/writable registers that are used to select the function of the multiplexed pins on port B.

#### SH7131/SH7136:

- Port B Control Register L2 (PBCRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	PB7 MD2	PB7 MD1	PB7 MD0	-	PB6 MD2	PB6 MD1	PB6 MD0	-	PB5 MD2	PB5 MD1	PB5 MD0	-	PB4 MD2
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W

11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
10	PB6MD2	0	R/W	PB6 Mode
9	PB6MD1	0	R/W	Select the function of the PB6/CTx0 pin.
8	PB6MD0	0	R/W	000: PB6 I/O (port) 110: CTx0 output (RCAN-ET) Other than above: Setting prohibited
7	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
6	PB5MD2	0	R/W	PB5 Mode
5	PB5MD1	0	R/W	Select the function of the PB5/IRQ3/ $\overline{POE5}$ /T
4	PB5MD0	0	R/W	000: PB5 I/O (port) 001: IRQ3 input (INTC) 011: TIC5U input (MTU2) 111: $\overline{POE5}$ input (POE) Other than above: Setting prohibited
3	—	0	R	Reserved This bit is always read as 0. The write value always be 0.

• Port B Control Register L1 (PBCRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	PB3 MD2	PB3 MD1	PB3 MD0	-	PB2 MD2	PB2 MD1	PB2 MD0	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
14	PB3MD2	0	R/W	PB3 Mode
13	PB3MD1	0	R/W	Select the function of the PB3/IRQ1/ $\overline{POE1}$ /TIC5V/SDA pin.
12	PB3MD0	0	R/W	000: PB3 I/O (port) 001: IRQ1 input (INTC) 010: $\overline{POE1}$ input (POE) 011: TIC5V input (MTU2) 100: SDA I/O (IIC2) Other than above: Setting prohibited
11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.

---

7 to 0

—

All 0

R

Reserved

Other than above, setting prohibited.  
These bits are always read as 0. The write value should always be 0.

---



This bit is always read as 0. The write value always be 0.

---

14	PB7MD2	0	R/W	PB7 Mode
13	PB7MD1	0	R/W	Select the function of the PB7/ $\overline{\text{CS1}}$ /CRx0 pin
12	PB7MD0	0	R/W	000: PB7 I/O (port) 101: $\overline{\text{CS1}}$ output (BSC)* 110: CRx0 input (RCAN-ET) Other than above: Setting prohibited
11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
10	PB6MD2	0	R/W	PB6 Mode
9	PB6MD1	0	R/W	Select the function of the PB6/ $\overline{\text{WAIT}}$ /CTx0 pin
8	PB6MD0	0	R/W	000: PB6 I/O (port) 101: $\overline{\text{WAIT}}$ input (BSC)* 110: CTx0 output (RCAN-ET) Other than above: Setting prohibited
7	—	0	R	Reserved This bit is always read as 0. The write value always be 0.

---

3	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
2	PB4MD2	0	R/W	PB4 Mode
1	PB4MD1	0	R/W	Select the function of the PB4/A18/IRQ2/ $\overline{POE}$ TIC5US pin.
0	PB4MD0	0	R/W	000: PB4 I/O (port) 001: IRQ2 input (INTC) 011: TIC5US input (MTU2S) 101: A18 output (BSC)* 111: $\overline{POE}$ input (POE) Other than above: Setting prohibited

Note: \* This function is available only in the on-chip ROM enabled/disabled external-e mode. Do not set to this value in single-chip mode.

				always be 0.
14	PB3MD2	0* <sup>1</sup>	R/W	PB3 Mode
13	PB3MD1	0	R/W	Select the function of the PB3/A17/IRQ1/ $\overline{PC}$
12	PB3MD0	0* <sup>1</sup>	R/W	TIC5V/SDA pin. 000: PB3 I/O (port) 001: IRQ1 input (INTC) 010: $\overline{POE1}$ input (POE) 011: TIC5V input (MTU2) 100: SDA I/O (IIC2) 101: A17 output (BSC)* <sup>2</sup> Other than above: Setting prohibited
11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
10	PB2MD2	0* <sup>1</sup>	R/W	PB2 Mode
9	PB2MD1	0	R/W	Select the function of the PB2/A16/IRQ0/ $\overline{PC}$
8	PB2MD0	0* <sup>1</sup>	R/W	TIC5VS/SCL pin. 000: PB2 I/O (port) 001: IRQ0 input (INTC) 010: $\overline{POE0}$ input (POE) 011: TIC5VS input (MTU2S) 100: SCL I/O (IIC2) 101: A16 output (BSC)* <sup>2</sup> Other than above: Setting prohibited

3	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
2	PB0MD2	0	R/W	PB0 Mode
1	PB0MD1	0	R/W	Select the function of the PB0/ $\overline{\text{BACK}}$ /TIC5WS
0	PB0MD0	0	R/W	000: PB0 I/O (port) 011: TIC5WS input (MTU2S) 101: $\overline{\text{BACK}}$ output (BSC)* <sup>2</sup> Other than above: Setting prohibited

- Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode.  
2. This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode.

Bits 15 to 11 of PDIORL are reserved. These bits are always read as 0. The write value always be 0.

The initial value of PDIORL is H'0000.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	-	-	-	-	PD10 IOR	PD9 IOR	PD8 IOR	PD7 IOR	PD6 IOR	PD5 IOR	PD4 IOR	PD3 IOR	PD2 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 11	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
10	PD10MD2	0	R/W	PD10 Mode
9	PD10MD1	0	R/W	Select the function of the PD10/SSO pin.
8	PD10MD0	0	R/W	000: PD10 I/O (port) 101: SSO I/O (SSU) Other than above: Setting prohibited
7	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.

2	PD8MD2	0	R/W	PD8 Mode
1	PD8MD1	0	R/W	Select the function of the PD8/SCK2/SSCK
0	PD8MD0	0	R/W	000: PD8 I/O (port) 101: SSCK I/O (SSU) 110: SCK2 I/O (SCI) Other than above: Setting prohibited

---

				always be 0.
14	PD7MD2	0	R/W	PD7 Mode
13	PD7MD1	0	R/W	Select the function of the PD7/D7/ $\overline{SCS}$ /TXD2 pin.
12	PD7MD0	0* <sup>1</sup>	R/W	000: PD7 I/O (port) 001: D7 I/O (BSC)* <sup>2</sup> 101: $\overline{SCS}$ I/O (SSU) 110: TXD2 output (SCI) Other than above: Setting prohibited
11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
10	PD6MD2	0	R/W	PD6 Mode
9	PD6MD1	0	R/W	Select the function of the PD6/D6/RXD2 pin.
8	PD6MD0	0* <sup>1</sup>	R/W	000: PD6 I/O (port) 001: D6 I/O (BSC)* <sup>2</sup> 110: RXD2 input (SCI) Other than above: Setting prohibited
7	—	0	R	Reserved This bit is always read as 0. The write value always be 0.



always be 0.

2	PD4MD2	0	R/W	PD4 Mode
1	PD4MD1	0	R/W	Select the function of the PD4/D4/TXD1 pin
0	PD4MD0	0* <sup>1</sup>	R/W	000: PD4 I/O (port) 001: D4 I/O (BSC)* <sup>2</sup> 110: TXD1 output (SCI) Other than above: Setting prohibited

- Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode.  
2. This function is available only in the on-chip ROM enabled/disabled external-mode. Do not set to this value in single-chip mode.

• Port D Control Register L1 (PDCRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	PD3 MD2	PD3 MD1	PD3 MD0	-	PD2 MD2	PD2 MD1	PD2 MD0	-	PD1 MD2	PD1 MD1	PD1 MD0	-	PD0 MD2
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	0*	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W

Note: \* The initial value is 1 in the on-chip ROM disabled external-extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	—	0	R	Reserved This bit is always read as 0. The write value always be 0.

10	PD2MD2	0	R/W	PD2 Mode
9	PD2MD1	0	R/W	Select the function of the PD2/D2/SCK0 pin.
8	PD2MD0	0* <sup>1</sup>	R/W	000: PD2 I/O (port) 001: D2 I/O (BSC)* <sup>2</sup> 110: SCK0 I/O (SCI) Other than above: Setting prohibited
7	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
6	PD1MD2	0	R/W	PD1 Mode
5	PD1MD1	0	R/W	Select the function of the PD1/D1/TXD0 pin.
4	PD1MD0	0* <sup>1</sup>	R/W	000: PD1 I/O (port) 001: D1 I/O (BSC)* <sup>2</sup> 110: TXD0 output (SCI) Other than above: Setting prohibited
3	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
2	PD0MD2	0	R/W	PD0 Mode
1	PD0MD1	0	R/W	Select the function of the PD0/D0/RXD0 pin.
0	PD0MD0	0* <sup>1</sup>	R/W	000: PD0 I/O (port) 001: D0 I/O (BSC)* <sup>2</sup> 110: RXD0 input (SCI) Other than above: Setting prohibited

- Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode.
2. This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode.

to 1, and an input pin if the bit is cleared to 0.

Bits 15 to 6 of PEIORH are reserved. These bits are always read as 0. The write value should always be 0.

The initial values of PEIORL and PEIORH are H'0000, respectively.

- Port E I/O Register H (PEIORH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	-	-	-	-	-	-	-	-	-	PE21 IOR	PE20 IOR	PE19 IOR	PE18 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W

- Port E I/O Register L (PEIORL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	PE15 IOR	PE14 IOR	PE13 IOR	PE12 IOR	PE11 IOR	PE10 IOR	PE9 IOR	PE8 IOR	PE7 IOR	PE6 IOR	PE5 IOR	PE4 IOR	PE3 IOR	PE2 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
 R/W: R R R R R R R R R R R/W R/W R R R

Bit	Bit Name	Initial Value	R/W	Description
15 to 6	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
5	PE21MD1	0	R/W	PE21 Mode
4	PE21MD0	0	R/W	Select the function of the PE21/TIOC4DS/TIOA4DS (A = low). 00: PE21 I/O (port) 01: TIOC4DS I/O (MTU2S) Other than above: Setting prohibited
3, 2	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
1	PE20MD1	0	R/W	PE20 Mode
0	PE20MD0	0	R/W	Select the function of the PE20/TIOC4CS/TIOA4CS (A = low). 00: PE20 I/O (port) 01: TIOC4CS I/O (MTU2S) Other than above: Setting prohibited

13	PE19MD1	0	R/W	PE19 Mode
12	PE19MD0	0	R/W	Select the function of the PE19/TIOC4BS/T Fixed to TDO output when using the E10A ( = low). 00: PE19 I/O (port) 01: TIOC4BS I/O (MTU2S) Other than above: Setting prohibited
11, 10	—	All 0	R	Reserved These bits are always read as 0. The write should always be 0.
9	PE18MD1	0	R/W	PE18 Mode
8	PE18MD0	0	R/W	Select the function of the PE18/TIOC4AS/T Fixed to TDI input when using the E10A (AS low). 00: PE18 I/O (port) 01: TIOC4AS I/O (MTU2S) Other than above: Setting prohibited
7, 6	—	All 0	R	Reserved These bits are always read as 0. The write should always be 0.

always be 0.

2	PE16MD2	0	R/W	PE16 Mode
1	PE16MD1	0	R/W	Select the function of the
0	PE16MD0	0	R/W	PE16/TIOC3BS/ASEBRKAK/ASEBRK pin. F ASEBRKAK output/ASEBRK input when using E10A (ASEMD0 = low). 000: PE16 I/O (port) 001: TIOC3BS I/O (MTU2S) Other than above: Setting prohibited

- Port E Control Register L4 (PECRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	PE15 MD2	PE15 MD1	PE15 MD0	-	PE14 MD2	PE14 MD1	PE14 MD0	-	-	PE13 MD1	PE13 MD0	-	PE12 MD2
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R/W	R/W	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	—	0	R	Reserved  This bit is always read as 0. The write value always be 0.

10	PE14MD2	0	R/W	PE14 Mode
9	PE14MD1	0	R/W	Select the function of the PE14/TIOC4C pin
8	PE14MD0	0	R/W	000: PE14 I/O (port) 001: TIOC4C I/O (MTU2) Other than above: Setting prohibited
7, 6	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
5	PE13MD1	0	R/W	PE13 Mode
4	PE13MD0	0	R/W	Select the function of the PE13/TIOC4B/MRES pin 00: PE13 I/O (port) 01: TIOC4B I/O (MTU2) 10: MRES input (INTC) Other than above: Setting prohibited
3	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
2	PE12MD2	0	R/W	PE12 Mode
1	PE12MD1	0	R/W	Select the function of the PE12/TIOC4A pin
0	PE12MD0	0	R/W	000: PE12 I/O (port) 001: TIOC4A I/O (MTU2) Other than above: Setting prohibited

14	PE11MD2	0	R/W	PE11 Mode
13	PE11MD1	0	R/W	Select the function of the PE11/TIOC3D pin.
12	PE11MD0	0	R/W	000: PE11 I/O (port) 001: TIOC3D I/O (MTU2) Other than above: Setting prohibited
11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
10	PE10MD2	0	R/W	PE10 Mode
9	PE10MD1	0	R/W	Select the function of the PE10/TIOC3C pin.
8	PE10MD0	0	R/W	000: PE10 I/O (port) 001: TIOC3C I/O (MTU2) Other than above: Setting prohibited
7	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
6	PE9MD2	0	R/W	PE9 Mode
5	PE9MD1	0	R/W	Select the function of the PE9/TIOC3B pin.
4	PE9MD0	0	R/W	000: PE9 I/O (port) 001: TIOC3B I/O (MTU2) Other than above: Setting prohibited
3	—	0	R	Reserved This bit is always read as 0. The write value always be 0.



	-	PE7 MD2	PE7 MD1	PE7 MD0	-	PE6 MD2	PE6 MD1	PE6 MD0	-	PE5 MD2	PE5 MD1	PE5 MD0	-	PE4 MD2
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
14	PE7MD2	0	R/W	PE7 Mode
13	PE7MD1	0	R/W	Select the function of the PE7/TIOC2B pin.
12	PE7MD0	0	R/W	000: PE7 I/O (port) 001: TIOC2B I/O (MTU2) Other than above: Setting prohibited
11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
10	PE6MD2	0	R/W	PE6 Mode
9	PE6MD1	0	R/W	Select the function of the PE6/TIOC2A/SCK
8	PE6MD0	0	R/W	000: PE6 I/O (port) 001: TIOC2A I/O (MTU2) 110: SCK1 I/O (SCI) Other than above: Setting prohibited
7	—	0	R	Reserved This bit is always read as 0. The write value always be 0.

2	PE4MD2	0	R/W	PE4 Mode
1	PE4MD1	0	R/W	Select the function of the PE4/TIOC1A/RXD1
0	PE4MD0	0	R/W	000: PE4 I/O (port) 001: TIOC1A I/O (MTU2) 110: RXD1 input (SCI) Other than above: Setting prohibited

- Port E Control Register L1 (PECRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	PE3 MD2	PE3 MD1	PE3 MD0	-	PE2 MD2	PE2 MD1	PE2 MD0	-	PE1 MD2	PE1 MD1	PE1 MD0	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
14	PE3MD2	0	R/W	PE3 Mode
13	PE3MD1	0	R/W	Select the function of the PE3/TIOC0D/SCK0
12	PE3MD0	0	R/W	000: PE3 I/O (port) 001: TIOC0D I/O (MTU2) 110: SCK0 I/O (SCI) Other than above: Setting prohibited

7	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
6	PE1MD2	0	R/W	PE1 Mode
5	PE1MD1	0	R/W	Select the function of the PE1/TIOC0B/RXD0
4	PE1MD0	0	R/W	000: PE1 I/O (port) 001: TIOC0B I/O (MTU2) 110: RXD0 input (SCI) Other than above: Setting prohibited
3, 2	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
1	PE0MD1	0	R/W	PE0 Mode
0	PE0MD0	0	R/W	Select the function of the PE0/TIOC0A pin. 00: PE0 I/O (port) 01: TIOC0A I/O (MTU2) Other than above: Setting prohibited

				These bits are always read as 0. The write value should always be 0.
5	PE21MD1	0	R/W	PE21 Mode
4	PE21MD0	0	R/W	Select the function of the PE21/ $\overline{WRL}$ /TIOC4DS pin. Fixed to $\overline{TRST}$ input when using the E10A ( $\overline{ASEMD0}$ = low). 00: PE21 I/O (port) 01: TIOC4DS I/O (MTU2S) 10: $\overline{WRL}$ output (BSC)* Other than above: Setting prohibited
3, 2	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
1	PE20MD1	0	R/W	PE20 Mode
0	PE20MD0	0	R/W	Select the function of the PE20/TIOC4CS/TM pin. Fixed to TMS input when using the E10A ( $\overline{ASEMD0}$ = low). 00: PE20 I/O (port) 01: TIOC4CS I/O (MTU2S) Other than above: Setting prohibited

Note: \* This function is available only in the on-chip ROM enabled/disabled external-eeprom mode. Do not set to this value in single-chip mode.

13	PE19MD1	0	R/W	PE19 Mode
12	PE19MD0	0	R/W	Select the function of the PE19/ $\overline{\text{RD}}$ /TIOC4B pin. Fixed to TDO output when using the E1 ( $\overline{\text{ASEMD0}} = \text{low}$ ). 00: PE19 I/O (port) 01: TIOC4BS I/O (MTU2S) 10: $\overline{\text{RD}}$ output (BSC)* Other than above: Setting prohibited
11, 10	—	All 0	R	Reserved These bits are always read as 0. The write should always be 0.
9	PE18MD1	0	R/W	PE18 Mode
8	PE18MD0	0	R/W	Select the function of the PE18/ $\overline{\text{CS1}}$ /TIOC4 pin. Fixed to TDI input when using the E10A ( $\overline{\text{ASEMD0}} = \text{low}$ ). 00: PE18 I/O (port) 01: TIOC4AS I/O (MTU2S) 10: $\overline{\text{CS1}}$ output (BSC)* Other than above: Setting prohibited
7, 6	—	All 0	R	Reserved These bits are always read as 0. The write should always be 0.

This bit is always read as 0. The write value always be 0.

2	PE16MD2	0	R/W	PE16 Mode
1	PE16MD1	0	R/W	Select the function of the
0	PE16MD0	0	R/W	PE16/ $\overline{\text{WAIT}}$ /TIOC3BS/ $\overline{\text{ASEBRKAK}}$ / $\overline{\text{ASEBRK}}$ Fixed to $\overline{\text{ASEBRKAK}}$ output/ $\overline{\text{ASEBRK}}$ input v using the E10A ( $\text{ASEMD0} = \text{low}$ ). 000: PE16 I/O (port) 001: TIOC3BS I/O (MTU2S) 010: $\overline{\text{WAIT}}$ input (BSC)* Other than above: Setting prohibited

Note: \* This function is available only in the on-chip ROM enabled/disabled external-mode. Do not set to this value in single-chip mode.

- Port E Control Register L4 (PECRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	PE15 MD2	PE15 MD1	PE15 MD0	-	PE14 MD2	PE14 MD1	PE14 MD0	-	-	PE13 MD1	PE13 MD0	-	PE12 MD2
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R/W	R/W	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	—	0	R	Reserved This bit is always read as 0. The write value always be 0.

					always be 0.
10	PE14MD2	0	R/W	PE14 Mode	
9	PE14MD1	0	R/W	Select the function of the PE14/TIOC4C pin	
8	PE14MD0	0	R/W	000: PE14 I/O (port) 001: TIOC4C I/O (MTU2) Other than above: Setting prohibited	
7, 6	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.	
5	PE13MD1	0	R/W	PE13 Mode	
4	PE13MD0	0	R/W	Select the function of the PE13/TIOC4B/ $\overline{MRES}$ pin 00: PE13 I/O (port) 01: TIOC4B I/O (MTU2) 10: $\overline{MRES}$ input (INTC) Other than above: Setting prohibited	
3	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.	
2	PE12MD2	0	R/W	PE12 Mode	
1	PE12MD1	0	R/W	Select the function of the PE12/TIOC4A pin	
0	PE12MD0	0	R/W	000: PE12 I/O (port) 001: TIOC4A I/O (MTU2) Other than above: Setting prohibited	

				always be 0.
14	PE11MD2	0	R/W	PE11 Mode
13	PE11MD1	0	R/W	Select the function of the PE11/TIOC3D pin.
12	PE11MD0	0	R/W	000: PE11 I/O (port) 001: TIOC3D I/O (MTU2) Other than above: Setting prohibited
11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
10	PE10MD2	0* <sup>1</sup>	R/W	PE10 Mode
9	PE10MD1	0	R/W	Select the function of the PE10/ $\overline{CS0}$ /TIOC3C pin.
8	PE10MD0	0	R/W	000: PE10 I/O (port) 001: TIOC3C I/O (MTU2) 100: $\overline{CS0}$ output (BSC)* <sup>2</sup> Other than above: Setting prohibited
7	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
6	PE9MD2	0	R/W	PE9 Mode
5	PE9MD1	0	R/W	Select the function of the PE9/TIOC3B pin.
4	PE9MD0	0	R/W	000: PE9 I/O (port) 001: TIOC3B I/O (MTU2) Other than above: Setting prohibited



- Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode.  
 2. This function is available only in the on-chip ROM enabled/disabled external-mode. Do not set to this value in single-chip mode.

- Port E Control Register L2 (PECRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	PE7 MD2	PE7 MD1	PE7 MD0	-	PE6 MD2	PE6 MD1	PE6 MD0	-	PE5 MD2	PE5 MD1	PE5 MD0	-	PE4 MD2
Initial value:	0	0* <sup>1</sup>	0	0	0	0* <sup>1</sup>	0	0	0	0* <sup>1</sup>	0	0	0	0* <sup>1</sup>
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W

Note: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
14	PE7MD2	0* <sup>1</sup>	R/W	PE7 Mode
13	PE7MD1	0	R/W	Select the function of the PE7/A14/TIOC2B
12	PE7MD0	0	R/W	000: PE7 I/O (port) 001: TIOC2B I/O (MTU2) 100: A14 output (BSC)* <sup>2</sup> Other than above: Setting prohibited
11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.

				This bit is always read as 0. The write value always be 0.
6	PE5MD2	0* <sup>1</sup>	R/W	PE5 Mode
5	PE5MD1	0	R/W	Select the function of the PE5/A12/TIOC1B/T
4	PE5MD0	0	R/W	000: PE5 I/O (port) 001: TIOC1B I/O (MTU2) 100: A12 output (BSC)* <sup>2</sup> 110: TXD1 output (SCI) Other than above: Setting prohibited
3	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
2	PE4MD2	0* <sup>1</sup>	R/W	PE4 Mode
1	PE4MD1	0	R/W	Select the function of the PE4/A11/TIOC1A/F
0	PE4MD0	0	R/W	000: PE4 I/O (port) 001: TIOC1A I/O (MTU2) 100: A11 output (BSC)* <sup>2</sup> 110: RXD1 input (SCI) Other than above: Setting prohibited

- Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode.  
2. This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not set to this value in single-chip mode.

14	PE3MD2	0	R/W	PE3 Mode
13	PE3MD1	0	R/W	Select the function of the PE3/TIOC0D/SCK0
12	PE3MD0	0	R/W	000: PE3 I/O (port) 001: TIOC0D I/O (MTU2) 110: SCK0 I/O (SCI) Other than above: Setting prohibited
11	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
10	PE2MD2	0	R/W	PE2 Mode
9	PE2MD1	0	R/W	Select the function of the PE2/TIOC0C/TXD0
8	PE2MD0	0	R/W	000: PE2 I/O (port) 001: TIOC0C I/O (MTU2) 110: TXD0 output (SCI) Other than above: Setting prohibited
7	—	0	R	Reserved This bit is always read as 0. The write value always be 0.

should always be 0.

---

1	PE0MD1	0	R/W	PE0 Mode
0	PE0MD0	0	R/W	Select the function of the PE0/TIOC0A pin. 00: PE0 I/O (port) 01: TIOC0A I/O (MTU2) Other than above: Setting prohibited

---

Bit	Bit Name	Value	R/W	Description
15 to 2	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
1	IRQMD1	0	R/W	Port E $\overline{\text{IRQOUT}}$ Pin Function Select
0	IRQMD0	0	R/W	Select the $\overline{\text{IRQOUT}}$ pin function when bits 10:11 (PE15MD2 to PE15MD0) in PECRL4 are set to: 00: Interrupt request accept signal output 01: Setting prohibited 10: Interrupt request accept signal output 11: Always high-level output

functions. Table 20.14 shows the transmit forms of input functions allocated to several pins. When using one of the functions shown below in multiple pins, use it with care for signal polarity considering the transmit forms.

**Table 20.14 Transmit Forms of Input Functions Allocated to Multiple Pins**

<b>OR Type</b>	<b>AND Type</b>
SCK0 to SCK2, RXD0 to RXD2	IRQ0 to IRQ3, WAIT, POE0, POE1, POE2, POE3, POE4, POE5

**OR type:** Signals input to several pins are formed as one signal through OR logic. When the signal is transmitted into the LSI.

**AND type:** Signals input to several pins are formed as one signal through AND logic. When the signal is transmitted into the LSI.


— When the pin function is output

Each selected pin can output the same function.

- When the port input is switched from a low level to the IRQ edge for the pins that are multiplexed with input/output and IRQ, the corresponding edge is detected.
- Do not set functions other than those specified in tables 20.10 to 20.12. Otherwise, correct operation cannot be guaranteed.
- PFC setting in single-chip mode (MCU operating mode 3)

In single-chip mode, do not set the PFC to select address bus, data bus, bus control, or  $\overline{\text{BREQ}}$ ,  $\overline{\text{BACK}}$ , or CK signals. If they are selected, address bus signals function as high-level outputs, data bus signals function as high-impedance outputs, and the other signals function as high-level outputs. As  $\overline{\text{BREQ}}$  and  $\overline{\text{WAIT}}$  function as inputs, do not set them open. However, the bus-mastership-request inputs and external waits are disabled.


port is provided with a data register for storing the pin data.



Note: \* SH7136 only.

**Figure 21.1 Port A (SH7131/SH7136)**





**Figure 21.2 Port A (SH7132/SH7137)**

### 21.1.2 Port A Data Register L (PADRL)

The port A data register L (PADRL) is a 16-bit readable/writable register that stores port A data. Bits PA15DR to PA0DR correspond to pins PA15 to PA0 (multiplexed functions omitted).

When a pin function is general output, if a value is written to PADRL, that value is output from the pin, and if PADRL is read, the register value is returned directly regardless of the pin state.

When a pin function is general input, if PADRL is read, the pin state, not the register value, is returned directly. If a value is written to PADRL, although that value is written into PADRL, it does not affect the pin state. Table 21.2 summarizes port A data register read/write operation.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	PA15 DR	PA14 DR	PA13 DR	PA12 DR	PA11 DR	PA10 DR	PA9 DR	PA8 DR	PA7 DR	PA6 DR	PA5 DR	PA4 DR	PA3 DR	PA2 DR	PA1 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W


8	PA8DR	0	R/W
7	PA7DR	0	R/W
6	PA6DR	0	R/W
5	PA5DR	0	R/W
4	PA4DR	0	R/W
3	PA3DR	0	R/W
2	PA2DR	0	R/W
1	PA1DR	0	R/W
0	PA0DR	0	R/W

**Table 21.2 Port A Data Register L (PADRL) Read/Write Operations**

- PADRL Bits 15 to 0


<b>PAIOR</b>	<b>Pin Function</b>	<b>Read</b>	<b>Write</b>
0	General input	Pin state	Can write to PADRL, but it has no effect on state
	Other than general input	Pin state	Can write to PADRL, but it has no effect on state
1	General output	PADRL value	Value written is output from pin
	Other than general output	PADRL value	Can write to PADRL, but it has no effect on state

Bit	Bit Name	Value	R/W	Description
15	PA15PR	Pin state	R	The pin state is returned regardless of the PFC. These bits cannot be modified.
14	PA14PR	Pin state	R	
13	PA13PR	Pin state	R	
12	PA12PR	Pin state	R	
11	PA11PR	Pin state	R	
10	PA10PR	Pin state	R	
9	PA9PR	Pin state	R	
8	PA8PR	Pin state	R	
7	PA7PR	Pin state	R	
6	PA6PR	Pin state	R	
5	PA5PR	Pin state	R	
4	PA4PR	Pin state	R	
3	PA3PR	Pin state	R	
2	PA2PR	Pin state	R	
1	PA1PR	Pin state	R	
0	PA0PR	Pin state	R	



**Figure 21.3 Port B (SH7131/SH7136)**

Port B in the SH7132 and SH7137 is an input/output port with the eight pins shown in figure 21.4.



**Figure 21.4 Port B (SH7132/SH7137)**

### 21.2.2 Port B Data Register L (PBDRL)

The port B data register L (PBDRL) is a 16-bit readable/writable register that stores port B data. Bits PB7DR to PB2DR correspond to pins PB7 to PB2, respectively (multiplexed functions omitted here) in the SH7131 and SH7136. Bits PB7DR to PB0DR correspond to pins PB7 to PB0, respectively (multiplexed functions omitted here) in the SH7132 and SH7137.

When a pin function is general output, if a value is written to PBDRL, that value is output from the pin, and if PBDRL is read, the register value is returned directly regardless of the pin state.

When a pin function is general input, if PBDRL is read, the pin state, not the register value, is returned directly. If a value is written to PBDRL, although that value is written into PBDRL, it does not affect the pin state. Table 21.4 summarizes port B data register read/write operations.

7	PB7DR	0	R/W	See table 21.4.
6	PB6DR	0	R/W	
5	PB5DR	0	R/W	
4	PB4DR	0	R/W	
3	PB3DR	0	R/W	
2	PB2DR	0	R/W	
1, 0	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.

7	PB7DR	0	R/W	See table 21.4.
6	PB6DR	0	R/W	
5	PB5DR	0	R/W	
4	PB4DR	0	R/W	
3	PB3DR	0	R/W	
2	PB2DR	0	R/W	
1	PB1DR	0	R/W	
0	PB0DR	0	R/W	

**Table 21.4 Port B Data Register (PBDR) Read/Write Operations**

- PBDRL Bits 7 to 0

PBIOR	Pin Function	Read	Write
0	General input	Pin state	Can write to PBDRL, but it has no effect on state
	Other than general input	Pin state	Can write to PBDRL, but it has no effect on state
1	General output	PBDRL value	Value written is output from pin
	Other than general output	PBDRL value	Can write to PBDRL, but it has no effect on state



Initial value: 0 0 0 0 0 0 0 0 \* \* \* \* \* \*  
 R/W: R R R R R R R R R R R R R R

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
7	PB7PR	Pin state	R	The pin state is returned regardless of the PFR. These bits cannot be modified.
6	PB6PR	Pin state	R	
5	PB5PR	Pin state	R	
4	PB4PR	Pin state	R	
3	PB3PR	Pin state	R	
2	PB2PR	Pin state	R	
1, 0	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.


- **PBPRL (SH7132/SH7137)**

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	-	-	-	-	-	-	-	PB7 PR	PB6 PR	PB5 PR	PB4 PR	PB3 PR	PB2 PR
Initial value:	0	0	0	0	0	0	0	0	*	*	*	*	*	*
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

---

2	PB2PR	Pin state	R
1	PB1PR	Pin state	R
0	PB0PR	Pin state	R

---



**Figure 21.5 Port D**

### 21.3.1 Register Descriptions

Port D is an 11-bit input/output port. Note that port D is not available in the SH7131 and SH7132. Port D has the following registers. For details on register addresses and register states during processing, refer to section 25, List of Registers.

**Table 21.5 Register Configuration**

Register Name	Abbreviation	R/W	Initial Value	Address	Access
Port D data register L	PDDRL	R/W	H'0000	H'FFFFD282	8, 9
Port D port register L	PDPRL	R	H'xxxx	H'FFFFD29E	8, 9

does not affect the pin state. Table 21.6 summarizes port D data register read/write operation.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	PB7 DR	PB7 DR	PB5 DR	PB4 DR	PB3 DR	PB2 DR	PB1 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 11	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
10	PD10DR	0	R/W	See table 21.6.
9	PD9DR	0	R/W	
8	PD8DR	0	R/W	
7	PD7DR	0	R/W	
6	PD6DR	0	R/W	
5	PD5DR	0	R/W	
4	PD4DR	0	R/W	
3	PD3DR	0	R/W	
2	PD2DR	0	R/W	
1	PD1DR	0	R/W	
0	PD0DR	0	R/W	

### 21.3.3 Port D Port Register L (PDPRL)


The port D port register L (PDPRL) is a 16-bit read-only register that always returns the the pins regardless of the PFC setting. Bits PD10PR to PD0PR correspond to pins PD10 (multiplexed functions omitted here).

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	-	-	-	-	PD10 PR	PD9 PR	PD8 PR	PD7 PR	PD6 PR	PD5 PR	PD4 PR	PD3 PR	PD2 PR
Initial value:	0	0	0	0	0	*	*	*	*	*	*	*	*	*
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

---


5	PD5PR	Pin state	R
4	PD4PR	Pin state	R
3	PD3PR	Pin state	R
2	PD2PR	Pin state	R
1	PD1PR	Pin state	R
0	PD0PR	Pin state	R

---



Note: \* SH7136 only.

**Figure 21.6 Port E (SH7131/SH7136)**



Note: \* SH7137 only.

**Figure 21.7 Port E (SH7132/SH7137)**



Port E port register H	PEPRH	R	H'00xx	H'FFFFD31C	8,
Port E port register L	PEPRL	R	H'xxxx	H'FFFFD31E	8,

#### 21.4.2 Port E Data Registers H and L (PEDRH and PEDRL)

The port E data registers H and L (PEDRH and PEDRL) are 16-bit readable/writable registers that store port E data. Bits PE21DR to PE0DR correspond to pins PE21 to PE0, respectively (multiplexed functions omitted here).

When a pin function is general output, if a value is written to PEDRH or PEDRL, that value is output directly from the pin, and if PEDRH or PEDRL is read, the register value is returned directly regardless of the pin state.

When a pin function is general input, if PEDRH or PEDRL is read, the pin state, not the register value, is returned directly. If a value is written to PEDRH or PEDRL, although that value is written into PEDRH or PEDRL, it does not affect the pin state. Table 21.8 summarizes port E register read/write operations.

5	PE21DR	0	R/W	See table 21.8.
4	PE20DR	0	R/W	
3	PE19DR	0	R/W	
2	PE18DR	0	R/W	
1	PE17DR	0	R/W	
0	PE16DR	0	R/W	

---

---

12	PE12DR	0	R/W
11	PE11DR	0	R/W
10	PE10DR	0	R/W
9	PE9DR	0	R/W
8	PE8DR	0	R/W
7	PE7DR	0	R/W
6	PE6DR	0	R/W
5	PE5DR	0	R/W
4	PE4DR	0	R/W
3	PE3DR	0	R/W
2	PE2DR	0	R/W
1	PE1DR	0	R/W
0	PE0DR	0	R/W

---

### 21.4.3 Port E Port Registers H and L (PEPRH and PEPRL)

The port E port registers H and L (PEPRH and PEPRL) are 16-bit read-only registers that return the states of the pins regardless of the PFC setting. Bits PE21PR to PE0PR correspond to pins PE21 to PE0, respectively (multiplexed functions omitted here).

- PEPRH


Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	PE21PR	PE20PR	PE19PR	PE18PR	PE17PR	PE16PR
Initial value:	0	0	0	0	0	0	0	0	0	0	*	*	*	*	*	*
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 6	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
5	PE21PR	Pin state	R	The pin state is returned regardless of the PFC setting.
4	PE20PR	Pin state	R	These bits cannot be modified.
3	PE19PR	Pin state	R	
2	PE18PR	Pin state	R	
1	PE17PR	Pin state	R	
0	PE16PR	Pin state	R	


---

12	PE12PR	Pin state	R
11	PE11PR	Pin state	R
10	PE10PR	Pin state	R
9	PE9PR	Pin state	R
8	PE8PR	Pin state	R
7	PE7PR	Pin state	R
6	PE6PR	Pin state	R
5	PE5PR	Pin state	R
4	PE4PR	Pin state	R
3	PE3PR	Pin state	R
2	PE2PR	Pin state	R
1	PE1PR	Pin state	R
0	PE0PR	Pin state	R

---



**Figure 21.8 Port F (SH7131/SH7136)**



**Figure 21.9 Port F (SH7132/SH7137)**

### 21.5.1 Register Descriptions

Port F is a 12-bit input-only port in the SH7131 and SH7136, and 16-bit input-only port in the SH7132 and SH7137. Port F has the following register. For details on register addresses and register states during each processing, refer to section 25, List of Registers.

**Table 21.9 Register Configuration**

Register Name	Abbreviation	R/W	Initial Value	Address	Access
Port F data register L	PFDRL	R	H'xxxx	H'FFFFD382	8, 16

port F data register L read/write operations.

- PFDRL (SH7131/SH7136)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	PF15 DR	PF14 DR	PF13 DR	PF12 DR	PF11 DR	PF10 DR	PF9 DR	PF8 DR	-	-	-	-	PF3 DR	PF2 DR
Initial value:	*	*	*	*	*	*	*	*	0	0	0	0	*	*
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	PF15DR	Pin state	R	See table 21.10.
14	PF14DR	Pin state	R	
13	PF13DR	Pin state	R	
12	PF12DR	Pin state	R	
11	PF11DR	Pin state	R	
10	PF10DR	Pin state	R	
9	PF9DR	Pin state	R	
8	PF8DR	Pin state	R	
7 to 4	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
3	PF3DR	Pin state	R	See table 21.10.
2	PF2DR	Pin state	R	
1	PF1DR	Pin state	R	
0	PF0DR	Pin state	R	



12	PF12DR	Pin state	R
11	PF11DR	Pin state	R
10	PF10DR	Pin state	R
9	PF9DR	Pin state	R
8	PF8DR	Pin state	R
7	PF7DR	Pin state	R
6	PF6DR	Pin state	R
5	PF5DR	Pin state	R
4	PF4DR	Pin state	R
3	PF3DR	Pin state	R
2	PF2DR	Pin state	R
1	PF1DR	Pin state	R
0	PF0DR	Pin state	R

**Table 21.10 Port F Data Register L (PFDRL) Read/Write Operations**

- PFDRL Bits 15 to 0

<b>Pin Function</b>	<b>Read</b>	<b>Write</b>
General input	Pin state	Ignored (no effect on pin state)
ANn input (analog input)	1	Ignored (no effect on pin state)



memory MAT that is currently mapped. The MAT can be switched by bank-switching LSI has started up.

- Size of the user MAT, from which booting-up proceeds after a power-on reset in mode: 256 Kbytes or 128 Kbytes
- Size of the user boot MAT, from which booting-up proceeds after a power-on reset in boot mode: 12 Kbytes

- Three on-board programming modes and one off-board programming mode

#### **On-board programming modes**

**Boot Mode:** The on-chip SCI interface is used for programming in this mode. Either MAT or user-boot MAT can be programmed, and the bit rate for data transfer between and this LSI are automatically adjusted.

**User Program Mode:** This mode allows programming of the user MAT via any desired interface.

**User Boot Mode:** This mode allows writing of a user boot program via any desired interface and programming of the user MAT.

#### **Off-board programming mode**

**Programmer Mode:** This mode allows programming of the user MAT and user boot MAT with the aid of a PROM programmer.

- Downloading of an on-chip program to provide an interface for programming/erasing program. This LSI has a dedicated programming/erasing program. After this program has been downloaded to the on-chip RAM, programming or erasing can be performed by setting parameters as arguments. “User branching” is also supported.

There are two modes of protection: software protection is applied by register settings and hardware protection is applied by the level on the FWE pin. Protection of the flash memory from programming or erasure can be selected.

When an abnormal state is detected, such as runaway execution of programming/erasing, protection modes initiate the transition to the error protection state and suspend programming/erasing processing.

- Programming/erasing time


The time taken to program 128 bytes of flash memory in a single round is  $t_p$  ms (typ.), equivalent to  $t_p/128$  ms per byte. The erasing time is  $t_e$ s (typ.) per block.

- Number of programming operations

The flash memory can be programmed up to  $N_{wec}$  times.

- Operating frequency for programming/erasing


The operating frequency for programming/erasing is a maximum of 40 MHz ( $P\phi$ ).



**Figure 22.1 Block Diagram of Flash Memory**

user boot mode, and boot mode.

- Flash memory can be read, programmed, or erased by means of the PROM programmer programmer mode.



**Figure 22.2 Mode Transition of Flash Memory**

Note: External bus extended mode and user boot mode are not supported by the SH7132/SH7136.

**Table 22.1 (2) Relationship between FWE and MD Pins and Operating Modes (SH7132/SH7137)**

Pin	Reset State	ROM Invalid Mode	User Mode	User Program Mode	User Boot Mode	Boot Mode	Program Mode
RES	0	1	1	1	1	1	Setting
FWE	0/1	0	0	1	1	1	depend
MD0	0/1	0* <sup>1</sup>	0/1* <sup>2</sup>	0/1* <sup>2</sup>	1	0	condit
MD1	0/1	0	1	1	0	0	specia
							PROM
							progra


- Notes:
1. MD0 = 0: 8-bit external bus
  2. MD0 = 0: External bus can be used, MD0 = 1: Single-chip mode (external bus cannot be used)

Programming/ erasing enable MAT	User MAT	User MAT	User MAT	User MAT
Programming/ erasing control	Command method	Programming/ erasing interface	Programming/ erasing interface	—
All erasure	Possible (Automatic)	Possible	Possible	Possible (Automa
Block division erasure	Possible* <sup>1</sup>	Possible	Possible	Not poss
Program data transfer	From host via SCI	From optional device via RAM	From optional device via RAM	Via prog
User branch function	Not possible	Possible	Possible	Not poss
RAM emulation	Not possible	Possible	Not possible	Not poss
Reset initiation MAT	Embedded program storage MAT	User MAT	User boot MAT* <sup>2</sup>	Embedd program MAT
Transition to user mode	Mode setting change and reset	FWE setting change	Mode setting change and reset	—

Notes: 1. All-erasure is performed. After that, the specified block can be erased.  
2. Initiation starts from the embedded program storage MAT. After checking the f  
memory related registers, initiation starts from the reset vector of the user MAT


- The user boot MAT can be programmed or erased only in boot mode and programmed
- The user MAT and user boot MAT are all erased in boot mode. Then, the user MAT a  
boot MAT can be programmed by means of the command method. However, the cont  
the MAT cannot be read until this state.  
Only user boot MAT is programmed and the user MAT is programmed in user boot m  
only user MAT is programmed because user boot mode is not used.
- In user boot mode, the boot operation of the optional interface can be performed by a  
setting different from user program mode.





**Figure 22.3 Flash Memory Configuration**

The user MAT and user boot MAT have different memory sizes. Do not access a user boot MAT that is 12 Kbytes or more. When a user boot MAT exceeding 12 Kbytes is read from, an error value is read.




**Figure 22.4 Block Division of User MAT**

### 22.2.6 Programming/Erasing Interface

Programming/erasing is executed by downloading the on-chip program to the on-chip RAM, specifying the program address/data and erase block by using the interface registers/parameters.

The procedure program is made by the user in user program mode and user boot mode. The overview of the procedure is as follows. For details, see section 22.5.2, User Program Mode.



**Figure 22.5 Overview of User Procedure Program**

(1) Selection of On-Chip Program to be Downloaded and Setting of Download Destination

This LSI has programming/erasing programs and they can be downloaded to the on-RAM. The on-chip program to be downloaded is selected by setting the corresponding the programming/erasing interface registers. The download destination can be specified by FTDAR.

Note that VBR can be changed after download is completed.

### (3) Initialization of Programming/Erasing

The operating frequency and user branch are set before execution of programming/erasing. The user branch destination must be in an area other than the user MAT area which is in the middle of programming and the area where the on-chip program is downloaded. These operations are performed by using the programming/erasing interface parameters.

### (4) Programming/Erasing Execution

To program or erase, the FWE pin must be brought high and user program mode must be entered.

The program data/programming destination address is specified in 128-byte units when programming.

The block to be erased is specified in erase-block units when erasing.

These specifications are set by using the programming/erasing interface parameters and the on-chip program is initiated. The on-chip program is executed by using the JSR or BSR instruction to perform the subroutine call of the specified address in the on-chip RAM. The execution result is returned to the programming/erasing interface parameters.

The area to be programmed must be erased in advance when programming flash memory.

There are limitations and notes on the interrupt processing during programming/erasing. For details, see section 22.8.2, Interrupts during Programming/Erasing.

### (5) When Programming/Erasing is Executed Consecutively

When the processing is not ended by the 128-byte programming or one-block erasure, the program address/data and erase-block number must be updated and consecutive programming/erasing is required.

Since the downloaded on-chip program is left in the on-chip RAM after the processing, the download and initialization are not required when the same processing is executed consecutively.

Mode 0*	MD0	Input	Sets operating mode of this L
Transmit data	TXD1 (PA4)	Output	Serial transmit data output (u boot mode)
Receive data	RXD1 (PA3)	Input	Serial receive data input (use mode)

Note: \* The SH7131 and SH7136 do not have the MD0 pin.

## 22.4 Register Descriptions

### 22.4.1 Registers

The registers/parameters which control flash memory when the on-chip flash memory is shown in table 22.4.

There are several operating modes for accessing flash memory, for example, read mode and write mode.

There are two memory MATs: user MAT and user boot MAT. The dedicated registers/parameters are allocated for each operating mode and MAT selection. The correspondence of operating mode and registers/parameters for use is shown in table 22.5.

Flash transfer destination address register	FTDAR	R/W	H'00	H'FFFFCC06
RAM emulation register	RAMER	R/W	H'0000	H'FFFFFF108

- Notes:
1. The bits except the SCO bit are read-only bits. The SCO bit is a programming bit. (The value that can be read is always 0.)
  2. The initial value of the FWE bit is 0 when the FWE pin goes low. The initial value of the FWE bit is 1 when the FWE pin goes high.
  3. The initial value at initiation in user mode or user program mode is H'00. The initial value at initiation in user boot mode is H'AA.
  4. All registers except for RAMER can be accessed only in bytes. RAMER can be accessed in bytes or words.

**Table 22.4 (2) Parameter Configuration**

Name	Abbreviation	R/W	Initial Value	Address	Access Size
Download pass/fail result	DPFR	R/W	Undefined	On-chip RAM*	8, 16
Flash pass/fail result	FPFR	R/W	Undefined	R0 of CPU	8, 16
Flash multipurpose address area	FMPAR	R/W	Undefined	R5 of CPU	8, 16
Flash multipurpose data destination area	FMPDR	R/W	Undefined	R4 of CPU	8, 16
Flash erase block select	FEBS	R/W	Undefined	R4 of CPU	8, 16
Flash program and erase frequency control	FPEFEQ	R/W	Undefined	R4 of CPU	8, 16
Flash user branch address set parameter	FUBRA	R/W	Undefined	R5 of CPU	8, 16

Note: \* One byte of the start address in the on-chip RAM area specified by FTDAR is reserved.

Programming/ erasing interface parameters	DPFR	√	—	—	—	—	—
	FPFR	—	√	√	√	—	—
	FPEFEQ	—	√	—	—	—	—
	FUBRA	—	√	—	—	—	—
	FMPAR	—	—	√	—	—	—
	FMPDR	—	—	√	—	—	—
	FEBS	—	—	—	√	—	—
RAM emulation	RAMER	—	—	—	—	—	√

- Notes:
1. The setting is required when programming or erasing user MAT in user boot mode.
  2. The setting may be required according to the combination of initiation mode and target MAT.

FWE	MAT	-	FLER	-	-	-	SCO
-----	-----	---	------	---	---	---	-----

Initial value: 1/0 1/0 0 0 0 0 0 0  
R/W: R R R R R R R (R)/W

Bit	Bit Name	Initial Value	R/W	Description
7	FWE	1/0	R	Flash Programming Enable Monitors the level, which is input to the FWE pin. When the FWE pin is high, the device performs hardware protection of the flash memory during programming or erasing. The initial value is 0 or 1 according to the FWE pin state. 0: When the FWE pin goes low (in hardware protection state) 1: When the FWE pin goes high
6	MAT	1/0	R	MAT Bit Indicates whether the user MAT or user boot MAT is selected. 0: User MAT is selected 1: User boot MAT is selected
5	—	0	R	Reserved This bit is always read as 0. The write value should be 0.



0: Flash memory operates normally  
Programming/erasing protection for flash memory (programming/erasing protection) is invalid.

[Clearing condition]

At a power-on reset

1: Indicates an error occurs during programming of flash memory.

Programming/erasing protection for flash memory (programming/erasing protection) is valid.

[Setting condition]

See section 22.6.3, Error Protection.

---

3 to 1	—	All 0	R	Reserved
--------	---	-------	---	----------

These bits are always read as 0. The write value always be 0.

---

Four NOP instructions must be executed immediately after setting this bit to 1.

For interrupts during download, see section 22.8. Interrupts during Programming/Erasing. For the download time, see section 22.8.3, Other Notes.

Since this bit is cleared to 0 when download is complete, this bit cannot be read as 1.

Download by setting the SCO bit to 1 requires a software interrupt processing that performs bank switching between on-chip program storage area. Therefore, before issuing a download request (SCO = 1), set VBR to H'8400. Otherwise, the CPU gets out of control. Once download end is confirmed, VBR can be changed to any other address.

The mode in which the FWE pin is high must be used when using the SCO function.

0: Download of the on-chip programming/erasing data to the on-chip RAM is not executed.

[Clearing condition]

When download is completed

1: Request that the on-chip programming/erasing data is downloaded to the on-chip RAM is generated

[Setting conditions]

When all of the following conditions are satisfied, the bit is written to this bit

- FKEY is written to H'A5
- During execution in the on-chip RAM
- Not in RAM emulation mode (RAMS in RAMC)

These bits are always read as 0. The write value always be 0.

0	PPVS	0	R/W	<p>Program Pulse Single</p> <p>Selects the programming program.</p> <p>0: On-chip programming program is not selected [Clearing condition]</p> <p>When transfer is completed</p> <p>1: On-chip programming program is selected</p>
---	------	---	-----	--

### (3) Flash Erase Code Select Register (FECS)

FECS selects download of the on-chip erasing program.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	EPVB
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value always be 0.</p>
0	EPVB	0	R/W	<p>Erase Pulse Verify Block</p> <p>Selects the erasing program.</p> <p>0: On-chip erasing program is not selected [Clearing condition]</p> <p>When transfer is completed</p> <p>1: On-chip erasing program is selected</p>

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	K[7:0]	All 0	R/W	<p>Key Code</p> <p>Only when H'A5 is written, writing to the SCO bit. When a value other than H'A5 is written to FKEY, cannot be written to the SCO bit. Therefore down to the on-chip RAM cannot be executed.</p> <p>Only when H'5A is written, programming/erasing memory can be executed. Even if the on-chip programming/erasing program is executed, flash cannot be programmed or erased when a value of H'5A is written to FKEY.</p> <p>H'A5: Writing to the SCO bit is enabled (The SCO cannot be set by a value other than H'A5.)</p> <p>H'5A: Programming/erasing is enabled (A value of H'5A enables software protection state.)</p> <p>H'00: Initial value</p>

6	MS6	0	R/W	These bits are in user-MAT selection state when other than H'AA is written and in user-boot-MAT state when H'AA is written.
5	MS5	0/1	R/W	
4	MS4	0	R/W	The MAT is switched by writing a value in FMATS on-chip RAM instruction.
3	MS3	0/1	R/W	
2	MS2	0	R/W	When the MAT is switched, follow section 22.8.
1	MS1	0/1	R/W	Switching between User MAT and User Boot MAT
0	MS0	0	R/W	user boot MAT cannot be programmed in user programmer mode if user boot MAT is selected by FMATS. (user boot MAT must be programmed in boot mode of programmer mode.)

H'AA: The user boot MAT is selected (in user-MAT selection state when the value of these bits is other than H'AA)  
Initial value when these bits are initiated in boot mode.

H'00: Initial value when these bits are initiated in boot mode except for user boot mode (in user-MAT selection state)

[Programmable condition]

These bits are in the execution state in the on-chip RAM.

---

Bit	Bit Name	Value	R/W	Description
7	TDER	0	R/W	<p>Transfer Destination Address Setting Error</p> <p>This bit is set to 1 when there is an error in the download start address set by bits 6 to 0 (TDA6 to TDA0). Whether the address setting is erroneous or not is tested by checking whether the setting of TDA6 to TDA0 is in the range of H'00 to H'04 after setting the SCO bit in bits 15 to 14 to 1 and performing download. Before setting this bit to 1 be sure to set the FTDAR value between H'04 and H'05 as well as clearing this bit to 0.</p> <p>0: Setting of TDA6 to TDA0 is normal  1: Setting of TDER and TDA6 to TDA0 is H'05 to H'04 and download has been aborted</p>
6 to 0	TDA[6:0]	All 0	R/W	<p>Transfer Destination Address</p> <p>These bits specify the download start address. A value from H'00 to H'04 can be set to specify the download start address in on-chip RAM in 2-Kbyte units.</p> <p>A value from H'05 to H'7F cannot be set. If such a value is set, the TDER bit (bit 7) in this register is set to 1 to prevent download from being executed.</p> <p>H'00: Download start address is set to H'FFFF90  H'01: Download start address is set to H'FFFF94  H'02: Download start address is set to H'FFFFA0  H'03: Download start address is set to H'FFFFA4  H'04: Download start address is set to H'FFFFB0  H'05 to H'7F: Setting prohibited. If this value is set, the TDER bit (bit 7) is set to 1 to abort download processing.</p>

must be saved at the processing start. (The maximum size of a stack area to be used is 1

The programming/erasing interface parameters are used in the following four items.

1. Download control
2. Initialization before programming or erasing
3. Programming
4. Erasing

These items use different parameters. The correspondence table is shown in table 22.6.

The processing results of initialization, programming, and erasing are returned, but the b have different meanings according to the processing program. See the description of FP each processing.

Flash user branch address set	FUBRA	—	√	—	—	R/W	Undefined	R/S
Flash multipurpose address area	FMPAR	—	—	√	—	R/W	Undefined	R/S
Flash multipurpose data destination area	FMPDR	—	—	√	—	R/W	Undefined	R/S
Flash erase block select	FEBS	—	—	—	√	R/W	Undefined	R/S

Note: \* One byte of start address of download destination specified by FTDAR

### (1) Download Control

The on-chip program is automatically downloaded by setting the SCO bit to 1. The on-chip RAM area to be downloaded is the area as much as 3 Kbytes starting from the start address specified by FTDAR. For the address map of the on-chip RAM, see figure 22.10.

The download control is set by using the programming/erasing interface registers. The return value is given by the DPFR parameter.

- (a) Download pass/fail result parameter (DPFR: one byte of start address of on-chip RAM area specified by FTDAR)

This parameter indicates the return value of the download result. The value of this parameter can be used to determine if downloading is executed or not. Since the confirmation whether the SCO bit is set to 1 is difficult, the certain determination is performed by setting one byte of the start address of the on-chip RAM area specified by FTDAR to a value other than the return value of download (for example, H'FF) before download start (before setting the SCO bit to 1). For the checking method of download results, see section 22.5.2 (2), Programming Procedure in User Program Mode.



specified as only one type. When more than one of the program are selected, the program is not selected, or the program is selected without normal an error occurs.

0: Download program can be selected normally

1: Download error occurs (Multi-selection or program which is not mapped is selected)

---

1	FK	Undefined	R/W	Flash Key Register Error Detect Returns the check result whether the value of FKEY is set to H'A5. 0: FKEY setting is normal (FKEY = H'A5) 1: FKEY setting is abnormal (FKEY = value other than H'A5)
0	SF	Undefined	R/W	Success/Fail Returns the result whether download has ended normally or not. 0: Downloading on-chip program has ended normally (no error) 1: Downloading on-chip program has ended abnormally (error occurs)

---

This parameter sets the operating frequency of the CPU.

For the range of the operating frequency of this LSI, see section 26.3.1, Clock Timing

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	F15	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

digit and is written to the FPEFEQ parameter (general register R4). For example, when the operating frequency of the CPU is 28.882 MHz, the value is as follows.

- The number to three decimal places is rounded and the value is thus 28.88.
- The formula that  $28.88 \times 100 = 2888$  is converted to the binary digit and B'00000000000000000000000000000000 B'0100, B'1000 (H'0B48) is set to B'R4.

(2.2) Flash user branch address setting parameter (FUBRA: general register R5 of CPU)

This parameter sets the user branch destination address. The user program which has been programmed can be executed in specified processing units when programming and erasing.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	UA31	UA30	UA29	UA28	UA27	UA26	UA25	UA24	UA23	UA22	UA21	UA20	UA19	UA18
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	UA15	UA14	UA13	UA12	UA11	UA10	UA9	UA8	UA7	UA6	UA5	UA4	UA3	UA2
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

program download area and stack area must not be overwritten. If CPU runaway occurs or the download area or stack area is overwritten, the value of flash memory cannot be guaranteed.

The download of the on-chip program, initialization of the programming/erasing program, and the initiation of the programming/erasing program must not be executed in the processing of the user branch. The destination of the user branch must be the programming/erasing destination. Programming or erasing cannot be guaranteed when returning from the user branch to the programming/erasing destination. The program data which has already been programmed must not be programmed.

Store general registers R8 to R15. General registers R0 to R7 are available without storing them.

Moreover, the programming/erasing interface must not be written to or RAM emulation mode must not be entered in the processing of the user branch. The destination of the user branch must be the programming/erasing destination.

After the processing of the user branch has ended, the programming/erasing program must be returned to the user branch using the RTS instruction.

For the execution intervals of the user branch during programming/erasing processing, see note 2 (User branch processing intervals) in section 22.8.3, Other Notes.

---

Bit	Bit Name	Initial Value	R/W	Description
31 to 3	—	Undefined	R/W	Unused Return 0.
2	BR	Undefined	R/W	User Branch Error Detect Returns the check result whether the specified branch destination address is in the area other than the storage area of the programming/erasing program which has been downloaded. 0: User branch address setting is normal 1: User branch address setting is abnormal
1	FQ	Undefined	R/W	Frequency Error Detect Returns the check result whether the specified operating frequency of the CPU is in the range of supported operating frequency. 0: Setting of operating frequency is normal 1: Setting of operating frequency is abnormal
0	SF	Undefined	R/W	Success/Fail Indicates whether initialization is completed normally. 0: Initialization has ended normally (no error) 1: Initialization has ended abnormally (error occurred)

data must be in the consecutive space, which can be accessed by using the MOV instruction of the CPU, and is not the flash memory space.

When data to be programmed does not satisfy 128 bytes, the 128-byte program data must be prepared by embedding the dummy code (H'FF).

The start address of the area in which the prepared program data is stored must be set to the address of the general register R4. This parameter is called FMPDR (flash multipurpose data destination address area parameter).

For details on the programming procedure, see section 22.5.2, User Program Mode.

### (3.1) Flash multipurpose address area parameter (FMPAR: general register R5 of CPU)

This parameter indicates the start address of the programming destination on the user program memory.

When an address in an area other than the flash memory space is set, an error occurs.

The start address of the programming destination must be at the 128-byte boundary. If the 128-byte boundary condition is not satisfied, an error occurs. The error occurrence is indicated by the Error Flag (EA) bit (bit 1) in FPFR.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	MOA31	MOA30	MOA29	MOA28	MOA27	MOA26	MOA25	MOA24	MOA23	MOA22	MOA21	MOA20	MOA19	MOA18
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	MOA15	MOA14	MOA13	MOA12	MOA11	MOA10	MOA9	MOA8	MOA7	MOA6	MOA5	MOA4	MOA3	MOA2
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

This parameter indicates the start address in the area, which stores the data to be programmed in the user MAT. When the storage destination of the program data is in flash memory, an error occurs. The error occurrence is indicated by the WD bit (bit 2) in FPCR.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	MOD31	MOD30	MOD29	MOD28	MOD27	MOD26	MOD25	MOD24	MOD23	MOD22	MOD21	MOD20	MOD19	MOD18
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	MOD15	MOD14	MOD13	MOD12	MOD11	MOD10	MOD9	MOD8	MOD7	MOD6	MOD5	MOD4	MOD3	MOD2
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	MOD31 to MOD0	Undefined	R/W	<p>MOD31 to MOD0</p> <p>Store the start address of the area which stores program data for the user MAT. The consecutive byte data is programmed to the user MAT starting from the specified start address.</p>

Bit	Bit Name	Initial Value	R/W	Description
31 to 7	—	Undefined	R/W	Unused Return 0.
6	MD	Undefined	R/W	<p>Programming Mode Related Setting Error Detection</p> <p>Returns the check result of whether the signal at the FWE pin is high and whether the error protection state is not entered.</p> <p>When a low-level signal is input to the FWE pin, an error protection state is entered, 1 is written to the MD bit. The input level to the FWE pin and the error protection state can be confirmed with the FWE bit (bit 7) and the FLER bit (bit 4) in FCCS, respectively. For confirmation of the error protection state, see section 22 Error Protection.</p> <p>0: FWE and FLER settings are normal (FWE = 1, FLER = 0)  1: FWE = 0 or FLER = 1, and programming cannot be performed</p>



If FKEY is set to FKEY and the user boot MAT is selected, an error occurs when programming is performed. In this case, both the user MAT and boot MAT are not rewritten.

Programming of the user boot MAT must be done in boot mode or programmer mode.

0: Programming has ended normally

1: Programming has ended abnormally (programming result is not guaranteed)

---

4	FK	Undefined	R/W	Flash Key Register Error Detect Returns the check result of the value of FKEY at the start of the programming processing. 0: FKEY setting is normal (FKEY = H'5A) 1: FKEY setting is error (FKEY = value other than H'5A)
3	—	Undefined	R/W	Unused Return 0.
2	WD	Undefined	R/W	Write Data Address Error Detect When an address in the flash memory area is set as the start address of the storage destination for program data, an error occurs. 0: Setting of write data address is normal 1: Setting of write data address is abnormal

---

1: Setting of programming destination address abnormal

---

0	SF	Undefined	R/W	Success/Fail
---	----	-----------	-----	--------------

Indicates whether the program processing has normally or not.

0: Programming has ended normally (no error)

1: Programming has ended abnormally (error)

---

	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2						
	-	-	-	-	-	-	-	-	EBS[7:0]									-	-	-
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	—	Undefined	R/W	Unused Return 0.
7 to 0	EBS[7:0]	Undefined	R/W	<ul style="list-style-type: none"> <li>256-Kbyte flash memory Set the erase-block number in the range from 0 to 11. 0 corresponds to the EB0 block and 11 corresponds to the EB11 block. An error occurs when a number other than 0 to 11 (H'00 to H'0B) is set.</li> <li>128-Kbyte flash memory Set the erase-block number in the range from 0 to 9. 0 corresponds to the EB0 block and 9 corresponds to the EB9 block. An error occurs when a number other than 0 to 9 (H'00 to H'09) is set.</li> </ul>

Bit	Bit Name	Initial Value	R/W	Description
31 to 7	—	Undefined	R/W	Unused Return 0.
6	MD	Undefined	R/W	<p>Erase Mode Related Setting Error Detect</p> <p>Returns the check result of whether the signal at the FWE pin is high and whether the error protection state is not entered.</p> <p>When a low-level signal is input to the FWE pin, an error protection state is entered, 1 is written to the MD bit. The input level to the FWE pin and the error protection state can be confirmed with the FWE bit (bit 7) and the FLER bit (bit 4) in FCCS, respectively. For confirmation of the error protection state, see section 22 Error Protection.</p> <p>0: FWE and FLER settings are normal (FWE = 1, FLER = 0) 1: FWE = 0 or FLER = 1, and erasure cannot be performed</p>

selected, an error occurs when erasure is performed. In this case, both the user MAT and user boot MAT are not erased.

Erasure of the user boot MAT must be executed in normal mode or programmer mode.

0: Erasure has ended normally

1: Erasure has ended abnormally (erasure result is not guaranteed)

---

4	FK	Undefined	R/W	Flash Key Register Error Detect Returns the check result of FKEY value before the erasing processing. 0: FKEY setting is normal (FKEY = H'5A) 1: FKEY setting is error (FKEY = value other than H'5A)
3	EB	Undefined	R/W	Erase Block Select Error Detect Returns the check result whether the specified erase block number is in the block range of the user memory. 0: Setting of erase-block number is normal 1: Setting of erase-block number is abnormal
2, 1	—	Undefined	R/W	Unused Return 0.
0	SF	Undefined	R/W	Success/Fail Indicates whether the erasing processing has ended normally or not. 0: Erasure has ended normally (no error) 1: Erasure has ended abnormally (error occurred)

---

Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0  
 R/W: R R R R R R R R R R R R R/W R/W


Bit	Bit Name	Initial Value	R/W	Description
15 to 4	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
3	RAMS	0	R/W	RAM Select Sets whether the user MAT is emulated or not. RAMS = 1, all blocks of the user MAT are in the programming/erasing protection state. 0: Emulation is not selected Programming/erasing protection of all user-MAT blocks is invalid 1: Emulation is selected Programming/erasing protection of all user-MAT blocks is valid
2 to 0	RAM[2:0]	000	R/W	User MAT Area Select These bits are used with bit 3 to select the user-MAT area to be overlapped with the on-chip RAM. (See Section 22.7.)

H'00006000 to H'00006FFF	EB6 (4 Kbytes)	1	1	1
H'00007000 to H'00007FFF	EB7 (4 Kbytes)	1	1	1

Note: x: Don't care.

Boot mode executes programming/erasing user MAT and user boot MAT by means of the command and program data transmitted from the host using the on-chip SCI. The tool for transmitting the control command and program data must be prepared in the host. The SCI communication mode is set to asynchronous mode. When reset start is executed after this is set in boot mode, the boot program in the microcomputer is initiated. After the SCI bit is automatically adjusted, the communication with the host is executed by means of the command method.

The system configuration diagram in boot mode is shown in figure 22.6. For details on the setting in boot mode, see table 22.1. Interrupts are ignored in boot mode so do not generate




**Figure 22.6 System Configuration in Boot Mode**



bps.

The system clock frequency which can automatically adjust the transfer bit rate of the bit rate of this LSI is shown in table 22.8. Boot mode must be initiated in the range of the system clock. Note that the internal clock division ratio of  $\times 1/3$  is not supported in boot mode.



**Figure 22.7 Automatic Adjustment Operation of SCI Bit Rate**

**Table 22.8 Peripheral Clock ( $P\phi$ ) Frequency that Can Automatically Adjust Bit Rate of This LSI**

Host Bit Rate	Peripheral Clock ( $P\phi$ ) Frequency Which Can Automatically Adjust Bit Rate
9,600 bps	10 to 40 MHz
19,200 bps	10 to 40 MHz

Note: The internal clock division ratio of  $\times 1/3$  is not supported in boot mode.

supported devices, etc.


3. Automatic erasure of the entire user MAT and user boot MAT

After all necessary inquiries and selections have been made and the command for programming/erasure to the programming state is sent by the host, the entire user MAT and user boot MAT are automatically erased.

4. Waiting for programming/erasure command

- On receiving the programming selection command, the chip waits for data to be programmed. To program data, the host transmits the programming command code followed by the address where programming should start and the data to be programmed. This is repeated as required while the chip is in the programming-selected state. To terminate programming, H'FFFFFFF should be transmitted as the first address of programming. This makes the chip return to the programming/erasure command waiting state from the programming data waiting state.
- On receiving the erasure select command, the chip waits for the block number of a block to be erased. To erase a block, the host transmits the erasure command code followed by the block number of the block to be erased. This is repeated as required while the chip is in the erasure-selected state. To terminate erasure, H'FF should be transmitted as the block number. This makes the chip return to the programming/erasure command waiting state from the erasure block number waiting state. Erasure should only be executed when a specific block is to be reprogrammed without executing a reset-start of the chip after the flash memory has been programmed in boot mode. If all desired programming is completed in a single operation, such erasure processing is not necessary because all blocks are erased before the chip enters the programming/erasure/other command waiting state.
- In addition to the programming and erasure commands, commands for sum check, blank checking (checking for erasure) of the user MAT and user boot MAT, reading from the user MAT/user boot MAT, and acquiring current state information are processed.


Note that the command for reading from the user MAT/user boot MAT can only read data that has been programmed after automatic erasure of the entire user MAT and user boot MAT.




**Figure 22.8 State Transitions in Boot Mode**

period, which is longer than the normal 100  $\mu$ s.


For details on the programming procedure, see the description in section 22.5.2 (2), Programming Procedure in User Program Mode. For details on the erasing procedure, see the description in section 22.5.2 (3), Erasing Procedure in User Program Mode.



**Figure 22.9 Programming/Erasing Overview Flow**



**Figure 22.10 RAM Map after Download**



**Figure 22.11 Programming Procedure**

The details of the programming procedure are described below. The procedure program can be executed in an area other than the flash memory to be programmed. Especially the procedure program where the SCO bit in FCCS is set to 1 for downloading must be executed in the on-chip RAM. Specify 1/4 (initial value) as the frequency division ratios of an internal clock ( $I\phi$ ), a bus clock ( $B\phi$ ), and a peripheral clock ( $P\phi$ ) through the frequency control register (FRQCR).

After the programming/erasing program has been downloaded and the SCO bit is cleared, the setting of the frequency control register (FRQCR) can be changed to the desired value.

The area that can be executed in the steps of the user procedure program (on-chip RAM, on-chip MAT, and external space) is shown in section 22.9.2, Areas for Storage of the Procedure Program and Data for Programming.

When the PPVS bit of FPCS is set to 1, the programming program is selected.

Several programming/erasing programs cannot be selected at one time. If several programs are selected, download is not performed and a download error is returned to the source select error detect (SS) bit in the DPFR parameter.

Specify the start address of the download destination by FTDAR.

(2.2) Write H'A5 in FKEY

If H'A5 is not written to FKEY for protection, 1 cannot be written to the SCO bit for the download request.

(2.3) VBR is set to 0 and 1 is written to the SCO bit of FCCS, and then download is executed.

VBR must always be set to H'84000000 before setting the SCO bit to 1.

To write 1 to the SCO bit, the following conditions must be satisfied.

- RAM emulation mode is canceled.
- H'A5 is written to FKEY.
- The SCO bit writing is executed in the on-chip RAM.

When the SCO bit is set to 1, download is started automatically. When execution returns to the user procedure program, the SCO bit is cleared to 0. Therefore, the SCO bit cannot be confirmed to be 1 in the user procedure program.

The download result can be confirmed only by the return value of the DPFR parameter. If the SCO bit is set to 1, incorrect decision must be prevented by setting the DPFR parameter to that is one byte of the start address of the on-chip RAM area specified by FTDAR, to the address other than the return value (H'FF).

When download is executed, particular interrupt processing, which is accompanied by the switch as described below, is performed as an internal microcomputer processing, so the user MAT space need to be set to H'84000000. Four NOP instructions are executed immediately after the download instructions that set the SCO bit to 1.

- The user MAT space is switched to the on-chip program storage area.

In the download processing, the values of the general registers of the CPU are retained. During the download processing, interrupts must not be generated. For details on the relationship between download and interrupts, see section 22.8.2, Interrupts during Programming/Erasing.

Since a stack area of maximum 128 bytes is used, an area of at least 128 bytes must be reserved before setting the SCO bit to 1.

If flash memory is accessed by the DTC during downloading, operation cannot be guaranteed. Therefore, access by the DTC must not be executed.

(2.4) FKEY is cleared to H'00 for protection.

(2.5) The value of the DPFR parameter must be checked to confirm the download result.

A recommended procedure for confirming the download result is shown below.

- Check the value of the DPFR parameter (one byte of start address of the download destination specified by FTDAR). If the value is H'00, download has been performed normally. If the value is not H'00, the source that caused download to fail can be investigated by the description below.
- If the value of the DPFR parameter is the same as before downloading (e.g. H'00), the address setting of the download destination in FTDAR may be abnormal. In this case, confirm the setting of the TDER bit (bit 7) in FTDAR.
- If the value of the DPFR parameter is different from before downloading, check the DP bit (bit 2) and the FK bit (bit 1) in the DPFR parameter to ensure that the download program selection and FKEY register setting were normal, respectively.

(2.6) The operating frequency is set to the FPEFEQ parameter and the user branch destination is set to the FUBRA parameter for initialization.



other than the one that is to be programmed. The area of the on-chip program downloaded cannot be set.

The program processing must be returned from the user branch processing by instruction.

See the description in section 22.4.3 (2.2), Flash user branch address setting p (FUBRA: general register R5 of CPU).

### (2.7) Initialization

When a programming program is downloaded, the initialization program is also downloaded to on-chip RAM. There is an entry point of the initialization program in the area from (start address set by FTDAR) + 32 bytes. The subroutine is called and initialization is performed by using the following steps.

```
MOV.L #DLTOP+32,R1      ; Set entry address to R1
JSR   @R1                ; Call initialization routine
NOP
```

- The general registers other than R0 are saved in the initialization program.
- R0 is a return value of the FPFR parameter.
- Since the stack area is used in the initialization program, a stack area of maximum 1024 bytes must be reserved in RAM.
- Interrupts can be accepted during the execution of the initialization program. If an interrupt occurs, the program storage area and stack area in on-chip RAM and register values will be destroyed.

(2.8) The return value of the initialization program, FPFR (general register R0) is checked.

(2.9) FKEY must be set to H'5A and the user MAT must be prepared for programming.

(2.10) The parameter which is required for programming is set.

If the storage destination of the program data is flash memory, even when the execution routine is executed, programming is not executed and an error is returned to the FPFR parameter. In this case, the program data must be transferred to on-chip RAM and then programming must be executed.

### (2.11) Programming

There is an entry point of the programming program in the area from (download start address set by FTDAR) + 16 bytes of on-chip RAM. The subroutine is called and programming is executed by using the following steps.

```
MOV.L #DLTOP+16,R1      ; Set entry address to R1
JSR   @R1               ; Call programming routine
NOP
```

- The general registers other than R0 are saved in the programming program.
- R0 is a return value of the FPFR parameter.
- Since the stack area is used in the programming program, a stack area of maximum 128 bytes must be reserved in RAM.


(2.12) The return value in the programming program, FPFR (general register R0) is checked.

(2.13) Determine whether programming of the necessary data has finished.

If more than 128 bytes of data are to be programmed, specify FMPAR and FMPDR in 128-byte units, and repeat steps (2.10) to (2.13). Increment the programming destination address by 128 bytes and update the programming data pointer correctly. If an address which has already been programmed is written to again, not only will a programming error occur, but also the memory will be damaged.

(2.14) After programming finishes, clear FKEY and specify software protection.

If this LSI is restarted by a power-on reset immediately after user MAT programming is finished, secure a reset period (period of  $\overline{\text{RES}} = 0$ ) that is at least as long as the normal



**Figure 22.12 Erasing Procedure**

The details of the erasing procedure are described below. The procedure program must be executed in an area other than the user MAT to be erased. Especially the part where the bit in FCCS is set to 1 for downloading must be executed in on-chip RAM. Specify the value as the frequency division ratios of an internal clock (If), a bus clock (Bf), and peripheral clock (Pf) through the frequency control register (FRQCR).

After the programming/erasing program has been downloaded and the SCO bit is cleared, the setting of the frequency control register (FRQCR) can be changed to the desired value.

The area that can be executed in the steps of the user procedure program (on-chip RAM, user MAT, and external space) is shown in section 22.9.2, Areas for Storage of the Procedure Program and Data for Programming.

Specify the start address of the download destination by FTDAR.

The procedures to be carried out after setting FKEY, e.g. download and initialization, same as those in the programming procedure. For details, see the description in section (2), Programming Procedure in User Program Mode.

(3.2) Set the FEBS parameter necessary for erasure

Set the erase block number of the user MAT in the flash erase block select parameter (general register R4). If a value other than an erase block number of the user MAT is set, the block is erased even though the erasing program is executed, and an error is returned. The return value parameter FPFR.

(3.3) Erasure

Similar to as in programming, there is an entry point of the erasing program in the area (download start address set by FTDAR) + 16 bytes of on-chip RAM. The subroutine is called and erasing is executed by using the following steps.

```
MOV.L #DLTOP+16,R1      ; Set entry address to R1
JSR   @R1                ; Call erasing routine
NOP
```

— The general registers other than R0 are saved in the erasing program.


— R0 is a return value of the FPFR parameter.

— Since the stack area is used in the erasing program, a stack area of maximum 128 bytes must be reserved in RAM.

(3.4) The return value in the erasing program, FPFR (general register R0) is checked.

(3.5) Determine whether erasure of the necessary blocks has finished.

If more than one block is to be erased, update the FEBS parameter and repeat steps (3.4) and (3.5). Blocks that have already been erased can be erased again.



**Figure 22.13 Sample Procedure of Repeating RAM Emulation, Erasing, and Programming (Overview)**

In the above example, the erasing program and programming program are downloaded excluding addresses (H'FFFA000 to H'FFFFAFFF) to execute RAM emulation.

Download and initialization are performed only once at the beginning.

In this kind of operation, note the following:

### 22.5.3 User Boot Mode

This LSI has user boot mode which is initiated with different mode pin settings than those of program mode or boot mode. User boot mode is a user-arbitrary boot mode, unlike boot mode which uses the on-chip SCL.


Only the user MAT can be programmed/erased in user boot mode. Programming/erasing user boot MAT is only enabled in boot mode or programmer mode.

#### (1) User Boot Mode Initiation

For the mode pin settings to start up user boot mode, see table 22.1.

When the reset start is executed in user boot mode, the check routine for flash-memory registers runs. The RAM area about 1.2 Kbytes from H'FFFF9800 and 4 bytes from H'FFFFAFFC (a stack area) is used by the routine. While the check routine is running and all other interrupts cannot be accepted. This period is 100  $\mu$ s while operating at a frequency of 40 MHz.

Next, processing starts from the execution start address of the reset vector in the user boot MAT. At this point, H'AA is set to the flash MAT select register (FMATS) because the execution MAT is the user boot MAT.




**Figure 22.14 Procedure for Programming User MAT in User Boot Mode**

MAT the interrupt vector is read from is undetermined. Perform MAT switching in the  
with the description in section 22.8.1, Switching between User MAT and User Boot M  
Except for MAT switching, the programming procedure is the same as that in user pro  
mode.

The area that can be executed in the steps of the user procedure program (on-chip RA  
MAT, and external space) is shown in section 22.9.2, Areas for Storage of the Proced  
Program and Data for Programming.





**Figure 22.15 Procedure for Erasing User MAT in User Boot Mode**

The area that can be executed in the steps of the user procedure program (on chip RAM, MAT, and external space) is shown in section 22.9.2, Areas for Storage of the Procedural and Data for Programming.

parameter.

**Table 22.9 Hardware Protection**

Item	Description	Function to be P	
		Download	Prog Erase
FWE-pin protection	The input of a low-level signal on the FWE pin clears the FWE bit of FCCS and the LSI enters a programming/erasing-protected state.	—	√
Reset/standby protection	<ul style="list-style-type: none"><li>• A power-on reset (including a power-on reset by the WDT) and entry to standby mode initializes the programming/erasing interface registers and the LSI enters a programming/erasing-protected state.</li><li>• Resetting by means of the <math>\overline{\text{RES}}</math> pin after power is initially supplied will not make the LSI enter the reset state unless the <math>\overline{\text{RES}}</math> pin is held low until oscillation has stabilized. In the case of a reset during operation, hold the RES pin low for the <math>\overline{\text{RES}}</math> pulse width that is specified in the section on AC characteristics. If the LSI is reset during programming or erasure, data in the flash memory is not guaranteed. In this case, execute erasure and then execute programming again.</li></ul>	√	√

Protection by the SCO bit	Clearing the SCO bit in FCCS disables downloading of the programming/erasing program, thus making the LSI enter a programming/erasing-protected state.	√	√
Protection by FKEY	Downloading and programming/erasing are disabled unless the required key code is written in FKEY. Different key codes are used for downloading and for programming/erasing.	√	√
Emulation protection	Setting the RAMS bit in RAMER to 1 makes the LSI enter a programming/erasing-protected state.	√	√


### 22.6.3 Error Protection

Error protection is a mechanism for aborting programming or erasure when an error occurs in the form of the microcomputer getting out of control during programming/erasing of the flash memory or operations that are not in accordance with the established procedures for programming/erasing. Aborting programming or erasure in such cases prevents damage to flash memory due to excessive programming or erasing.


If the microcomputer malfunctions during programming/erasing of the flash memory, the bit in FCCS is set to 1 and the LSI enters the error protection state, thus aborting programming or erasure.

memory, some voltage may still remain even after the error protection state has been entered. For this reason, it is necessary to reduce the risk of damage to the flash memory by extending the error protection period so that the charge is released.


The state-transition diagram in figure 22.16 shows transitions to and from the error protection state.



**Figure 22.16 Transitions to and from Error Protection State**



**Figure 22.17 Emulation of Flash Memory in RAM**



**Figure 22.18 Example of Overlapped RAM Operation (256-Kbyte Flash Memory)**


Figure 22.18 shows an example of an overlap on block area EB0 of the flash memory.

Emulation is possible for a single area selected from among the eight areas, from EB0 to EB7, of the user MAT. The area is selected by the setting of the RAM2 to RAM0 bits in RAME.

1. To overlap a part of the RAM on area EB0, to allow realtime programming of the data in the area, set the RAMS bit in RAMER to 1, and each of the RAM2 to RAM0 bits to 0.
2. Realtime programming is carried out using the overlaid area of RAM.

In programming or erasing the user MAT, it is necessary to run a program that implements a series of procedural steps, including the downloading of an on-chip program. In this process, set the download area with FTDAR so that the overlaid RAM area and the area where the on-chip program is to be downloaded do not overlap.

Figure 22.19 shows an example of programming data that has been emulated to the EB0 area of the user MAT.



**Figure 22.19 Programming of Tuned Data (256-Kbyte Flash Memory Version)**

1. After the data to be programmed has fixed values, clear the RAMS bit to 0 to cancel the overlap of RAM. Emulation mode is canceled and emulation protection is also cleared.
2. Transfer the user programming/erasing procedure program to RAM.
3. Run the programming/erasing procedure program in RAM and download the on-chip programming/erasing program.  
Specify the download start address with FTDAR so that the tuned data area does not overlap with the download area.
4. When the EB0 area of the user MAT has not been erased, erasing must be performed before programming. Set the parameters FMPAR and FMPDR so that the tuned data is designed and execute programming.

**Note:** Setting the RAMS bit to 1 puts all the blocks in flash memory in the programming/erasing-protected state regardless of the values of the RAM2 to RAM0 (emulation protection). Clear the RAMS bit to 0 before actual programming or erasing. Though RAM emulation can also be carried out with the user boot MAT selected, the boot MAT can be erased or programmed only in boot mode or programmer mode.



microcomputer prefetches execution instructions. Therefore, a switchover during program execution in the user MAT causes an instruction code in the user MAT to be prefetched. An instruction in the newly selected user boot MAT to be prefetched, thus resulting in user operation.

2. To ensure that the MAT that has been switched to is accessible, execute four NOP instructions in on-chip RAM immediately after writing to FMATS of on-chip RAM (this prevents the flash memory during MAT switching).

3. If an interrupt occurs during switching, there is no guarantee of which memory MAT is accessed.

Always mask the maskable interrupts before switching MATs. In addition, configuring the system so that NMI interrupts do not occur during MAT switching is recommended.

4. After the MATs have been switched, take care because the interrupt vector table will have been switched.

If the same interrupt processings are to be executed before and after MAT switching, interrupt requests cannot be disabled, transfer the interrupt processing routine to on-chip RAM and use the VBR setting to place the interrupt vector table in on-chip RAM. In this case, ensure the VBR setting change does not conflict with the interrupt occurrence.

5. Memory sizes of the user MAT and user boot MAT are different. When accessing the user boot MAT, do not access addresses exceeding the 12-Kbyte memory space. If access is made beyond the 12-Kbyte space, the values read are undefined.

## Figure 22.20 Switching between User MAT and User Boot MAT

### 22.8.2 Interrupts during Programming/Erasing

#### (1) Download of On-Chip Program

##### (1.1) VBR setting change

Before downloading the on-chip program, VBR must be set to H'84000000. If VBR is a value other than H'84000000, the interrupt vector table is placed in the user MAT (FMATS is not H'AA) or the user boot MAT (FMATS is H'AA) on setting H'84000000 to VBR.

When VBR setting change conflicts with interrupt occurrence, whether the vector table before or after VBR is changed is referenced may cause an error.

Therefore, for cases where VBR setting change may conflict with interrupt occurrence, a vector table to be referenced when VBR is H'00000000 (initial value) at the start of user MAT or user boot MAT.

##### (1.2) SCO download request and interrupt request

Download of the on-chip programming/erasing program that is initiated by setting the SCO bit in FCCS to 1 generates a particular interrupt processing accompanied by MAT switch. Operation when the SCO download request and interrupt request conflicts is described below.

##### 1. Contention between SCO download request and interrupt request

Figure 22.21 shows the timing of contention between execution of the instruction that sets the SCO bit in FCCS to 1 and interrupt acceptance.

2. Generation of interrupt requests during downloading

Ensure that interrupts are not generated during downloading that is initiated by the bit.

error protection state is not entered but the read values are not guaranteed.

2. Do not rewrite the program data specified by the FMPDR parameter. If new program data is to be provided by the interrupt processing, temporarily save the new program data in another area. After confirming the completion of programming, save the new program in the area specified by FMPDR or change the setting in FMPDR to indicate the area in which the new program data was temporarily saved.
3. Make sure the interrupt processing routine does not rewrite the contents of the flash memory related registers or data in the downloaded on-chip program area. During interrupt processing, do not simultaneously perform RAM emulation, download of on-chip program by an SCO request, or programming/erasing.
4. At the beginning of the interrupt processing routine, save the CPU register contents. Upon returning from the interrupt processing, write the saved contents in the CPU registers.
5. When a transition is made to sleep mode or software standby mode in the interrupt processing routine, the error protection state is entered and programming/erasing is aborted.

If a transition is made to the reset state, the reset signal should only be released after providing a reset input over a period longer than the normal 100  $\mu$ s to reduce the chance of flash memory corruption.

**Table 22.11 Initiation Intervals of User Branch Processing**

<b>Processing Name</b>	<b>Maximum Interval</b>
Programming	Approximately 2 ms
Erasing	Approximately 15 ms

However, when operation is done with CPU clock of 80 MHz, maximum values of the t first user branch processing are as shown in table 22.12.

**Table 22.12 Initial User Branch Processing Time**

<b>Processing Name</b>	<b>Max.</b>
Programming	Approximately 2 ms
Erasing	Approximately 15 ms

3. Write to flash-memory related registers by DTC

While an instruction in on-chip RAM is being executed, the DTC can write to the SC FCCS that is used for a download request or FMATS that is used for MAT switching. Be sure that these registers are not accidentally written to, otherwise an on-chip program is downloaded and destroy RAM or a MAT switchover may occur and the CPU get out of control.

4. State in which interrupts are ignored

In the following modes or period, interrupt requests are ignored; they are not executed. interrupt sources are not retained.

- Boot mode
- Programmer mode

7. Monitoring runaway by WDT

Unlike the conventional F-ZTAT SH microcomputer, no countermeasures are available to prevent runaway by WDT during programming/erasing by the downloaded on-chip program. Prepare countermeasures (e.g. use of the user branch routine and periodic timer interrupt) to prevent WDT while taking the programming/erasing time into consideration as required.

1. Bit-rate matching state

In this state, the boot program adjusts the bit rate to match that of the host. When the device starts up in boot mode, the boot program is activated and enters the bit-rate matching state, which it receives commands from the host and adjusts the bit rate accordingly. After the bit-rate matching is complete, the boot program proceeds to the inquiry-and-selection state.


2. Inquiry-and-selection state

In this state, the boot program responds to inquiry commands from the host. The device mode, and bit rate are selected in this state. After making these selections, the boot program enters the programming/erasure state in response to the transition-to-programming/erasure state command. The boot program transfers the erasure program to RAM and executes the user MAT and user boot MAT before it enters the programming/erasure state.

3. Programming/erasure state

In this state, programming/erasure are executed. The boot program transfers the programming/erasure program to RAM in line with the command received from the host and executes the programming/erasure. It also performs sum checking and blank checking as directed by the respective commands.

Figure 22.22 shows the flow of processing by the boot program.



**Figure 22.22 Flow of Processing by the Boot Program**

- Bit-rate matching state

In bit-rate matching, the boot program measures the low-level intervals in a signal carrying data that is transmitted by the host, and calculates the bit rate from this. The bit rate can be changed by the new-bit-rate selection command. On completion of bit-rate matching, the program goes to the inquiry and selection state. The sequence of processing in bit-rate matching is shown in figure 22.23.



### Figure 22.23 Sequence of Bit-Rate Matching

- Communications protocol

Formats in the communications protocol between the host and boot program after completing the bit-rate matching are as follows.

1. One-character command or one-character response

A command or response consisting of a single character used for an inquiry or the A indicating normal completion.

2. n-character command or n-character response

A command or response that requires n bytes of data, which is used as a selection code response to an inquiry. The length of programming data is treated separately below.

3. Error response


Response to a command in case of an error: two bytes, consisting of the error response error code.

4. 128-byte programming command

The command itself does not include data-size information. The data length is known response to the command for inquiring about the programming size.

5. Response to a memory reading command

This response includes four bytes of size information.



**Figure 22.24 Formats in the Communications Protocol**

- Command (1 byte): Inquiry, selection, programming, erasure, checking, etc.
- Response (1 byte): Response to an inquiry
- Size (one or two bytes): The length of data for transfer, excluding the command/response code, size, and checksum.
- Data (n bytes): Particular data for the command or response
- Checksum (1 byte): Set so that the total sum of byte values from the command code and checksum is H'00 in the lower-order 1 byte.
- Error response (1 byte): Error response to a command
- Error code (1 byte): Indicates the type of error.
- Address (4 bytes): Address for programming
- Data (n bytes): Data to be programmed. "n" is known from the response to the command used to inquire about the programming size.
- Data size (4 bytes): Four-byte field included in the response to a memory reading command.

H'10	Device selection	Selects a device code.
H'21	Inquiry on clock modes	Requests the number of available clock modes and their respective values.
H'11	Clock-mode selection	Selects a clock mode.
H'22	Inquiry on frequency multipliers	Requests the number of clock signals for which frequency multipliers and divisors are selectable, the number of multipliers and divisors, and the multiplier and divisor settings for the respective clock signals. Also requests the values of the multipliers and divisors.
H'23	Inquiry on operating frequency	Requests the minimum and maximum values for the operating frequency of the main clock and peripheral clock.
H'24	Inquiry on user boot MATs	Requests the number of user boot MAT areas along with their start and end addresses.
H'25	Inquiry on user MATs	Requests the number of user MAT areas along with their start and end addresses.
H'26	Inquiry on erasure blocks	Requests the number of erasure blocks along with their start and end addresses.
H'27	Inquiry on programming size	Requests the unit of data for programming.
H'3F	New bit rate selection	Selects a new bit rate.
H'40	Transition to programming/erasure state	On receiving this command, the boot program erases the user MAT and user boot MAT and enters the programming/erasure state.
H'4F	Inquiry on boot program state	Requests information on the current state of boot program processing.

The selection commands should be sent by the host in this order: device selection (H'10), clock mode selection (H'11), new bit rate selection (H'3F). These commands are mandatory. If the selection command is sent two or more times, the command that is sent last is effective.

Command

H'20

— Command H'20 (1 byte): Inquiry on supported devices

Response	H'30	Size	No. of devices	
	Number of characters	Device code		Product name
	...			
	SUM			

- Response H'30 (1 byte): Response to the inquiry on supported devices
- Size (1 byte): The length of data for transfer excluding the command code, this field, and the checksum. Here, it is the total number of bytes taken up by the number of devices, number of characters, device code, and product name fields.
- Number of devices (1 byte): The number of device models supported by the boot program embedded in the microcomputer.
- Number of characters (1 byte): The number of characters in the device code and product name fields.
- Device code (4 bytes): Device code of a supported device (ASCII encoded)
- Product name (n bytes): Product code of the boot program (ASCII encoded)
- SUM (1 byte): Checksum  
This is set so that the total sum of all bytes from the command code to the checksum is H'00.

supported devices (ASCII encoded)

— SUM (1 byte): Checksum

Response

H'06
------

— Response H'06 (1 byte): Response to device selection

The ACK code is returned when the specified device code matches one of the supported devices.

Error

response

H'90	ERROR
------	-------

— Error response H'90 (1 byte): Error response to device selection

— ERROR (1 byte): Error code

H'11: Sum-check error

H'21: Non-matching device code

### (3) Inquiry on clock modes

In response to the inquiry on clock modes, the boot program returns the number of available clock modes.

Command

H'21
------

— Command H'21 (1 byte): Inquiry on clock modes

Response

H'31	Size	Mode	...	SUM
------	------	------	-----	-----

Command	H'11	Size	Mode	SUM
---------	------	------	------	-----

- Command H'11 (1 byte): Clock mode selection
- Size (1 byte): Number of characters in the clock-mode field (fixed at 1)
- Mode (1 byte): A clock mode returned in response to the inquiry on clock modes
- SUM (1 byte): Checksum

Response	H'06
----------	------

- Response H'06 (1 byte): Response to clock mode selection  
The ACK code is returned when the specified clock-mode matches one of the available clock modes.

Error response	H'91	ERROR
----------------	------	-------

- Error response H'91 (1 byte): Error response to clock mode selection
- ERROR (1 byte): Error code
  - H'11: Sum-check error
  - H'21: Non-matching clock mode

No. of multipliers	Multiplier	...				
...						
SUM						

- Response H'32 (1 byte): Response to the inquiry on frequency multipliers
- Size (1 byte): The total length of the number of operating clocks, number of multiplier fields.
- Number of operating clocks (1 byte): The number of operating clocks for which can be selected  
(for example, if frequency multiplier settings can be made for the frequencies of and peripheral operating clocks, the value should be H'02).
- Number of multipliers (1 byte): The number of multipliers selectable for the operating frequency of the main or peripheral modules
- Multiplier (1 byte):  
Multiplier: Numerical value in the case of frequency multiplication (e.g. H'04 for ×4)  
Divisor: Two's complement negative numerical value in the case of frequency division (e.g. H'FE [-2] for ×1/2)  
As many multiplier fields are included as there are multipliers or divisors, and combinations of the number of multipliers and multiplier fields are repeated as many times as there are operating clocks.
- SUM (1 byte): Checksum

...	
SUM	

- Response H'33 (1 byte): Response to the inquiry on operating frequency
- Size (1 byte): The total length of the number of operating clocks, and maximum and minimum values of operating frequency fields.
- Number of operating clocks (1 byte): The number of operating clock frequencies within the device.  
For example, the value two indicates main and peripheral operating clock frequencies.
- Minimum value of operating frequency (2 bytes): The minimum frequency of a frequency multiplied or -divided clock signal.  
The value in this field and in the maximum value field is the frequency in MHz to two decimal places, multiplied by 100 (for example, if the frequency is 20.00 MHz, the value multiplied by 100 is 2000, so H'07D0 is returned here).
- Maximum value of operating frequency (2 bytes): The maximum frequency of a frequency multiplied or -divided clock signal.  
As many pairs of minimum/maximum values are included as there are operating clocks.
- SUM (1 byte): Checksum



...	
SUM	

- Response H'34 (1 byte): Response to the inquiry on user boot MATs
- Size (1 byte): The total length of the number of areas and first and last address fields
- Number of areas (1 byte): The number of user boot MAT areas.  
H'01 is returned if the entire user boot MAT area is continuous.
- First address of the area (4 bytes)
- Last address of the area (4 bytes)  
As many pairs of first and last address fields are included as there are areas.
- SUM (1 byte): Checksum

### (8) Inquiry on user MATs

In response to the inquiry on user MATs, the boot program returns the number of user MATs and their addresses.

Command 

H'25
------

- Command H'25 (1 byte): Inquiry on user MAT information

Response	H'35	Size	No. of areas	
	First address of the area			Last address of the area
	...			
	SUM			

In response to the inquiry on erasure blocks, the boot program returns the number of erasure blocks in the user MAT and the addresses where each block starts and ends.

Command 

H'26
------

— Command H'26 (1 byte): Inquiry on erasure blocks

Response	H'36	Size	No. of blocks	
	First address of the block			Last address of the block
	...			
	SUM			

— Response H'36 (1 byte): Response to the inquiry on erasure blocks

— Size (2 bytes): The total length of the number of blocks and first and last address f

— Number of blocks (1 byte): The number of erasure blocks in flash memory

— First address of the block (4 bytes)

— Last address of the block (4 bytes)

As many pairs of first and last address data are included as there are blocks.

— SUM (1 byte): Checksum

- Response H'37 (1 byte): Response to the inquiry on programming size
- Size (1 byte): The number of characters in the programming size field (fixed at 2)
- Programming size (2 bytes): The size of the unit for programming  
This is the unit for the reception of data to be programmed.
- SUM (1 byte): Checksum

## (11) New bit rate selection

In response to the new-bit-rate selection command, the boot program changes the bit rate to the new bit rate and, if the setting was successful, responds to the ACK sent by the host by returning another ACK at the new bit rate.

The new-bit-rate selection command should be sent after clock-mode selection.

Command	H'3F	Size	Bit rate	Input frequency
	No. of multipliers	Multiplier 1	Multiplier 2	
	SUM			

- Command H'3F (1 byte): New bit rate selection
- Size (1 byte): The total length of the bit rate, input frequency, number of multipliers, and multiplier fields
- Bit rate (2 bytes): New bit rate  
The bit rate value divided by 100 should be set here (for example, to select 19200, set H'00C0, which is 192 in decimal notation).
- Input frequency (2 bytes): The frequency of the clock signal fed to the boot program  
This should be the frequency in MHz to the second decimal place, multiplied by 100. For example, if the frequency is 28.882 MHz, the values is truncated to the second decimal place and multiplied by 100, making 2888; so H'0B48 should be set in this field).

Division: Two's complement negative numerical value in the case of frequency error  
(e.g. H'FE [-2] for  $\times 1/2$ )

— SUM (1 byte): Checksum

Response 

H'06
------

— Response H'06 (1 byte): Response to the new-bit-rate selection command  
The ACK code is returned if the specified bit rate was selectable.

Error response 

H'BF	ERROR
------	-------

— Error response H'BF (1 byte): Error response to new bit rate selection

— ERROR (1 byte): Error code

H'11: Sum-check error

H'24: Bit rate selection error (the specified bit rate is not selectable).

H'25: Input frequency error (the specified input frequency is not within the range of minimum to the maximum value).

H'26: Frequency multiplier error (the specified multiplier does not match an available value).

H'27: Operating frequency error (the specified operating frequency is not within the range of minimum to the maximum value).

### 3. Operating frequency

The operating frequency is calculated from the received input frequency and the frequency multiplier or divisor. The input frequency is the frequency of the clock signal supplied to the LSI, while the operating frequency is the frequency at which the LSI is actually driven. The following formulae are used for this calculation.

$$\text{Operating frequency} = \text{input frequency} \times \text{multiplier, or}$$

$$\text{Operating frequency} = \text{input frequency} / \text{divisor}$$

The calculated operating frequency is checked to see if it is within the range of the minimum and maximum values of the operating frequency for the selected clock mode of the device. A value outside the range generates an operating frequency error.


### 4. Bit rate

From the peripheral operating frequency ( $P\phi$ ) and the bit rate (B), the value (= n) of the number of select bits (CKS) in the serial mode register (SCSMR) and the value (= N) of the bit rate register (SCBRR) are calculated, after which the error in the bit rate is calculated. This error is checked to see if it is smaller than 4%. A result greater than or equal to 4% generates a bit rate selection error. The following formula is used to calculate the error.

$$\text{Error (\%)} = \left\{ \left[ \frac{P\phi \times 10^6}{(N + 1) \times B \times 64 \times 2^{2n-1}} \right] - 1 \right\} \times 100$$

— Response H'06 (1 byte): The ACK code transferred in response to acknowledgement of new bit rate

The sequence of new bit rate selection is shown in figure 22.25.



**Figure 22.25 Sequence of New Bit Rate Selection**

Command 

H'40
------

— Command H'40 (1 byte): Transition to programming/erasure state

Response 

H'06
------

— Response H'06 (1 byte): Response to the transition-to-programming/erasure state  
This is returned as ACK when erasure of the user boot MAT and user MAT has succeeded after transfer of the erasure program.

Error response 

H'C0	H'51
------	------

- Error response H'C0 (1 byte): Error response to the transition-to-programming/erasure command
- ERROR (1 byte): Error code
  - H'51: Erasure error (Erasure did not succeed because of an error.)

- Order of Commands

In the inquiry-and-selection state, commands should be sent in the following order.

1. Send the inquiry on supported devices command (H'20) to get the list of supported devices.
2. Select a device from the returned device information, and send the device selection command (H'10) to select that device.
3. Send the inquiry on clock mode command (H'21) to get the available clock modes.
4. Select a clock mode from among the returned clock modes, and send the clock-mode command (H'11).
5. After selection of the device and clock mode, send the commands to inquire about frequency multipliers (H'22) and operating frequencies (H'23) to get the information required to set a new bit rate.
6. Taking into account the returned information on the frequency multipliers and operating frequencies, send a new-bit-rate selection command (H'3F).
7. After the device and clock mode have been selected, get the information required for programming and erasure of the user boot MAT and user MAT by sending the commands to inquire about the user boot MAT (H'24), user MAT (H'25), erasure block (H'26), and programming size (H'27).
8. After making all necessary inquiries and the new bit rate selection, send the transition to programming/erasure state command (H'40) to place the boot program in the programming/erasure state.




H'42	Selection of user boot MAT programming	Selects transfer of the program for user boot MAT programming.
H'43	Selection of user MAT programming	Selects transfer of the program for user MAT programming.
H'50	128-byte programming	Executes 128-byte programming.
H'48	Erasure selection	Selects transfer of the erasure program.
H'58	Block erasure	Executes erasure of the specified block.
H'52	Memory read	Reads from memory.
H'4A	Sum checking of user boot MAT	Executes sum checking of the user boot MAT.
H'4B	Sum checking of user MAT	Executes sum checking of the user MAT.
H'4C	Blank checking of user boot MAT	Executes blank checking of the user boot MAT.
H'4D	Blank checking of user MAT	Executes blank checking of the user MAT.
H'4F	Inquiry on boot program state	Requests information on the state of boot processing.

Next, the host issues a 128-byte programming command. 128 bytes of data for programming the method selected by the preceding programming selection command are expected to follow the command. To program more than 128 bytes, repeatedly issue 128-byte programming commands. To terminate programming, the host should send another 128-byte programming command with the address H'FFFFFFF. On completion of programming, the boot program waits for the programming/erasure selection command.

To then program the other MAT, start by sending the programming select command.

The sequence of programming by programming-selection and 128-byte programming commands is shown in figure 22.26.



**Figure 22.26 Sequence of Programming**

- Response H'06 (1 byte): Response to selection of user boot MAT programming  
This ACK code is returned after transfer of the program that performs writing to boot MAT.

Error

response

H'C2	ERROR
------	-------

- Error response H'C2 (1 byte): Error response to selection of user boot MAT programming
- ERROR (1 byte): Error code  
H'54: Error in selection processing (processing was not completed because of a timeout error)

## (2) Selection of user MAT programming

In response to the command for selecting programming of the user MAT, the boot program transfers the corresponding flash-writing program, i.e. the program for writing to the user MAT.

Command

H'43
------

- Command H'43 (1 byte): Selects programming of the user MAT.

Response

H'06
------

- Response H'06 (1 byte): Response to selection of user MAT programming  
This ACK code is returned after transfer of the program that performs writing to user MAT.

program transferred in response to the command to select programming of the user boot I user MAT.

Command	H'50	Address for programming					
	Data	...					
	...						
	SUM						

- Command H'50 (1 byte): 128-byte programming
- Address for programming (4 bytes): Address where programming starts  
This should be the address of a 128-byte boundary.  
[Example] H'00, H01, H'00, H'00: H'00010000
- Programming data (n bytes): Data for programming  
The length of the programming data is the size returned in response to the program size inquiry command.
- SUM (1 byte): Checksum

Response	H'06
----------	------

- Response H'06 (1 byte): Response to 128-byte programming  
The ACK code is returned on completion of the requested programming.

Error response	H'D0	ERROR
----------------	------	-------

To terminate programming of a given MA1, send a 128-byte programming command with address field H'FFFFFFF. This informs the boot program that all data for the selected MA1 has been sent; the boot program then waits for the next programming/erasure selection command.

Command	H'50	Address for programming	SUM
---------	------	-------------------------	-----

- Command H'50 (1 byte): 128-byte programming
- Address for programming (4 bytes): Terminating code (H'FF, H'FF, H'FF, H'FF)
- SUM (1 byte): Checksum


Response	H'06
----------	------

- Response H'06 (1 byte): Response to 128-byte programming  
This ACK code is returned on completion of the requested programming.

Error response	H'D0	ERROR
----------------	------	-------

- Error response H'D0 (1 byte): Error response to 128-byte programming
- ERROR (1 byte): Error code
  - H'11: Sum-check error
  - H'53: Programming error

in figure 22.27.



**Figure 22.27 Sequence of Erasure**

- Response H'06 (1 byte): Response to selection of erasure  
This ACK code is returned after transfer of the program that performs erasure.

Error response	H'C8	ERROR
----------------	------	-------

- Error response H'C8 (1 byte): Error response to selection of erasure
- ERROR (1 byte): Error code  
H'54: Error in selection processing (processing was not completed because of a t  
error.)

## (2) Block erasure

In response to the block erasure command, the boot program erases the data in a specific  
the user MAT.

Command	H'58	Size	Block number	SUM
---------	------	------	--------------	-----

- Command H'58 (1 byte): Erasure of a block
- Size (1 byte): The number of characters in the block number field (fixed at 1)
- Block number (1 byte): Block number of the block to be erased
- SUM (1 byte): Checksum

Response	H'06
----------	------

- Response H'06 (1 byte): Response to the block erasure command  
This ACK code is returned when the block has been erased.

processing and waits for the next programming/erasure selection command.

Command	H'58	Size	Block number	SUM
---------	------	------	--------------	-----

- Command H'58 (1 byte): Erasure of a block
- Size (1 byte): The number of characters in the block number field (fixed at 1)
- Block number (1 byte): H'FF (erasure terminating code)
- SUM (1 byte): Checksum

Response	H'06
----------	------

- Response H'06 (1 byte): ACK code to indicate response to the request for termination of erasure

To perform erasure again after having issued the command with the block number specified as H'FF, execute the process from the selection of erasure.

- Memory read

In response to the memory read command, the boot program returns the data from the specified address.

Command	H'52	Size	Area	First address for reading
	Amount to read			SUM

- Command H'52 (1 byte): Memory read
- Size (1 byte): The total length of the area, address for reading, and amount to read (fixed value of 9)



- Response H'52 (1 byte): Response to the memory read command
- Amount to read (4 bytes): The amount to read as specified in the memory read command
- Data (n bytes): The specified amount of data read out from the specified address
- SUM (1 byte): Checksum

Error  
response

H'D2	ERROR
------	-------

- Error response H'D2 (1 byte): Error response to memory read command
- ERROR (1 byte): Error code
  - H'11: Sum-check error
  - H'2A: Address error (the address specified for reading is beyond the range of the MAT)
  - H'2B: Size error (the specified amount is greater than the size of the MAT, the last address for reading as calculated from the specified address for the start of the MAT and the amount to read is beyond the MAT area, or "0" was specified as the amount to read)

- Response H'5A (1 byte): Response to sum checking of the user boot MAT
- Size (1 byte): The number of characters in the checksum for the MAT (fixed at 4)
- Checksum for the MAT (4 bytes): Result of checksum calculation for the user boot MAT, the total of all data in the MAT, in byte units.
- SUM (1 byte): Checksum (for the transmitted data)

- Sum checking of the user MAT

In response to the command for sum checking of the user MAT, the boot program adds all data in the user MAT and returns the result.

Command 

H'4B
------

- Command H'4B (1 byte): Sum checking of the user MAT

Response 

H'5B	Size	Checksum for the MAT	SUM
------	------	----------------------	-----

- Response H'5B (1 byte): Response to sum checking of the user MAT
- Size (1 byte): The number of characters in the checksum for the MAT (fixed at 4)
- Checksum for the MAT (4 bytes): Result of checksum calculation for the user MAT, the total of all data in the MAT, in byte units.
- SUM (1 byte): Checksum (for the transmitted data)

Response H'00 (1 byte): Response to blank checking of the user boot MAT  
This ACK code is returned when the whole area is blank (all bytes are H'FF).

Error  
response 

H'CC	H'52
------	------

- Error response H'CC (1 byte): Error response to blank checking of the user boot MAT
- Error code H'52 (1 byte): Non-erased error

- Blank checking of the user MAT

In response to the command for blank checking of the user MAT, the boot program checks if the whole of the user MAT is blank; the value returned indicates the result.

Command 

H'4D
------

- Command H'4D (1 byte): Blank checking of the user boot MAT

Response 

H'06
------

- Response H'06 (1 byte): Response to blank checking of the user MAT  
The ACK code is returned when the whole area is blank (all bytes are H'FF).

Error  
response 

H'CD	H'52
------	------

- Error response H'CD (1 byte): Error response to blank checking of the user MAT
- Error code H'52 (1 byte): Non-erased error

- Response H'5F (1 byte): Response to the inquiry regarding boot-program state
- Size (1 byte): The number of characters in STATUS and ERROR (fixed at 2)
- STATUS (1 byte): State of the standard boot program  
See table 22.15, Status Codes.
- ERROR (1 byte): Error state (indicates whether the program is in normal operation or an error has occurred)  
ERROR = 0: Normal  
ERROR ≠ 0: Error  
See table 22.16, Error Codes.
- SUM (1 byte): Checksum

**Table 22.15 Status Codes**

<b>Code</b>	<b>Description</b>
H'11	Waiting for device selection
H'12	Waiting for clock-mode selection
H'13	Waiting for bit-rate selection
H'1F	Waiting for transition to programming/erasure status (bit-rate selection complete)
H'31	Erasing the user MAT or user boot MAT
H'3F	Waiting for programming/erasure selection (erasure complete)
H'4F	Waiting to receive data for programming (programming complete)
H'5F	Waiting for erasure block specification (erasure complete)

H'27	Operating frequency error
H'29	Block number error
H'2A	Address error
H'2B	Data length error (size error)
H'51	Erase error
H'52	Non-erased error
H'53	Programming error
H'54	Selection processing error
H'80	Command error
H'FF	Bit-rate matching acknowledge error

### 22.9.2 Areas for Storage of the Procedural Program and Data for Programming

In the descriptions in the previous section, storable areas for the programming/erasing programs and program data are assumed to be in on-chip RAM. However, the procedural programs and data can be stored in and executed from other areas (e.g. external address space) as long as the following conditions are satisfied.

1. The on-chip programming/erasing program is downloaded from the address set by F<sub>PROG</sub> to on-chip RAM, therefore, this area is not available for use.
2. The on-chip programming/erasing program will use 128 bytes or more as a stack. Moreover, this area is reserved.
3. Since download by setting the SCO bit to 1 will cause the MATs to be switched, it should be executed in on-chip RAM.
4. The flash memory is accessible until the start of programming or erasing, that is, until the result of downloading has been decided. When in a mode in which the external address is used, the flash memory is not accessible.

A reset state (RES = 0) for more than at least 100 μs must be taken when the LSI mode is changed to reset on completion of a programming/erasing operation.

Transitions to the reset state during programming/erasing are inhibited. When the reset is accidentally input to the LSI, a longer period in the reset state than usual (100 μs) is required before the reset signal is released.

7. Switching of the MATs by FMATS is needed for programming/erasing of the user MAT in user boot mode. The program which switches the MATs should be executed from the on-chip RAM. For details, see section 22.8.1, Switching between User MAT and User Boot MAT. Please make sure you know which MAT is selected when switching the MATs.
8. When the program data storage area indicated by the FMPDR parameter in the program data processing is within the flash memory area, an error will occur. Therefore, temporarily copy the program data to on-chip RAM to change the address set in FMPDR to an address set other than flash memory.

Based on these conditions, tables 22.17 and 22.18 show the areas in which the program data can be stored and executed according to the operation type and mode.

**Table 22.17 Executable MAT**

Operation	Initiated Mode	
	User Program Mode	User Boot Mode*
Programming	Table 22.18 (1)	Table 22.18 (3)
Erasing	Table 22.18 (2)	Table 22.18 (4)

Note: \* Programming/Erasing is possible to user MATs.

Pro-gram-ming proce-dure	Writing 1 to SCO in FCCS (download)	√	X	X	√
	Key register clearing	√	√	√	√
	Judging download result	√	√	√	√
	Download error processing	√	√	√	√
	Setting initialization parameters	√	√	√	√
	Initialization	√	X	X	√
	Judging initialization result	√	√	√	√
	Initialization error processing	√	√	√	√
	Interrupt processing routine	√	X	√	√
	Writing H'5A to key register	√	√	√	√
	Setting programming parameters	√	X	√	√
	Programming	√	X	X	√
	Judging programming result	√	X	√	√
	Programming error processing	√	X	√	√
	Key register clearing	√	X	√	√

Note: \* If the data has been transferred to on-chip RAM in advance, this area can be

	(download)				
	Key register clearing	√	√	√	√
	Judging download result	√	√	√	√
	Download error processing	√	√	√	√
	Setting initialization parameters	√	√	√	√
	Initialization	√	X	X	√
Erasing proce- dure	Judging initialization result	√	√	√	√
	Initialization error processing	√	√	√	√
	Interrupt processing routine	√	X	√	√
	Writing H'5A to key register	√	√	√	√
	Setting erasure parameters	√	X	√	√
	Erase	√	X	X	√
	Judging erasure result	√	X	√	√
	Erasing error processing	√	X	√	√
	Key register clearing	√	X	√	√



Pro-gram-ming pro-cedure	Writing H'A5 to key register	√	√	√	√
	Writing 1 to SCO in FCCS (download)	√	X	X	√
	Key register clearing	√	√	√	√
	Judging download result	√	√	√	√
	Download error processing	√	√	√	√
	Setting initialization parameters	√	√	√	√
	Initialization	√	X	X	√
	Judging initialization result	√	√	√	√
	Initialization error processing	√	√	√	√
	Interrupt processing routine	√	X	√	√
	Switching MATs by FMATS	√	X	X	√
	Writing H'5A to Key Register	√	X	√	√

gram-  
ming  
proce-  
dure

result

Programming error  
processing

√

X\*<sup>2</sup>

√

√

Key register clearing

√

X

√

√

Switching MATs by  
FMATS

√

X

X

√

- Notes:
1. If the data has been transferred to on-chip RAM in advance, this area can be u
  2. If the MATs have been switched by FMATS in on-chip RAM, this MAT can be

Registers					
Erasing procedure	Writing 1 to SCO in FCCS (download)	√	X	X	√
	Key register clearing	√	√	√	√
	Judging download result	√	√	√	√
	Download error processing	√	√	√	√
	Setting initialization parameters	√	√	√	√
	Initialization	√	X	X	√
	Judging initialization result	√	√	√	√
	Initialization error processing	√	√	√	√
	Interrupt processing routine	√	X	√	√
	Switching MATs by FMATS	√	X	X	√
	Writing H'5A to key register	√	X	√	√
	Setting erasure parameters	√	X	√	√

Key register clearing	√	X	√	√
Switching MATs by FMATS	√	X	X	√


Note: \* If the MATs have been switched by FMATS in on-chip RAM, this MAT can be

## 22.10 Programmer Mode

In programmer mode, a PROM programmer can be used to perform programming/erasing socket adapter, just as for a discrete flash memory. Use a PROM programmer that supports Renesas 128- or 256-Kbyte flash memory on-chip MCU device type (F-ZTATxxxx).

(CPU). Since such kind of conflict degrades the RAM access performance, software should be created so as to avoid conflicts. For example, conflict does not occur when the buses access different pages. An access from the L bus (CPU) is a 1-cycle access as long as page conflict does not occur. The number of bus cycles in accesses from the I bus (DTC) differ depending on the ratio between the internal clock ( $I\phi$ ) and bus clock ( $B\phi$ ), and the operating state of the DTC. The contents of the on-chip RAM are retained in sleep mode or software standby mode, and are not retained in power-on reset or manual reset. However, the contents of the on-chip RAM are not retained in deep software standby mode.

The on-chip RAM can be enabled or disabled by means of the RAME bit in the RAM control register (RAMCR). For details on the RAM control register (RAMCR), refer to section 23.2.2 RAM Control Register (RAMCR).



**Figure 23.1 On-chip RAM Addresses**

RAM may be corrupted.

### 23.1.3 Initial Values in RAM

After power has been supplied, initial values in RAM remain undefined until RAM is written.

### 24.1.1 Types of Power-Down Modes

This LSI has the following power-down modes.

- Sleep mode
- Software standby mode (SH7136 and SH7137 only)
- Deep software standby mode (SH7136 and SH7137 only)
- Module standby mode

Table 24.1 shows the methods to make a transition from the program execution state, as well as the CPU and peripheral module states in each mode and the procedures for canceling each mode.

standby	Execute SLEEP instruction with STBY bit in STBCR1 and STBYMD bit in STBCR6 set to 1.					(contents retained)		<ul style="list-style-type: none"> <li>Power-on the RES</li> </ul>
Deep software standby*	Execute SLEEP instruction with STBY bit in STBCR1 set to 1 and STBYMD bit in STBCR6 cleared to 0.	Halts	Halts	Undefined	Halts (contents undefined)		Halt	<ul style="list-style-type: none"> <li>Power-on the RES</li> </ul>
Module standby	Set MSTP bits in STBCR2 to STBCR5 to 1.	Runs	Runs	Held	Specified module halts (contents retained)		Specified module halts	<ul style="list-style-type: none"> <li>Clear MS</li> <li>Power-on modules MSTP bit initial val</li> </ul>

Notes: For details on the states of on-chip peripheral module registers in each mode, refer to section 25.3, Register States in Each Operating Mode. For details on the pin states in each mode, refer to appendix A, Pin States.

\* SH7136 and SH7137 only.





Standby control register 2	STBCR2	R/W	H'38	H'FFFFFFE804	8
Standby control register 3	STBCR3	R/W	H'FF	H'FFFFFFE806	8
Standby control register 4	STBCR4	R/W	H'FF	H'FFFFFFE808	8
Standby control register 5	STBCR5	R/W	H'03	H'FFFFFFE80A	8
Standby control register 6	STBCR6	R/W	H'00	H'FFFFFFE80C	8
RAM control register	RAMCR	R/W	H'10	H'FFFFFFE880	8

### 24.3.1 Standby Control Register 1 (STBCR1)

STBCR1 is an 8-bit readable/writable register that specifies the state of the power-down mode.

Bit:	7	6	5	4	3	2	1	0
	STBY	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	STBY	0	R/W	Standby Specifies transition to software standby mode. 0: Executing SLEEP instruction makes this LSI enter standby mode 1: Executing SLEEP instruction makes this LSI enter deep software standby mode
6 to 0	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.

Bit	Bit Name	Initial Value	R/W	Description
7	MSTP7	0	R/W	Module Stop Bit 7 When this bit is set to 1, the clock supply to the module is halted. 0: RAM operates 1: Clock supply to RAM halted
6	MSTP6	0	R/W	Module Stop Bit 6 When this bit is set to 1, the clock supply to the module is halted. 0: ROM operates 1: Clock supply to ROM halted
5	—	1	R	Reserved This bit is always read as 1. The write value should always be 1.
4	MSTP4	1	R/W	Module Stop Bit 4 When this bit is set to 1, the clock supply to the module is halted. 0: DTC operates 1: Clock supply to the DTC halted
3	—	1	R	Reserved This bit is always read as 1. The write value should always be 1.
2 to 0	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.

7	MSTP15	1	R/W	<p>Module Stop Bit 15</p> <p>When this bit is set to 1, the clock supply to the module is halted.</p> <p>0: I<sup>2</sup>C2 operates</p> <p>1: Clock supply to I<sup>2</sup>C2 halted</p>
6	—	1	R	<p>Reserved</p> <p>This bit is always read as 1. The write value should always be 1.</p>
5	MSTP13	1	R/W	<p>Module Stop Bit 13</p> <p>When this bit is set to 1, the clock supply to the module is halted.</p> <p>0: SCI_2 operates</p> <p>1: Clock supply to SCI_2 halted</p>
4	MSTP12	1	R/W	<p>Module Stop Bit 12</p> <p>When this bit is set to 1, the clock supply to the module is halted.</p> <p>0: SCI_1 operates</p> <p>1: Clock supply to SCI_1 halted</p>
3	MSTP11	1	R/W	<p>Module Stop Bit 11</p> <p>When this bit is set to 1, the clock supply to the module is halted.</p> <p>0: SCI_0 operates</p> <p>1: Clock supply to SCI_0 halted</p>

0	Module Stop Bit 0	When this bit is set to 1, the clock supply to the ET_0 is halted.
1	0: RCAN-ET_0 operates	
1	1: Clock supply to RCAN-ET_0 halted	

---

7	MSTP23	1	R/W	<p>Module Stop Bit 23</p> <p>When this bit is set to 1, the clock supply to the module is halted.</p> <p>0: MTU2S operates</p> <p>1: Clock supply to MTU2S halted</p>
6	MSTP22	1	R/W	<p>Module Stop Bit 22</p> <p>When this bit is set to 1, the clock supply to the module is halted.</p> <p>0: MTU2 operates</p> <p>1: Clock supply to MTU2 halted</p>
5	MSTP21	1	R/W	<p>Module Stop Bit 21</p> <p>When this bit is set to 1, the clock supply to the module is halted.</p> <p>0: CMT operates</p> <p>1: Clock supply to CMT halted</p>
4	MSTP20	1	R/W	<p>Module Stop Bit 20</p> <p>When this bit is set to 1, the clock supply to the module is halted.</p> <p>0: A/D_1 operates</p> <p>1: Clock supply to A/D_1 halted</p>

### 24.3.5 Standby Control Register 5 (STBCR5)

STBCR5 is an 8-bit readable/writable register that controls the operation of modules in down mode.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	MSTP 25	MSTP 24
Initial value:	0	0	0	0	0	0	1	1
R/W:	R	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
1	MSTP25	1	R/W	Module Stop Bit 25 When this bit is set to 1, the clock supply to the module is halted. 0: AUD operates 1: Clock supply to AUD halted
0	MSTP24	1	R/W	Module Stop Bit 24 When this bit is set to 1, the clock supply to the module is halted. 0: UBC operates 1: Clock supply to UBC halted

7	AUDSRST	0	R/W	<p>This bit controls the AUD reset by software. When 1 is written to AUDSRST, the AUD module shifts to power-on reset state.</p> <p>0: Shifts to the AUD reset state</p> <p>1: Clears the AUD reset</p> <p>When setting this bit to 1, MSTP25 in STBCR5 must be 0.</p>
6	HIZ	0	R/W	<p>Port High-Impedance</p> <p>In software standby mode, this bit selects whether the pin state is retained or changed to high-impedance.</p> <p>0: In software standby mode, the pin state is retained.</p> <p>1: In software standby mode, the pin state is changed to high-impedance</p>
5 to 2	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value must always be 0.</p>
1	STBYMD	0	R/W	<p>Software Standby Mode Select</p> <p>This bit selects a transition to software standby mode or deep software standby mode by executing the STBY instruction when the STBY bit is 1 in STBCR1.</p> <p>0: Transition to deep software standby mode</p> <p>1: Transition to software standby mode</p>
0	—	0	R	<p>Reserved</p> <p>This bit is always read as 0. The write value must always be 0.</p>



7 to 5	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
4	RAME	1	R/W	RAM Enable This bit enables/disables the on-chip RAM. 0: On-chip RAM disabled 1: On-chip RAM enabled When this bit is cleared to 0, the access to the on-chip RAM is disabled. In this case, an undefined value is returned when reading or fetching the data or instruction from the on-chip RAM, and writing to the on-chip RAM is ignored. When RAME is cleared to 0 to disable the on-chip RAM, an instruction to access the on-chip RAM should not be set next to the instruction to write to RAMCR. If such an instruction is set, normal access is not guaranteed. When RAME is set to 1 to enable the on-chip RAM, an instruction to read RAMCR should be set next to the instruction to write to RAMCR. If an instruction to access the on-chip RAM is set next to the instruction to write to RAMCR, normal access is not guaranteed.
3 to 0	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.

Sleep mode is canceled by a reset.

Do not cancel sleep mode with an interrupt.

**Canceling with Reset:** Sleep mode is canceled by a power-on reset with the  $\overline{\text{RES}}$  pin, a reset with the  $\overline{\text{MRES}}$  pin, or an internal power-on/manual reset by WDT.

registers of on-chip peripheral modules are, however, initialized. For details on the state of on-chip peripheral module registers in software standby mode, refer to section 25.3, Register States in Each Operating Mode. For details on the pin states in software standby mode, refer to Appendix A, Pin States.

The procedure for switching to software standby mode is as follows:

1. Clear the TME bit in the timer control register (WTCSR) of the WDT to 0 to stop the timer.
2. Set the timer counter (WTCNT) of the WDT to 0 and bits CKS2 to CKS0 in WTCSR to appropriate values to secure the specified oscillation settling time.
3. If the DTC is operating, stop its operation.
4. If the bus is released (low-level input to  $\overline{\text{BREQ}}$  pin), acquire the bus mastership (high-level input to  $\overline{\text{BREQ}}$  pin).
5. After setting the STBY bit in STBCR1 and the STBYMD bit in STBCR6 to 1, execute the SLEEP instruction.
6. Software standby mode is entered and the clocks within this LSI are halted.

from being canceled.

When falling-edge detection is selected for the NMI pin, drive the NMI pin high before making a transition to software standby mode. When rising-edge detection is selected for the NMI pin, drive the NMI pin low before making a transition to software standby mode.

Similarly, when falling-edge detection is selected for the IRQ pin, drive the IRQ pin high before making a transition to software standby mode. When rising-edge detection is selected for the IRQ pin, drive the IRQ pin low before making a transition to software standby mode.

**Canceling with Power-on Reset:** Software standby mode is canceled by a power-on reset of the  $\overline{\text{RES}}$  pin. Keep the  $\overline{\text{RES}}$  pin low until the clock oscillation settles.

The contents of the CPU registers and the data of the on-chip RAM become undefined. registers of on-chip peripheral modules are initialized. For details on the pin states in deep software standby mode, refer to appendix A, Pin States.

The procedure for a transition to deep software standby mode is as follows:

1. Clear the TME bit in the timer control register (WTCSR) of the WDT to 0 to stop the timer.
2. If the DTC is operating, stop its operation.
3. If the bus is released (low-level input to  $\overline{\text{BREQ}}$  pin), acquire the bus mastership (high-level input to  $\overline{\text{BREQ}}$  pin).
4. After setting the STBY bit in STBCR1 to 1 and clearing the STBYMD bit in STBCR1, execute the SLEEP instruction.
5. Deep software standby mode is entered, the clocks within this LSI are halted, and the power supply of this LSI is turned off.

### 24.6.2 Canceling Deep Software Standby Mode

Deep software standby mode is canceled by a power-on reset with the  $\overline{\text{RES}}$  pin. Keep the  $\overline{\text{RES}}$  pin low until the clock oscillation settles.

## 24.7.2 Canceling Module Standby Function

The module standby function can be canceled by clearing the MSTP bits in STBCR2 to 0. The module standby function can be canceled by a power-on reset for modules whose bit has an initial value of 0.

Measure A: Stop the operation of the DTC and the generation of interrupts from on-chip peripheral modules, IRQ interrupts, and the NMI interrupt before executing the SLEEP instruction.

Measure B: Change the value in FRQCR to the initial value, H'36DB, and then dummy-FRQCR twice before executing the SLEEP instruction.





- The numbers of access cycles are given.
2. Register Bit Table
    - Bit configurations are shown in the order of the register address table.
    - As for reserved bits, the bit name column is indicated with —.
    - As for the blank column of the bit names, the whole register is allocated to the control data.
    - As for 16- or 32-bit registers, bits are indicated from the MSB.
  3. Register State in Each Operating Mode
    - Register states are listed in the order of the register address table.
    - Register states in the basic operating mode are shown. As for modules including specific states such as reset, see the sections of those modules.

Serial mode register_0	SCSMR_0	8	H'FFFFFF000	SCI	8	P $\phi$ (reference clock)
Bit rate register_0	SCBRR_0	8	H'FFFFFF002	(Channel 0)	8	B: 2
Serial control register_0	SCSCR_0	8	H'FFFFFF004		8	
Transmit data register_0	SCTDR_0	8	H'FFFFFF006		8	
Serial status register_0	SCSSR_0	8	H'FFFFFF008		8	
Receive data register_0	SCRDR_0	8	H'FFFFFF00A		8	
Serial direction control register_0	SCSDCR_0	8	H'FFFFFF00C		8	
Serial port register_0	SCSPTR_0	8	H'FFFFFF00E		8	
Serial mode register_1	SCSMR_1	8	H'FFFFFF080	SCI	8	P $\phi$ (reference clock)
Bit rate register_1	SCBRR_1	8	H'FFFFFF082	(Channel 1)	8	B: 2
Serial control register_1	SCSCR_1	8	H'FFFFFF084		8	
Transmit data register_1	SCTDR_1	8	H'FFFFFF086		8	
Serial status register_1	SCSSR_1	8	H'FFFFFF088		8	
Receive data register_1	SCRDR_1	8	H'FFFFFF08A		8	
Serial direction control register_1	SCSDCR_1	8	H'FFFFFF08C		8	
Serial port register_1	SCSPTR_1	8	H'FFFFFF08E		8	
Serial mode register_2	SCSMR_2	8	H'FFFFFF100	SCI	8	P $\phi$ (reference clock)
Bit rate register_2	SCBRR_2	8	H'FFFFFF102	(Channel 2)	8	B: 2
Serial control register_2	SCSCR_2	8	H'FFFFFF104		8	
Transmit data register_2	SCTDR_2	8	H'FFFFFF106		8	
Serial status register_2	SCSSR_2	8	H'FFFFFF108		8	
Receive data register_2	SCRDR_2	8	H'FFFFFF10A		8	

Timer I/O control register L_3	TIORL_3	8	H'FFFFFFC205	8
Timer I/O control register H_4	TIORH_4	8	H'FFFFFFC206	8, 16
Timer I/O control register L_4	TIORL_4	8	H'FFFFFFC207	8
Timer interrupt enable register_3	TIER_3	8	H'FFFFFFC208	8, 16
Timer interrupt enable register_4	TIER_4	8	H'FFFFFFC209	8
Timer output master enable register	TOER	8	H'FFFFFFC20A	8
Timer gate control register	TGCR	8	H'FFFFFFC20D	8
Timer output control register 1	TOCR1	8	H'FFFFFFC20E	8, 16
Timer output control register 2	TOCR2	8	H'FFFFFFC20F	8
Timer counter_3	TCNT_3	16	H'FFFFFFC210	16, 32
Timer counter_4	TCNT_4	16	H'FFFFFFC212	16
Timer cycle data register	TCDR	16	H'FFFFFFC214	16, 32
Timer dead time data register	TDDR	16	H'FFFFFFC216	16
Timer general register A_3	TGRA_3	16	H'FFFFFFC218	16, 32
Timer general register B_3	TGRB_3	16	H'FFFFFFC21A	16
Timer general register A_4	TGRA_4	16	H'FFFFFFC21C	16, 32
Timer general register B_4	TGRB_4	16	H'FFFFFFC21E	16
Timer sub-counter	TCNTS	16	H'FFFFFFC220	16, 32
Timer cycle buffer register	TCBR	16	H'FFFFFFC222	16
Timer general register C_3	TGRC_3	16	H'FFFFFFC224	16, 32
Timer general register D_3	TGRD_3	16	H'FFFFFFC226	16
Timer general register C_4	TGRC_4	16	H'FFFFFFC228	16, 32
Timer general register D_4	TGRD_4	16	H'FFFFFFC22A	16

Timer buffer operation transfer mode register_3	TBTM_3	8	H'FFFFFF238	8, 16
Timer buffer operation transfer mode register_4	TBTM_4	8	H'FFFFFF239	8
Timer A/D converter start request control register	TADCR	16	H'FFFFFF240	16
Timer A/D converter start request cycle set register A_4	TADCORA_4	16	H'FFFFFF244	16, 32
Timer A/D converter start request cycle set register B_4	TADCORB_4	16	H'FFFFFF246	16
Timer A/D converter start request cycle set buffer register A_4	TADCOBRA_4	16	H'FFFFFF248	16, 32
Timer A/D converter start request cycle set buffer register B_4	TADCOBRB_4	16	H'FFFFFF24A	16
Timer waveform control register	TWCR	8	H'FFFFFF260	8
Timer start register	TSTR	8	H'FFFFFF280	8, 16
Timer synchronous register	TSYR	8	H'FFFFFF281	8
Timer counter synchronous start register	TCSYSTR	8	H'FFFFFF282	8
Timer read/write enable register	TRWER	8	H'FFFFFF284	8
Timer control register_0	TCR_0	8	H'FFFFFF300	8, 16, 32
Timer mode register_0	TMDR_0	8	H'FFFFFF301	8
Timer I/O control register H_0	TIORH_0	8	H'FFFFFF302	8, 16
Timer I/O control register L_0	TIORL_0	8	H'FFFFFF303	8
Timer interrupt enable register_0	TIER_0	8	H'FFFFFF304	8, 16, 32
Timer status register_0	TSR_0	8	H'FFFFFF305	8

Timer interrupt enable register 2_0	TIER2_0	8	H'FFFFFFC324	8, 16
Timer status register 2_0	TSR2_0	8	H'FFFFFFC325	8
Timer buffer operation transfer mode register_0	TBTM_0	8	H'FFFFFFC326	8
Timer control register_1	TCR_1	8	H'FFFFFFC380	8, 16
Timer mode register_1	TMDR_1	8	H'FFFFFFC381	8
Timer I/O control register_1	TIOR_1	8	H'FFFFFFC382	8
Timer interrupt enable register_1	TIER_1	8	H'FFFFFFC384	8, 16, 32
Timer status register_1	TSR_1	8	H'FFFFFFC385	8
Timer counter_1	TCNT_1	16	H'FFFFFFC386	16
Timer general register A_1	TGRA_1	16	H'FFFFFFC388	16, 32
Timer general register B_1	TGRB_1	16	H'FFFFFFC38A	16
Timer input capture control register	TICCR	8	H'FFFFFFC390	8
Timer control register_2	TCR_2	8	H'FFFFFFC400	8, 16
Timer mode register_2	TMDR_2	8	H'FFFFFFC401	8
Timer I/O control register_2	TIOR_2	8	H'FFFFFFC402	8
Timer interrupt enable register_2	TIER_2	8	H'FFFFFFC404	8, 16, 32
Timer status register_2	TSR_2	8	H'FFFFFFC405	8
Timer counter_2	TCNT_2	16	H'FFFFFFC406	16
Timer general register A_2	TGRA_2	16	H'FFFFFFC408	16, 32
Timer general register B_2	TGRB_2	16	H'FFFFFFC40A	16

Timer I/O control register V_5	TIORV_5	8	H'FFFFFFC496	8
Timer counter W_5	TCNTW_5	16	H'FFFFFFC4A0	16, 32
Timer general register W_5	TGRW_5	16	H'FFFFFFC4A2	16
Timer control register W_5	TCRW_5	8	H'FFFFFFC4A4	8
Timer I/O control register W_5	TIORW_5	8	H'FFFFFFC4A6	8
Timer status register_5	TSR_5	8	H'FFFFFFC4B0	8
Timer interrupt enable register_5	TIER_5	8	H'FFFFFFC4B2	8
Timer start register_5	TSTR_5	8	H'FFFFFFC4B4	8
Timer compare match clear register	TCNTCMPCLR	8	H'FFFFFFC4B6	8
Timer control register_3S	TCR_3S	8	H'FFFFFFC600	8, 16, 32
Timer control register_4S	TCR_4S	8	H'FFFFFFC601	8
Timer mode register_3S	TMDR_3S	8	H'FFFFFFC602	8, 16
Timer mode register_4S	TMDR_4S	8	H'FFFFFFC603	8
Timer I/O control register H_3S	TIORH_3S	8	H'FFFFFFC604	8, 16, 32
Timer I/O control register L_3S	TIORL_3S	8	H'FFFFFFC605	8
Timer I/O control register H_4S	TIORH_4S	8	H'FFFFFFC606	8, 16
Timer I/O control register L_4S	TIORL_4S	8	H'FFFFFFC607	8
Timer interrupt enable register_3S	TIER_3S	8	H'FFFFFFC608	8, 16
Timer interrupt enable register_4S	TIER_4S	8	H'FFFFFFC609	8
Timer output master enable register S	TOERS	8	H'FFFFFFC60A	8
Timer gate control register S	TGCRS	8	H'FFFFFFC60D	8
Timer output control register 1S	TOCR1S	8	H'FFFFFFC60E	8, 16

Timer general register A_4S	TGRA_4S	16	H'FFFFFFC0	16, 32
Timer general register B_4S	TGRB_4S	16	H'FFFFFFC1E	16
Timer sub-counter S	TCNTSS	16	H'FFFFFFC620	16, 32
Timer cycle buffer register S	TCBRS	16	H'FFFFFFC622	16
Timer general register C_3S	TGRC_3S	16	H'FFFFFFC624	16, 32
Timer general register D_3S	TGRD_3S	16	H'FFFFFFC626	16
Timer general register C_4S	TGRC_4S	16	H'FFFFFFC628	16, 32
Timer general register D_4S	TGRD_4S	16	H'FFFFFFC62A	16
Timer status register_3S	TSR_3S	8	H'FFFFFFC62C	8, 16
Timer status register_4S	TSR_4S	8	H'FFFFFFC62D	8
Timer interrupt skipping set register S	TITCRS	8	H'FFFFFFC630	8, 16
Timer interrupt skipping counter S	TITCNTS	8	H'FFFFFFC631	8
Timer buffer transfer set register S	TBTERS	8	H'FFFFFFC632	8
Timer dead time enable register S	TDERS	8	H'FFFFFFC634	8
Timer output level buffer register S	TOLBRS	8	H'FFFFFFC636	8
Timer buffer operation transfer mode register_3S	TBTM_3S	8	H'FFFFFFC638	8, 16
Timer buffer operation transfer mode register_4S	TBTM_4S	8	H'FFFFFFC639	8
Timer A/D converter start request control register S	TADCRS	16	H'FFFFFFC640	16
Timer A/D converter start request cycle set register A_4S	TADCORA_4S	16	H'FFFFFFC644	16, 32

Timer start register S	ISTRS	8	H'FFFFC680		8, 16
Timer synchronous register S	TSYRS	8	H'FFFFC681		8
Timer read/write enable register S	TRWERS	8	H'FFFFC684		8
Timer counter U_5S	TCNTU_5S	16	H'FFFFC880		16, 32
Timer general register U_5S	TGRU_5S	16	H'FFFFC882		16
Timer control register U_5S	TCRU_5S	8	H'FFFFC884		8
Timer I/O control register U_5S	TIORU_5S	8	H'FFFFC886		8
Timer counter V_5S	TCNTV_5S	16	H'FFFFC890		16, 32
Timer general register V_5S	TGRV_5S	16	H'FFFFC892		16
Timer control register V_5S	TCRV_5S	8	H'FFFFC894		8
Timer I/O control register V_5S	TIORV_5S	8	H'FFFFC896		8
Timer counter W_5S	TCNTW_5S	16	H'FFFFC8A0		16, 32
Timer general register W_5S	TGRW_5S	16	H'FFFFC8A2		16
Timer control register W_5S	TCRW_5S	8	H'FFFFC8A4		8
Timer I/O control register W_5S	TIORW_5S	8	H'FFFFC8A6		8
Timer status register_5S	TSR_5S	8	H'FFFFC8B0		8
Timer interrupt enable register_5S	TIER_5S	8	H'FFFFC8B2		8
Timer start register_5S	TSTR_5S	8	H'FFFFC8B4		8
Timer compare match clear register S	TCNTCMPCLRS	8	H'FFFFC8B6		8
Flash code control/status register	FCCS	8	H'FFFFCC00	FLASH	8 P <sub>φ</sub> (reference clock)
Flash program code select register	FPCS	8	H'FFFFCC01		8 B: 5
Flash erase code select register	FECS	8	H'FFFFCC02		8
Flash key code register	FKEY	8	H'FFFFCC04		8



DTC control register	DTCCR	8	H'FFFFFFC90		8	
DTC vector base register	DTCVBR	32	H'FFFFFFC94		8, 16, 32	
I <sup>2</sup> C bus control register 1	ICCR1	8	H'FFFFFFCD80	I <sup>2</sup> C2	8	P <sub>φ</sub> reference
I <sup>2</sup> C bus control register 2	ICCR2	8	H'FFFFFFCD81		8	B: 2
I <sup>2</sup> C bus mode register	ICMR	8	H'FFFFFFCD82		8	
I <sup>2</sup> C bus interrupt enable register	ICIER	8	H'FFFFFFCD83		8	
I <sup>2</sup> C bus status register	ICSR	8	H'FFFFFFCD84		8	
Slave address register	SAR	8	H'FFFFFFCD85		8	
I <sup>2</sup> C bus transmit data register	ICDRT	8	H'FFFFFFCD86		8	
I <sup>2</sup> C bus receive data register	ICDRR	8	H'FFFFFFCD87		8	
NF2CYC register	NF2CYC	8	H'FFFFFFCD88		8	
SS control register H	SSCRH	8	H'FFFFFFCD00	SSU	8, 16	P <sub>φ</sub> (reference clock)
SS control register L	SSCRL	8	H'FFFFFFCD01		8	B: 2
SS mode register	SSMR	8	H'FFFFFFCD02		8, 16	W: 2
SS enable register	SSER	8	H'FFFFFFCD03		8	
SS status register	SSSR	8	H'FFFFFFCD04		8, 16	
SS control register 2	SSCR2	8	H'FFFFFFCD05		8	
SS transmit data register 0	SSTDR0	8	H'FFFFFFCD06		8, 16	
SS transmit data register 1	SSTDR1	8	H'FFFFFFCD07		8	
SS transmit data register 2	SSTDR2	8	H'FFFFFFCD08		8, 16	
SS transmit data register 3	SSTDR3	8	H'FFFFFFCD09	SSU	8	P <sub>φ</sub> (reference clock)
SS receive data register 0	SSRDR0	8	H'FFFFFFCD0A		8, 16	B: 2
SS receive data register 1	SSRDR1	8	H'FFFFFFCD0B		8	W: 2

Compare match timer control/status register_1	CMCSR_1	16	H'FFFFFF08		8, 16, 32	
Compare match counter_1	CMCNT_1	16	H'FFFFFF0A		8, 16	
Compare match constant register_1	CMCOR_1	16	H'FFFFFF0C		8, 16, 32	
Input level control/status register 1	ICSR1	16	H'FFFFD000	POE	8, 16, 32	P $\phi$ (reference clock)
Output level control/status register 1	OCSR1	16	H'FFFFD002		8, 16	B: 2
Input level control/status register 2	ICSR2	16	H'FFFFD004		8, 16, 32	W: 2
Output level control/status register 2	OCSR2	16	H'FFFFD006		8, 16	L: 4
Input level control/status register 3	ICSR3	16	H'FFFFD008		8, 16	
Software port output enable register	SPOER	8	H'FFFFD00A		8	
Port output enable control register 1	POECR1	8	H'FFFFD00B		8	
Port output enable control register 2	POECR2	16	H'FFFFD00C		8, 16	
Port A data register L	PADRL	16	H'FFFFD102	I/O	8, 16	P $\phi$ (reference clock)
Port A I/O register L	PAIORL	16	H'FFFFD106	PFC	8, 16	B: 2
Port A control register L4	PACRL4	16	H'FFFFD110		8, 16, 32	W: 2
Port A control register L3	PACRL3	16	H'FFFFD112		8, 16	L: 4
Port A control register L2	PACRL2	16	H'FFFFD114		8, 16, 32	
Port A control register L1	PACRL1	16	H'FFFFD116		8, 16	
Port A port register L	PAPRL	16	H'FFFFD11E	I/O	8, 16	
Port B data register L	PBDRL	16	H'FFFFD182		8, 16	

Port D control register L2	PDCRL2	16	H'FFFFFFD294		8, 16, 32	
Port D control register L1	PDCRL1	16	H'FFFFFFD296		8, 16	
Port D port register L	PDPRL	16	H'FFFFFFD29E	I/O	8, 16	
Port E data register H	PEDRH	16	H'FFFFFFD300		8, 16, 32	
Port E data register L	PEDRL	16	H'FFFFFFD302		8, 16	
Port E I/O register H	PEIORH	16	H'FFFFFFD304	PFC	8, 16, 32	
Port E I/O register L	PEIORL	16	H'FFFFFFD306		8, 16	
Port E control register H2	PECRH2	16	H'FFFFFFD30C		8, 16, 32	
Port E control register H1	PECRH1	16	H'FFFFFFD30E		8, 16	
Port E control register L4	PECRL4	16	H'FFFFFFD310		8, 16, 32	
Port E control register L3	PECRL3	16	H'FFFFFFD312		8, 16	
Port E control register L2	PECRL2	16	H'FFFFFFD314		8, 16, 32	
Port E control register L1	PECRL1	16	H'FFFFFFD316		8, 16	
Port E port register H	PEPRH	16	H'FFFFFFD31C	I/O	8, 16, 32	
Port E port register L	PEPRL	16	H'FFFFFFD31E		8, 16	
IRQOUT function control register	IFCR	16	H'FFFFFFD322	PFC	8, 16	
Port F data register L	PFDRL	16	H'FFFFFFD382	I/O	8, 16	
A/D control register_0	ADCR_0	8	H'FFFFFFD400	A/D	8	P <sub>φ</sub> (reference clock)
A/D status register_0	ADSR_0	8	H'FFFFFFD402	(Channel 0)	8	B: 2
A/D start trigger select register_0	ADSTRGR_0	8	H'FFFFFFD41C		8	W: 2
A/D analog input channel select register_0	ADANSR_0	8	H'FFFFFFD420		8	
A/D data register 0	ADDR0	16	H'FFFFFFD440		16	
A/D data register 1	ADDR1	16	H'FFFFFFD442		16	
A/D data register 2	ADDR2	16	H'FFFFFFD444		16	

A/D analog input channel select register_1	ADANSR_1	8	H'FFFFFF620		8	
A/D data register 8	ADDR8	16	H'FFFFFF640		16	
A/D data register 9	ADDR9	16	H'FFFFFF642		16	
A/D data register 10	ADDR10	16	H'FFFFFF644		16	
A/D data register 11	ADDR11	16	H'FFFFFF646		16	
A/D data register 12	ADDR12	16	H'FFFFFF648		16	
A/D data register 13	ADDR13	16	H'FFFFFF64A		16	
A/D data register 14	ADDR14	16	H'FFFFFF64C		16	
A/D data register 15	ADDR15	16	H'FFFFFF64E		16	
Master control register_0	MCR	16	H'FFFFFF800	RCAN-ET	16	P <sub>φ</sub> (reference clock)
General status register_0	GSR	16	H'FFFFFF802		16	B: 2
Bit configuration register 1_0	BCR1	16	H'FFFFFF804		16	W: 2
Bit configuration register 0_0	BCR0	16	H'FFFFFF806		16	L: 4
Interrupt request register_0	IRR	16	H'FFFFFF808		16	
Interrupt mask register_0	IMR_0	16	H'FFFFFF80A		16	
Transmit error counter/ Receive error counter	TEC_0/REC_0	16	H'FFFFFF80C		16	
Transmit wait register 1, transmit wait register 0	TXPR1_0, TXPR0_0	32	H'FFFFFF820		32	
Transmit cancel register 0	TXCR0_0	16	H'FFFFFF82A		16	
Transmit acknowledge register 0	TXACK0_0	16	H'FFFFFF832		16	
Abort acknowledge register 0	ABACK0_0	16	H'FFFFFF83A		16	
Receive end register 0	RXPR0_0	16	H'FFFFFF842		16	
Remote frame request register 0	RFPR0_0	16	H'FFFFFF84A		16	

	MSG_DATA[0]	—	8	H'FFFFD908	8, 16, 32
	MSG_DATA[1]	—	8	H'FFFFD909	8
	MSG_DATA[2]	—	8	H'FFFFD90A	8, 16
	MSG_DATA[3]	—	8	H'FFFFD90B	8
	MSG_DATA[4]	—	8	H'FFFFD90C	8, 16, 32
	MSG_DATA[5]	—	8	H'FFFFD90D	8
	MSG_DATA[6]	—	8	H'FFFFD90E	8, 16
	MSG_DATA[7]	—	8	H'FFFFD90F	8
	CONTROL1H	—	8	H'FFFFD910	8, 16
	CONTROL1L	—	8	H'FFFFD911	8
MB[1].	CONTROL0H	—	16	H'FFFFD920	16, 32
	CONTROL0L	—	16	H'FFFFD922	16
	LAFMH	—	16	H'FFFFD924	16, 32
	LAFML	—	16	H'FFFFD926	16
	MSG_DATA[0]	—	8	H'FFFFD928	8, 16, 32
	MSG_DATA[1]	—	8	H'FFFFD929	8
	MSG_DATA[2]	—	8	H'FFFFD92A	8, 16
	MSG_DATA[3]	—	8	H'FFFFD92B	8
	MSG_DATA[4]	—	8	H'FFFFD92C	8, 16, 32
	MSG_DATA[5]	—	8	H'FFFFD92D	8
	MSG_DATA[6]	—	8	H'FFFFD92E	8, 16
	MSG_DATA[7]	—	8	H'FFFFD92F	8
	CONTROL1H	—	8	H'FFFFD930	8, 16
	CONTROL1L	—	8	H'FFFFD931	8

	MSG_DATA[3]	—	8	H'FFFFD94B	8
	MSG_DATA[4]	—	8	H'FFFFD94C	8, 16, 32
	MSG_DATA[5]	—	8	H'FFFFD94D	8
	MSG_DATA[6]	—	8	H'FFFFD94E	8, 16
	MSG_DATA[7]	—	8	H'FFFFD94F	8
	CONTROL1H	—	8	H'FFFFD950	8, 16
	CONTROL1L	—	8	H'FFFFD951	8
MB[3].	CONTROL0H	—	16	H'FFFFD960	16, 32
	CONTROL0L	—	16	H'FFFFD962	16
	LAFMH	—	16	H'FFFFD964	16, 32
	LAFML	—	16	H'FFFFD966	16
	MSG_DATA[0]	—	8	H'FFFFD968	8, 16, 32
	MSG_DATA[1]	—	8	H'FFFFD969	8
	MSG_DATA[2]	—	8	H'FFFFD96A	8, 16
	MSG_DATA[3]	—	8	H'FFFFD96B	8
	MSG_DATA[4]	—	8	H'FFFFD96C	8, 16, 32
	MSG_DATA[5]	—	8	H'FFFFD96D	8
	MSG_DATA[6]	—	8	H'FFFFD96E	8, 16
	MSG_DATA[7]	—	8	H'FFFFD96F	8
	CONTROL1H	—	8	H'FFFFD970	8, 16
	CONTROL1L	—	8	H'FFFFD971	8
MB[4].	CONTROL0H	—	16	H'FFFFD980	16, 32
	CONTROL0L	—	16	H'FFFFD982	16
	LAFMH	—	16	H'FFFFD984	16, 32

	MSG_DATA[6]	—	8	H'FFFFFFD98E	8, 16
	MSG_DATA[7]	—	8	H'FFFFFFD98F	8
	CONTROL1H	—	8	H'FFFFFFD990	8, 16
	CONTROL1L	—	8	H'FFFFFFD991	8
MB[5].	CONTROL0H	—	16	H'FFFFFFD9A0	16, 32
	CONTROL0L	—	16	H'FFFFFFD9A2	16
	LAFMH	—	16	H'FFFFFFD9A4	16, 32
	LAFML	—	16	H'FFFFFFD9A6	16
	MSG_DATA[0]	—	8	H'FFFFFFD9A8	8, 16, 32
	MSG_DATA[1]	—	8	H'FFFFFFD9A9	8
	MSG_DATA[2]	—	8	H'FFFFFFD9AA	8, 16
	MSG_DATA[3]	—	8	H'FFFFFFD9AB	8
	MSG_DATA[4]	—	8	H'FFFFFFD9AC	8, 16, 32
	MSG_DATA[5]	—	8	H'FFFFFFD9AD	8
	MSG_DATA[6]	—	8	H'FFFFFFD9AE	8, 16
	MSG_DATA[7]	—	8	H'FFFFFFD9AF	8
	CONTROL1H	—	8	H'FFFFFFD9B0	8, 16
	CONTROL1L	—	8	H'FFFFFFD9B1	8
MB[6].	CONTROL0H	—	16	H'FFFFFFD9C0	16, 32
	CONTROL0L	—	16	H'FFFFFFD9C2	16
	LAFMH	—	16	H'FFFFFFD9C4	16, 32
	LAFML	—	16	H'FFFFFFD9C6	16
	MSG_DATA[0]	—	8	H'FFFFFFD9C8	8, 16, 32
	MSG_DATA[1]	—	8	H'FFFFFFD9C9	8

	CONTROL0E	—	8	H'FFFFD9D7	8
MB[7].	CONTROL0H	—	16	H'FFFFD9E0	16, 32
	CONTROL0L	—	16	H'FFFFD9E2	16
	LAFMH	—	16	H'FFFFD9E4	16, 32
	LAFML	—	16	H'FFFFD9E6	16
	MSG_DATA[0]	—	8	H'FFFFD9E8	8, 16, 32
	MSG_DATA[1]	—	8	H'FFFFD9E9	8
	MSG_DATA[2]	—	8	H'FFFFD9EA	8, 16
	MSG_DATA[3]	—	8	H'FFFFD9EB	8
	MSG_DATA[4]	—	8	H'FFFFD9EC	8, 16, 32
	MSG_DATA[5]	—	8	H'FFFFD9ED	8
	MSG_DATA[6]	—	8	H'FFFFD9EE	8, 16
	MSG_DATA[7]	—	8	H'FFFFD9EF	8
	CONTROL1H	—	8	H'FFFFD9F0	8, 16
	CONTROL1L	—	8	H'FFFFD9F1	8
MB[8].	CONTROL0H	—	16	H'FFFFDA00	16, 32
	CONTROL0L	—	16	H'FFFFDA02	16
	LAFMH	—	16	H'FFFFDA04	16, 32
	LAFML	—	16	H'FFFFDA06	16
	MSG_DATA[0]	—	8	H'FFFFDA08	8, 16, 32
	MSG_DATA[1]	—	8	H'FFFFDA09	8
	MSG_DATA[2]	—	8	H'FFFFDA0A	8, 16
	MSG_DATA[3]	—	8	H'FFFFDA0B	8
	MSG_DATA[4]	—	8	H'FFFFDA0C	8, 16, 32



	LAFMH	—	16	H'FFFFFFA24	16, 32
	LAFML	—	16	H'FFFFFFA26	16
	MSG_DATA[0]	—	8	H'FFFFFFA28	8, 16, 32
	MSG_DATA[1]	—	8	H'FFFFFFA29	8
	MSG_DATA[2]	—	8	H'FFFFFFA2A	8, 16
	MSG_DATA[3]	—	8	H'FFFFFFA2B	8
	MSG_DATA[4]	—	8	H'FFFFFFA2C	8, 16, 32
	MSG_DATA[5]	—	8	H'FFFFFFA2D	8
	MSG_DATA[6]	—	8	H'FFFFFFA2E	8, 16
	MSG_DATA[7]	—	8	H'FFFFFFA2F	8
	CONTROL1H	—	8	H'FFFFFFA30	8, 16
	CONTROL1L	—	8	H'FFFFFFA31	8
MB[10].	CONTROL0H	—	16	H'FFFFFFA40	16, 32
	CONTROL0L	—	16	H'FFFFFFA42	16
	LAFMH	—	16	H'FFFFFFA44	16, 32
	LAFML	—	16	H'FFFFFFA46	16
	MSG_DATA[0]	—	8	H'FFFFFFA48	8, 16, 32
	MSG_DATA[1]	—	8	H'FFFFFFA49	8
	MSG_DATA[2]	—	8	H'FFFFFFA4A	8, 16
	MSG_DATA[3]	—	8	H'FFFFFFA4B	8
	MSG_DATA[4]	—	8	H'FFFFFFA4C	8, 16, 32
	MSG_DATA[5]	—	8	H'FFFFFFA4D	8
	MSG_DATA[6]	—	8	H'FFFFFFA4E	8, 16
	MSG_DATA[7]	—	8	H'FFFFFFA4F	8

	MSG_DATA[1]	—	8	H'FFFFDA69	8
	MSG_DATA[2]	—	8	H'FFFFDA6A	8, 16
	MSG_DATA[3]	—	8	H'FFFFDA6B	8
	MSG_DATA[4]	—	8	H'FFFFDA6C	8, 16, 32
	MSG_DATA[5]	—	8	H'FFFFDA6D	8
	MSG_DATA[6]	—	8	H'FFFFDA6E	8, 16
	MSG_DATA[7]	—	8	H'FFFFDA6F	8
	CONTROL1H	—	8	H'FFFFDA70	8, 16
	CONTROL1L	—	8	H'FFFFDA71	8
MB[12].	CONTROL0H	—	16	H'FFFFDA80	16, 32
	CONTROL0L	—	16	H'FFFFDA82	16
	LAFMH	—	16	H'FFFFDA84	16, 32
	LAFML	—	16	H'FFFFDA86	16
	MSG_DATA[0]	—	8	H'FFFFDA88	8, 16, 32
	MSG_DATA[1]	—	8	H'FFFFDA89	8
	MSG_DATA[2]	—	8	H'FFFFDA8A	8, 16
	MSG_DATA[3]	—	8	H'FFFFDA8B	8
	MSG_DATA[4]	—	8	H'FFFFDA8C	8, 16, 32
	MSG_DATA[5]	—	8	H'FFFFDA8D	8
	MSG_DATA[6]	—	8	H'FFFFDA8E	8, 16
	MSG_DATA[7]	—	8	H'FFFFDA8F	8
	CONTROL1H	—	8	H'FFFFDA90	8, 16
	CONTROL1L	—	8	H'FFFFDA91	8

	MSG_DATA[3]	—	8	H'FFFFFFDAAE	8
	MSG_DATA[4]	—	8	H'FFFFFFDAAC	8, 16, 32
	MSG_DATA[5]	—	8	H'FFFFFFDAAD	8
	MSG_DATA[6]	—	8	H'FFFFFFDAAE	8, 16
	MSG_DATA[7]	—	8	H'FFFFFFDAAF	8
	CONTROL1H	—	8	H'FFFFFFDAB0	8, 16
	CONTROL1L	—	8	H'FFFFFFDAB1	8
MB[14].	CONTROL0H	—	16	H'FFFFFFDAC0	16, 32
	CONTROL0L	—	16	H'FFFFFFDAC2	16
	LAFMH	—	16	H'FFFFFFDAC4	16, 32
	LAFML	—	16	H'FFFFFFDAC6	16
	MSG_DATA[0]	—	8	H'FFFFFFDAC8	8, 16, 32
	MSG_DATA[1]	—	8	H'FFFFFFDAC9	8
	MSG_DATA[2]	—	8	H'FFFFFFDACA	8, 16
	MSG_DATA[3]	—	8	H'FFFFFFDACB	8
	MSG_DATA[4]	—	8	H'FFFFFFDACC	8, 16, 32
	MSG_DATA[5]	—	8	H'FFFFFFDACD	8
	MSG_DATA[6]	—	8	H'FFFFFFDACE	8, 16
	MSG_DATA[7]	—	8	H'FFFFFFDACF	8
	CONTROL1H	—	8	H'FFFFFFDAD0	8, 16
	CONTROL1L	—	8	H'FFFFFFDAD1	8
MB[15].	CONTROL0H	—	16	H'FFFFFFDAE0	16, 32
	CONTROL0L	—	16	H'FFFFFFDAE2	16
	LAFMH	—	16	H'FFFFFFDAE4	16, 32

MSG_DATA[6]	—	8	H'FFFFDAE		8, 16	
MSG_DATA[7]	—	8	H'FFFFDAEF		8	
CONTROL1H	—	8	H'FFFFDAF0		8, 16	
CONTROL1L	—	8	H'FFFFDAF1		8	
Frequency control register	FRQCR	16	H'FFFFE800	CPG	16	P $\phi$ (reference clock) W: 2
Standby control register 1	STBCR1	8	H'FFFFE802	Power-down modes	8	P $\phi$ (reference clock)
Standby control register 2	STBCR2	8	H'FFFFE804		8	B: 2
Standby control register 3	STBCR3	8	H'FFFFE806		8	
Standby control register 4	STBCR4	8	H'FFFFE808		8	
Standby control register 5	STBCR5	8	H'FFFFE80A		8	
Standby control register 6	STBCR6	8	H'FFFFE80C		8	
Watchdog timer counter	WTCNT	8	H'FFFFE810	WDT	8* <sup>1</sup> , 16* <sup>2</sup>	P $\phi$ (reference clock)
Watchdog timer control/status register	WTCSR	8	H'FFFFE812	*1: Read *2: Write	8* <sup>1</sup> , 16* <sup>2</sup>	B: 2* <sup>1</sup> W: 2* <sup>2</sup>
Oscillation stop detection control register	OSCCR	8	H'FFFFE814	CPG	8	P $\phi$ (reference clock) B: 2
RAM control register	RAMCR	8	H'FFFFE880	Power-down modes	8	P $\phi$ (reference clock) B: 2
Bus function extending register	BSCEHR	16	H'FFFFE89A	BSC	8, 16	P $\phi$ (reference clock) B: 2 W: 2

Interrupt priority register I	IPRI	16	H'FFFFFF98A		16	
Interrupt priority register J	IPRJ	16	H'FFFFFF98E		16	
Interrupt priority register K	IPRK	16	H'FFFFFF990		16	
Interrupt priority register L	IPRL	16	H'FFFFFF992		16	
Interrupt priority register M	IPRM	16	H'FFFFFF994		16	
Common control register	CMNCR	32	H'FFFFFF000	BSC	32	B $\phi$ (reference clock)
CS0 space bus control register	CS0BCR	32	H'FFFFFF004		32	L: 2
CS1 space bus control register	CS1BCR	32	H'FFFFFF008		32	
CS0 space wait control register	CS0WCR	32	H'FFFFFF028		32	
CS1 space wait control register	CS1WCR	32	H'FFFFFF02C		32	
RAM emulation register	RAMER	16	H'FFFFFF108	FLASH	16	B $\phi$ (reference clock) W: 2
Break address register A	BARA	32	H'FFFFFF300	UBC	32	B $\phi$ (reference clock)
Break address mask register A	BAMRA	32	H'FFFFFF304		32	B: 2
Break bus cycle register A	BBRA	16	H'FFFFFF308		16	W: 2 L: 2
Break data register A	BDRA	32	H'FFFFFF310		32	
Break data mask register A	BDMRA	32	H'FFFFFF314		32	
Break address register B	BARB	32	H'FFFFFF320		32	
Break address mask register B	BAMRB	32	H'FFFFFF324		32	
Break bus cycle register B	BBRB	16	H'FFFFFF328		16	
Break data register B	BDRB	32	H'FFFFFF330		32	
Break data mask register B	BDMRB	32	H'FFFFFF334		32	



SCTDR_0									
SCSSR_0	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	
SCRDR_0									
SCSDCR_0	—	—	—	—	DIR	—	—	—	
SCSPTR_0	EIO	—	—	—	SPB1IO	SPB1DT	SPB0IO	SPB0DT	
SCSMR_1	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS[1:0]		S
SCBRR_1									(
SCSCR_1	TIE	RIE	TE	RE	MPIE	TEIE	CKE[1:0]		
SCTDR_1									
SCSSR_1	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	
SCRDR_1									
SCSDCR_1	—	—	—	—	DIR	—	—	—	
SCSPTR_1	EIO	—	—	—	SPB1IO	SPB1DT	SPB0IO	SPB0DT	
SCSMR_2	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS[1:0]		S
SCBRR_2									(
SCSCR_2	TIE	RIE	TE	RE	MPIE	TEIE	CKE[1:0]		
SCTDR_2									
SCSSR_2	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	
SCRDR_2									
SCSDCR_2	—	—	—	—	DIR	—	—	—	
SCSPTR_2	EIO	—	—	—	SPB1IO	SPB1DT	SPB0IO	SPB0DT	

TIORL_4	IOD[3:0]			IOC[3:0]				
TIER_3	TTGE	—	—	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
TIER_4	TTGE	TTGE2	—	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
TOER	—	—	OE4D	OE4C	OE3D	OE4B	OE4A	OE3B
TGCR	—	BDC	N	P	FB	WF	VF	UF
TOCR1	—	PSYE	—	—	TOCL	TOCS	OLSN	OLSP
TOCR2	BF[1:0]		OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
TCNT_3								
TCNT_4								
TCDR								
TDDR								
TGRA_3								
TGRB_3								
TGRA_4								
TGRB_4								



TGRD_4									
TSR_3	TCFD	—	—	TCFV	TGFD	TGFC	TGFB	TGFA	
	TCFD	—	—	TCFV	TGFD	TGFC	TGFB	TGFA	
TITCR	T3AEN	3ACOR[2:0]			T4VEN	4VCOR[2:0]			
TITCNT	—	3ACNT[2:0]			—	4VCNT[2:0]			
TBTER	—	—	—	—	—	—	BTE[1:0]		
TDER	—	—	—	—	—	—	—	TDER	
TOLBR	—	—	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P	
TBTM_3	—	—	—	—	—	—	TTSB	TTSA	
TBTM_4	—	—	—	—	—	—	TTSB	TTSA	
TADCR	BF[1:0]		—	—	—	—	—	—	
	UT4AE	DT4AE	UT4BE	DT4BE	ITA3AE	ITA4VE	ITB3AE	ITB4VE	
TADCORA_4									
TADCORB_4									
TADCOBRA_4									
TADCOBRB_4									

TIORH_0		IOB[3:0]			IOA[3:0]			
TIORL_0		IOD[3:0]			IOC[3:0]			
TIER_0	TTGE	—	—	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
TSR_0	—	—	—	TCFV	TGFD	TGFC	TGFB	TGFA
TCNT_0								
TGRA_0								
TGRB_0								
TGRC_0								
TGRD_0								
TGRE_0								
TGRF_0								
TIER2_0	TTGE2	—	—	—	—	—	TGIEF	TGIEE
TSR2_0	—	—	—	—	—	—	TGFF	TGFE
TBTM_0	—	—	—	—	—	TTSE	TTSB	TTSA
TCR_1	—	CCLR[1:0]		CKEG[1:0]		TPSC[2:0]		
TMDR_1	—	—	—	—	MD[3:0]			
TIOR_1		IOB[3:0]			IOA[3:0]			

TICCR	—	—	—	—	I2BE	I2AE	I1BE	I1AE
TCR_2	—	CCLR[1:0]		CKEG[1:0]		TPSC[2:0]		
TMDR_2	—	—	—	—	MD[3:0]			
TIOR_2	IOB[3:0]				IOA[3:0]			
TIER_2	TTGE	—	TCIEU	TCIEV	—	—	TGIEB	TGIEA
TSR_2	TCFD	—	TCFU	TCFV	—	—	TGFB	TGFA
TCNT_2								
TGRA_2								
TGRB_2								
TCNTU_5								
TGRU_5								
TCRU_5	—	—	—	—	—	—	TPSC[1:0]	
TIORU_5	—	—	—	IOC[4:0]				
TCNTV_5								
TGRV_5								
TCRV_5	—	—	—	—	—	—	TPSC[1:0]	

TSR_5	—	—	—	—	—	CMFU5	CMFV5	CMFW5	
TIER_5	—	—	—	—	—	TGIE5U	TGIE5V	TGIE5W	
TSTR_5	—	—	—	—	—	CSTU5	CSTV5	CSTW5	
TCNTCMPCLR	—	—	—	—	—	CMPCLR5U	CMPCLR5V	CMPCLR5W	
TCR_3S	CCLR[2:0]			CKEG[1:0]		TPSC[2:0]			MT
TCR_4S	CCLR[2:0]			CKEG[1:0]		TPSC[2:0]			
TMDR_3S	—	—	BFB	BFA	MD[3:0]				
TMDR_4S	—	—	BFB	BFA	MD[3:0]				
TIORH_3S	IOB[3:0]				IOA[3:0]				
TIORL_3S	IOD[3:0]				IOC[3:0]				
TIORH_4S	IOB[3:0]				IOA[3:0]				
TIORL_4S	IOD[3:0]				IOC[3:0]				
TIER_3S	TTGE	—	—	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	
TIER_4S	TTGE	TTGE2	—	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	
TOERS	—	—	OE4D	OE4C	OE3D	OE4B	OE4A	OE3B	
TGCRS	—	BDC	N	P	FB	WF	VF	UF	
TOCR1S	—	PSYE	—	—	TOCL	TOCS	OLSN	OLSP	
TOCR2S	BF[1:0]		OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P	
TCNT_3S									
TCNT_4S									
TCDRS									

TGRB_4S									
TCNTSS									
TCBRS									
TGRC_3S									
TGRD_3S									
TGRC_4S									
TGRD_4S									
TSR_3S	TCFD	—	—	TCFV	TGFD	TGFC	TGFB	TGFA	
TSR_4S	TCFD	—	—	TCFV	TGFD	TGFC	TGFB	TGFA	
TITCRS	T3AEN	3ACOR[2:0]			T4VEN	4VCOR[2:0]			
TITCNTS	—	3ACNT[2:0]			—	4VCNT[2:0]			
TBTERS	—	—	—	—	—	—	BTE[1:0]		
TDERS	—	—	—	—	—	—	—	TDER	
TOLBRS	—	—	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P	
TBTM_3S	—	—	—	—	—	—	TTSB	T TSA	

TADCOBRA_4S								
TADCOBRB_4S								
TSYCRS	CE0A	CE0B	CE0C	CE0D	CE1A	CE1B	CE2A	CE2B
TWCRS	CCE	—	—	—	—	—	SCC	WRE
TSTRS	CST4	CST3	—	—	—	CST2	CST1	CST0
TSYRS	SYNC4	SYNC3	—	—	—	SYNC2	SYNC1	SYNC0
TRWERS	—	—	—	—	—	—	—	RWE
TCNTU_5S								
TGRU_5S								
TCRU_5S	—	—	—	—	—	—	TPSC[1:0]	
TIORU_5S	—	—	—	IOC[4:0]				
TCNTV_5S								
TGRV_5S								
TCRV_5S	—	—	—	—	—	—	TPSC[1:0]	
TIORV_5S	—	—	—	IOC[4:0]				
TCNTW_5S								

TENTCMPCLRS	—	—	—	—	—	—	—	—	—
FCCS	FWE	MAT	—	FLER	—	—	—	—	SCO
FPCS	—	—	—	—	—	—	—	—	PPVS
FECS	—	—	—	—	—	—	—	—	EPVB
FKEY	K[7:0]								
FMATS	MS7	MS6	MS5	MS4	MS3	MS2	MS1	MS0	
FTDAR	TDER	TDA[6:0]							
DTCERA	DTCERA15	DTCERA14	DTCERA13	DTCERA12	—	—	—	—	
	—	—	—	—	—	—	—	—	
DTCERB	DTCERB15	DTCERB14	DTCERB13	DTCERB12	DTCERB11	DTCERB10	DTCERB9	DTCERB8	
	DTCERB7	DTCERB6	DTCERB5	DTCERB4	DTCERB3	DTCERB2	DTCERB1	DTCERB0	
DTCERC	DTCERC15	DTCERE14	DTCERE13	DTCERE12	—	—	—	—	
	—	—	—	—	DTCERC3	DTCERC2	DTCERC1	DTCERC0	
DTCERD	DTCERD15	DTCERD14	DTCERD13	DTCERD12	DTCERD11	DTCERD10	DTCERD9	DTCERD8	
	DTCERD7	DTCERD6	—	—	—	DTCERD2	DTCERD1	—	
DTCERE	DTCERE15	DTCERE14	DTCERE13	DTCERE12	DTCERE11	DTCERE10	—	—	
	DTCERE7	DTCERE6	DTCERE5	DTCERE4	DTCERE3	—	—	—	
DTCER	—	—	—	RRS	RCHNE	—	—	ERR	
DTCVBR									
					—	—	—	—	
	—	—	—	—	—	—	—	—	

ICDRR									
NF2CYC	—	—	—	—	—	—	—	—	NF2CYC
SSCRH	MSS	BIDE	—	SOL	SOLP	—	CSS[1:0]		SS
SSCRL	FCLRM	SSUMS	SRES	—	—	—	DATS[1:0]		
SSMR	MLS	CPOS	CPHS	—	—	CKS[2:0]			
SSER	TE	RE	—	—	TEIE	TIE	RIE	CEIE	
SSSR	—	ORER	—	—	TEND	TDRE	RDRF	CE	
SSCR2	—	—	—	TENDSTS	SCSATS	SSODTS	—	—	
SSTDR0									
SSTDR1									
SSTDR2									
SSTDR3									
SSRDR0									
SSRDR1									
SSRDR2									
SSRDR3									
CMSTR	—	—	—	—	—	—	—	—	—
	—	—	—	—	—	—	—	STR1	STR0
CMCSR_0	—	—	—	—	—	—	—	—	—
	CMF	CMIE	—	—	—	—	CKS[1:0]		
CMCNT_0									
CMCOR_0									



				POE2M[1:0]		POE1M[1:0]		POE0M[1:0]	
OCSR1	OSF1	—	—	—	—	—	—	OCE1	OIE1
	—	—	—	—	—	—	—	—	—
ICSR2	—	POE6F	POE5F	POE4F	—	—	—	—	PIE2
	—	—	POE6M[1:0]		POE5M[1:0]		POE4M[1:0]		
OCSR2	OSF2	—	—	—	—	—	—	OCE2	OIE2
	—	—	—	—	—	—	—	—	—
ICSR3	—	—	—	POE8F	—	—	—	POE8E	PIE3
	—	—	—	—	—	—	POE8M[1:0]		
SPOER	—	—	—	—	—	MTU2SHIZ	MTU2CH0HIZ	MTU2CH34HIZ	
POECR1	—	—	—	—	MTU2PE3ZE	MTU2PE2ZE	MTU2PE1ZE	MTU2PE0ZE	
POECR2	—	MTU2P1CZE	MTU2P2CZE	MTU2P3CZE	—	MTU2SP1CZE	MTU2SP2CZE	MTU2SP3CZE	
	—	—	—	—	—	—	—	—	
PADRL	PA15DR	PA14DR	PA13DR	PA12DR	PA11DR	PA10DR	PA9DR	PA8DR	
	PA7DR	PA6DR	PA5DR	PA4DR	PA3DR	PA2DR	PA1DR	PA0DR	
PAIORL	PA15IOR	PA14IOR	PA13IOR	PA12IOR	PA11IOR	PA10IOR	PA9IOR	PA8IOR	
	PA7IOR	PA6IOR	PA5IOR	PA4IOR	PA3IOR	PA2IOR	PA1IOR	PA0IOR	
PACRL4	—	PA15MD2	PA15MD1	PA15MD0	—	PA14MD2	PA14MD1	PA14MD0	
	—	PA13MD2	PA13MD1	PA13MD0	—	PA12MD2	PA12MD1	PA12MD0	
PACRL3	—	PA11MD2	PA11MD1	PA11MD0	—	PA10MD2	PA10MD1	PA10MD0	
	—	PA9MD2	PA9MD1	PA9MD0	—	PA8MD2	PA8MD1	PA8MD0	
PACRL2	—	PA7MD2	PA7MD1	PA7MD0	—	PA6MD2	PA6MD1	PA6MD0	
	—	PA5MD2	PA5MD1	PA5MD0	—	PA4MD2	PA4MD1	PA4MD0	

PBCRL2	—	PB7MD2	PB7MD1	PB7MD0	—	PB6MD2	PB6MD1	PB6MD0	
	—	PB5MD2	PB5MD1	PB5MD0	—	PB4MD2	PB4MD1	PB4MD0	
PBCRL1	—	PB3MD2	PB3MD1	PB3MD0	—	PB2MD2	PB2MD1	PB2MD0	
	—	PB1MD2	PB1MD1	PB1MD0	—	PB0MD2	PB0MD1	PB0MD0	
PBPRL	—	—	—	—	—	—	—	—	I/O
	PB7PR	PB6PR	PB5PR	PB4PR	PB3PR	PB2PR	PB1PR	PB0PR	
PDDR	—	—	—	—	—	PD10DR	PD9DR	PD8DR	
	PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR	
PDIORL	—	—	—	—	—	PD10IOR	PD9IOR	PD8IOR	PF
	PD7IOR	PD6IOR	PD5IOR	PD4IOR	PD3IOR	PD2IOR	PD1IOR	PD0IOR	
PDCRL3	—	—	—	—	—	PD10MD2	PD10MD1	PD10MD0	
	—	PD9MD2	PD9MD1	PD9MD0	—	PD8MD2	PD8MD1	PD8MD0	
PDCRL2	—	PD7MD2	PD7MD1	PD7MD0	—	PD6MD2	PD6MD1	PD6MD0	
	—	PD5MD2	PD5MD1	PD5MD0	—	PD4MD2	PD4MD1	PD4MD0	
PDCRL1	—	PD3MD2	PD3MD1	PD3MD0	—	PD2MD2	PD2MD1	PD2MD0	
	—	PD1MD2	PD1MD1	PD1MD0	—	PD0MD2	PD0MD1	PD0MD0	
PDPRL	—	—	—	—	—	PD10PR	PD9PR	PD8PR	I/O
	PD7PR	PD6PR	PD5PR	PD4PR	PD3PR	PD2PR	PD1PR	PD0PR	
PEDRH	—	—	—	—	—	—	—	—	
	—	—	PE21DR	PE20DR	PE19DR	PE18DR	PE17DR	PE16DR	
PEDRL	PE15DR	PE14DR	PE13DR	PE12DR	PE11DR	PE10DR	PE9DR	PE8DR	
	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR	

PECRL4	—	PE15MD2	PE15MD1	PE15MD0	—	PE14MD2	PE14MD1	PE14MD0
	—	—	PE13MD1	PE13MD0	—	PE12MD2	PE12MD1	PE12MD0
PECRL3	—	PE11MD2	PE11MD1	PE11MD0	—	PE10MD2	PE10MD1	PE10MD0
	—	PE9MD2	PE9MD1	PE9MD0	—	PE8MD2	PE8MD1	PE8MD0
PECRL2	—	PE7MD2	PE7MD1	PE7MD0	—	PE6MD2	PE6MD1	PE6MD0
	—	PE5MD2	PE5MD1	PE5MD0	—	PE4MD2	PE4MD1	PE4MD0
PECRL1	—	PE3MD2	PE3MD1	PE3MD0	—	PE2MD2	PE2MD1	PE2MD0
	—	PE1MD2	PE1MD1	PE1MD0	—	—	PE0MD1	PE0MD0
PEPRH	—	—	—	—	—	—	—	—
	—	—	PE21PR	PE20PR	PE19PR	PE18PR	PE17PR	PE16PR
PEPRL	PE15PR	PE14PR	PE13PR	PE12PR	PE11PR	PE10PR	PE9PR	PE8PR
	PE7PR	PE6PR	PE5PR	PE4PR	PE3PR	PE2PR	PE1PR	PE0PR
IFCR	—	—	—	—	—	—	—	—
	—	—	—	—	—	—	IRQMD1	IRQMD0
PFDR_L	PF15DR	PF14DR	PF13DR	PF12DR	PF11DR	PF10DR	PF9DR	PF8DR
	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR
ADCR_0	ADST	ADCS	ACE	ADIE	—	—	TRGE	EXTRG
ADSR_0	—	—	—	—	—	—	—	ADF
ADSTRGR_0	—	STR6	STR5	STR4	STR3	STR2	STR1	STR0
ADANSR_0	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0
ADDR0	—	—	—	—	ADD[11:8]			
	ADD[7:0]							
ADDR1	—	—	—	—	ADD[11:8]			
	ADD[7:0]							

ADDR6	—	—	—	—	ADD[7:0]				ADD[11:8]
	ADD[7:0]								
ADDR7	—	—	—	—	ADD[7:0]				ADD[11:8]
	ADD[7:0]								
ADCR_1	ADST	ADCS	ACE	ADIE	—	—	TRGE	EXTRG	A/D
ADSR_1	—	—	—	—	—	—	—	ADF	
ADSTRGR_1	—	STR6	STR5	STR4	STR3	STR2	STR1	STR0	
ADANSR_1	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	
ADDR8	—	—	—	—	ADD[7:0]				ADD[11:8]
	ADD[7:0]								
ADDR9	—	—	—	—	ADD[7:0]				ADD[11:8]
	ADD[7:0]								
ADDR10	—	—	—	—	ADD[7:0]				ADD[11:8]
	ADD[7:0]								
ADDR11	—	—	—	—	ADD[7:0]				ADD[11:8]
	ADD[7:0]								
ADDR12	—	—	—	—	ADD[7:0]				ADD[11:8]
	ADD[7:0]								
ADDR13	—	—	—	—	ADD[7:0]				ADD[11:8]
	ADD[7:0]								
ADDR14	—	—	—	—	ADD[7:0]				ADD[11:8]
	ADD[7:0]								
ADDR15	—	—	—	—	ADD[7:0]				ADD[11:8]
	ADD[7:0]								

					BRP[7:0]				
IRR	—	—	IRR13	IRR12	—	—	IRR9	IRR8	
	IRR7	IRR6	IRR5	IRR4	IRR3	IRR2	IRR1	IRR0	
IMR	IMR15	IMR14	IMR13	IMR12	IMR11	IMR10	IMR9	IMR8	
	IMR7	IMR6	IMR5	IMR4	IMR3	IMR2	IMR1	IMR0	
TEC/REC	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0	
	REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0	
TXPR1, TXPR 0	TXPR1[15:8]								
	TXPR1[7:0]								
	TXPR0[15:8]								
	TXPR0[7:1]								—
TXCR0_0	TXCR0[15:8]								
	TXCR0[7:1]								—
TXACK0	TXACK0[15:8]								
	TXACK0[7:1]								—
ABACK0	ABACK0[15:8]								
	ABACK0[7:1]								—
RXPR0_0	RXPR0[15:8]								
	RXPR0[7:0]								
RFPR0	RFPR0[15:8]								
	RFPR0[7:0]								
MBIMR0	MBIMR0[15:8]								
	MBIMR0[7:0]								

				EXTID[7:0]			
MB[0]. LAFMH	IDE_LAFM	—	—	STDID_LAFM[10:6]			RC (M)
	STDID_LAFM[5:0]				EXTID_LAFM[17:16]		
MB[0]. LAFMH	—	STDID_LAFM[10:4]					RC (M)
	STDID_LAFM[3:0]			—	IDE_LAFM	EXTID_LAFM[17:16]	
MB[0]. LAFML	EXTID_LAFM[15:8]						RC
	EXTID_LAFM[7:0]						
MB[0]. MSG_DATA[0]	MSG_DATA_0						
MB[0]. MSG_DATA[1]	MSG_DATA_1						
MB[0]. MSG_DATA[2]	MSG_DATA_2						
MB[0]. MSG_DATA[3]	MSG_DATA_3						
MB[0]. MSG_DATA[4]	MSG_DATA_4						
MB[0]. MSG_DATA[5]	MSG_DATA_5						
MB[0]. MSG_DATA[6]	MSG_DATA_6						
MB[0]. MSG_DATA[7]	MSG_DATA_7						
MB[0]. CONTROL1H	—	—	NMC	—	—	MBC[2:0]	
MB[0]. CONTROL1L	—	—	—	—	DLC[3:0]		

FRQCR	PFC[1:0]		MIFC[2:0]			MPFC[2:0]		
STBCR1	STBY	—	—	—	—	—	—	—
STBCR2	MSTP7	MSTP6	—	MSTP4	—	—	—	—
STBCR3	MSTP15	—	MSTP13	MSTP12	MSTP11	MSTP10	MSTP9*	MSTP8
STBCR4	MSTP23	MSTP22	MSTP21	MSTP20	MSTP19	—	—	—
STBCR5	—	—	—	—	—	—	MSTP25	MSTP24
STBCR6	AUDSRST	HIZ	—	—	—	—	STBYMD	—
WTCNT								
WTCSR	TME	WT/IT	RSTS	WOVF	IOVF	CKS[2:0]		
OSCCR	—	—	—	—	—	OSCCSTOP	—	OSCERS
RAMCR	—	—	—	RAME	—	—	—	—
BSCEHR	DTLOCK	CSSTP1	—	CSSTP2	DTBST	DTSA	CSSTP3	DTPR
	—	—	—	—	—	—	—	—
ICR0	NMIL	—	—	—	—	—	—	NMIE
	—	—	—	—	—	—	—	—
IRQCR	—	—	—	—	—	—	—	—
	IRQ31S	IRQ30S	IRQ21S	IRQ20S	IRQ11S	IRQ10S	IRQ01S	IRQ00S
IRQSR	—	—	—	—	IRQ3L	IRQ2L	IRQ1L	IRQ0L
	—	—	—	—	IRQ3F	IRQ2F	IRQ1F	IRQ0F
IPRA	IRQ0	IRQ0	IRQ0	IRQ0	IRQ1	IRQ1	IRQ1	IRQ1
	IRQ2	IRQ2	IRQ2	IRQ2	IRQ3	IRQ3	IRQ3	IRQ3

	MTU2S_3	MTU2S_3	MTU2S_3	MTU2S_3	MTU2S_3	MTU2S_3	MTU2S_3	MTU2S_3	MTU2S_3
IPRI	MTU2S_4	MTU2S_4	MTU2S_4	MTU2S_4	MTU2S_4	MTU2S_4	MTU2S_4	MTU2S_4	MTU2S_4
	MTU2S_5	MTU2S_5	MTU2S_5	MTU2S_5	POE(MTU2S)	POE(MTU2S)	POE(MTU2S)	POE(MTU2S)	POE(MTU2S)
IPRJ	CMT_0	CMT_0	CMT_0	CMT_0	CMT_1	CMT_1	CMT_1	CMT_1	CMT_1
	—	—	—	—	WDT	WDT	WDT	WDT	WDT
IPRK	—	—	—	—	—	—	—	—	—
	A/D_0	A/D_0	A/D_0	A/D_0	A/D_1	A/D_1	A/D_1	A/D_1	A/D_1
IPRL	SCI_0	SCI_0	SCI_0	SCI_0	SCI_1	SCI_1	SCI_1	SCI_1	SCI_1
	SCI_2	SCI_2	SCI_2	SCI_2	—	—	—	—	—
IPRM	SSU	SSU	SSU	SSU	ƒC2	ƒC2	ƒC2	ƒC2	ƒC2
	RCAN-ET_0	RCAN-ET_0	RCAN-ET_0	RCAN-ET_0	—	—	—	—	—
CMNCR	—	—	—	—	—	—	—	—	—
	—	—	—	—	—	—	—	—	—
	—	—	—	—	—	—	—	—	—
	—	—	—	—	—	—	HIZMEM	—	—
CS0BCR	—	—	IWW[1:0]		—	IWRWD[1:0]		—	—
	IWRWS[1:0]		—	IWRRD[1:0]		—	IWRRS[1:0]		—
	—	—	—	—	—	BSZ[1:0]		—	—
	—	—	—	—	—	—	—	—	—
CS1BCR	—	—	IWW[1:0]		—	IWRWD[1:0]		—	—
	IWRWS[1:0]		—	IWRRD[1:0]		—	IWRRS[1:0]		—
	—	—	—	—	—	BSZ[1:0]		—	—
	—	—	—	—	—	—	—	—	—



		WR[U]	WM	—	—	—	—	—	HW[1:0]
RAMER	—	—	—	—	—	—	—	—	—
	—	—	—	—	RAMS	RAM[2:0]			
BARA	BAA31	BAA30	BAA29	BAA28	BAA27	BAA26	BAA25	BAA24	
	BAA23	BAA22	BAA21	BAA20	BAA19	BAA18	BAA17	BAA16	
	BAA15	BAA14	BAA13	BAA12	BAA11	BAA10	BAA9	BAA8	
	BAA7	BAA6	BAA5	BAA4	BAA3	BAA2	BAA1	BAA0	
BAMRA	BAMA31	BAMA30	BAMA29	BAMA28	BAMA27	BAMA26	BAMA25	BAMA24	
	BAMA23	BAMA22	BAMA21	BAMA20	BAMA19	BAMA18	BAMA17	BAMA16	
	BAMA15	BAMA14	BAMA13	BAMA12	BAMA11	BAMA10	BAMA9	BAMA8	
	BAMA7	BAMA6	BAMA5	BAMA4	BAMA3	BAMA2	BAMA1	BAMA0	
BBRA	—	—	—	—	—	CPA[2:0]			
	CDA[1:0]			IDA[1:0]		RWA[1:0]		SZA[1:0]	
BDRA	BDA31	BDA30	BDA29	BDA28	BDA27	BDA26	BDA25	BDA24	
	BDA23	BDA22	BDA21	BDA20	BDA19	BDA18	BDA17	BDA16	
	BDA15	BDA14	BDA13	BDA12	BDA11	BDA10	BDA9	BDA8	
	BDA7	BDA6	BDA5	BDA4	BDA3	BDA2	BDA1	BDA0	
BDMRA	BDMA31	BDMA30	BDMA29	BDMA28	BDMA27	BDMA26	BDMA25	BDMA24	
	BDMA23	BDMA22	BDMA21	BDMA20	BDMA19	BDMA18	BDMA17	BDMA16	
	BDMA15	BDMA14	BDMA13	BDMA12	BDMA11	BDMA10	BDMA9	BDMA8	
	BDMA7	BDMA6	BDMA5	BDMA4	BDMA3	BDMA2	BDMA1	BDMA0	

	BAMB7	BAMB6	BAMB5	BAMB4	BAMB3	BAMB2	BAMB1	BAMB0
BBRB	—	—	—	—	—	CPB[2:0]		
	CDB[1:0]		IDB[1:0]		RWB[1:0]		SZB[1:0]	
BDRB	BDB31	BDB30	BDB29	BDB28	BDB27	BDB26	BDB25	BDB24
	BDB23	BDB22	BDB21	BDB20	BDB19	BDB18	BDB17	BDB16
	BDB15	BDB14	BDB13	BDB12	BDB11	BDB10	BDB9	BDB8
	BDB7	BDB6	BDB5	BDB4	BDB3	BDB2	BDB1	BDB0
BDMRB	BDMB31	BDMB30	BDMB29	BDMB28	BDMB27	BDMB26	BDMB25	BDMB24
	BDMB23	BDMB22	BDMB21	BDMB20	BDMB19	BDMB18	BDMB17	BDMB16
	BDMB15	BDMB14	BDMB13	BDMB12	BDMB11	BDMB10	BDMB9	BDMB8
	BDMB7	BDMB6	BDMB5	BDMB4	BDMB3	BDMB2	BDMB1	BDMB0
BRCR	—	—	—	—	—	—	—	—
	—	—	UTRGW[1:0]		UBIDB	—	UBIDA	—
	SCMFCA	SCMFCB	SCMFDA	SCMFDB	PCTE	PCBA	—	—
	DBEA	PCBB	DBEB	—	SEQ	—	—	ETBE
BRSR	SVF	—	—	—	BSA27	BSA26	BSA25	BSA24
	BSA23	BSA22	BSA21	BSA20	BSA19	BSA18	BSA17	BSA16
	BSA15	BSA14	BSA13	BSA12	BSA11	BSA10	BSA9	BSA8
	BSA7	BSA6	BSA5	BSA4	BSA3	BSA2	BSA1	BSA0
BRDR	DVF	—	—	—	BDA27	BDA26	BDA25	BDA24
	BDA23	BDA22	BDA21	BDA20	BDA19	BDA18	BDA17	BDA16
	BDA15	BDA14	BDA13	BDA12	BDA11	BDA10	BDA9	BDA8
	BDA7	BDA6	BDA5	BDA4	BDA3	BDA2	BDA1	BDA0



SCSDCR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSPTR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSMR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	S
SCBRR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	(C
SCSCR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCTDR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSSR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCRDR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSDCR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSPTR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSMR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	S
SCBRR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	(C
SCSCR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCTDR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSSR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCRDR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSDCR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSPTR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TCR_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained	M
TCR_4	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TMDR_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TMDR_4	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TIORH_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained	

TOCNT	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TOCR2	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNT_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNT_4	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCDR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TDDR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRA_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRB_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRA_4	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRB_4	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNTS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCBR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRC_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRD_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRC_4	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRD_4	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSR_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSR_4	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TITCR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TITCNT	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TBTER	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TDER	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TOLBR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TBTM_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained

TSYR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCSYSTR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TRWER	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TMDR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIORH_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIORL_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIER_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNT_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRA_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRB_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRC_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRD_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRE_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRF_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIER2_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSR2_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TBTM_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TMDR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIOR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIER_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained

TCON_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIER_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNT_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRA_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRB_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNTU_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRU_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCRU_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIORU_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNTV_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRV_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCRV_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIORV_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNTW_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRW_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCRW_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIORW_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSR_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIER_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSTR5	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNTCMPCLR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCR_3S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCR_4S	Initialized	Retained	Initialized	Initialized	Initialized	Retained

TCNT_4S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TOERS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGCRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TOCR1S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TOCR2S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNT_3S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNT_4S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCDRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TDDRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRA_3S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRB_3S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRA_4S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRB_4S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNTSS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCBRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRC_3S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRD_3S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRC_4S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRD_4S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSR_3S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSR_4S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TITCRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TITCNTS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TBTERS	Initialized	Retained	Initialized	Initialized	Initialized	Retained



TADCOBRB_4S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSYCRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TWCRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSTRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSYRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TRWERS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNTU_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRU_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCRU_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIORU_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNTV_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRV_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCRV_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIORV_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNTW_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRW_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCRW_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIORW_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSR_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIER_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSTR_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNTCMPCLRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained

DTCERB	Initialized	Retained	Retained	Initialized	Retained	Retained
DTCERC	Initialized	Retained	Retained	Initialized	Retained	Retained
DTCERD	Initialized	Retained	Retained	Initialized	Retained	Retained
DTCERE	Initialized	Retained	Retained	Initialized	Retained	Retained
DTCCR	Initialized	Retained	Retained	Initialized	Retained	Retained
DTCVBR	Initialized	Retained	Retained	Initialized	Retained	Retained
ICCR1	Initialized	Retained	Retained	Initialized	Retained	Retained
ICCR2	Initialized	Retained	Retained	Initialized	Retained	Retained
ICMR	Initialized	Retained	Retained	Initialized	Retained	Retained
ICIER	Initialized	Retained	Retained	Initialized	Retained	Retained
ICSR	Initialized	Retained	Retained	Initialized	Retained	Retained
SAR	Initialized	Retained	Retained	Initialized	Retained	Retained
ICDRT	Initialized	Retained	Retained	Initialized	Retained	Retained
ICDRR	Initialized	Retained	Retained	Initialized	Retained	Retained
NF2CYC	Initialized	Retained	Retained	Initialized	Retained	Retained
SSCRH	Initialized	Retained	Initialized	Initialized	Initialized	Retained
SSCRL	Initialized	Retained	Initialized	Initialized	Initialized	Retained
SSMR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
SSEER	Initialized	Retained	Initialized	Initialized	Initialized	Retained
SSSR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
SSCR2	Initialized	Retained	Initialized	Initialized	Initialized	Retained
SSTDR0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
SSTDR1	Initialized	Retained	Initialized	Initialized	Initialized	Retained
SSTDR2	Initialized	Retained	Initialized	Initialized	Initialized	Retained

CMCNT_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
CMCOR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
CMCSR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained
CMCNT_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained
CMCOR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ICSR1	Initialized	Retained	Retained	Initialized	—	Retained
OCSR1	Initialized	Retained	Retained	Initialized	—	Retained
ICSR2	Initialized	Retained	Retained	Initialized	—	Retained
OCSR2	Initialized	Retained	Retained	Initialized	—	Retained
ICSR3	Initialized	Retained	Retained	Initialized	—	Retained
SPOER	Initialized	Retained	Retained	Initialized	—	Retained
POECR1	Initialized	Retained	Retained	Initialized	—	Retained
POECR2	Initialized	Retained	Retained	Initialized	—	Retained
PADRL	Initialized	Retained	Retained	Initialized	—	Retained
PAIORL	Initialized	Retained	Retained	Initialized	—	Retained
PACRL4	Initialized	Retained	Retained	Initialized	—	Retained
PACRL3	Initialized	Retained	Retained	Initialized	—	Retained
PACRL2	Initialized	Retained	Retained	Initialized	—	Retained
PACRL1	Initialized	Retained	Retained	Initialized	—	Retained
PAPRL	Initialized	Retained	Retained	Initialized	—	Retained
PBDRL	Initialized	Retained	Retained	Initialized	—	Retained
PBIORL	Initialized	Retained	Retained	Initialized	—	Retained
PBCRL2	Initialized	Retained	Retained	Initialized	—	Retained
PBCRL1	Initialized	Retained	Retained	Initialized	—	Retained

PEDR1	Initialized	Retained	Retained	Initialized	—	Retained
PEDRL	Initialized	Retained	Retained	Initialized	—	Retained
PEIORH	Initialized	Retained	Retained	Initialized	—	Retained
PEIORL	Initialized	Retained	Retained	Initialized	—	Retained
PECRH2	Initialized	Retained	Retained	Initialized	—	Retained
PECRH1	Initialized	Retained	Retained	Initialized	—	Retained
PECRL4	Initialized	Retained	Retained	Initialized	—	Retained
PECRL3	Initialized	Retained	Retained	Initialized	—	Retained
PECRL2	Initialized	Retained	Retained	Initialized	—	Retained
PECRL1	Initialized	Retained	Retained	Initialized	—	Retained
PEPRH	Initialized	Retained	Retained	Initialized	—	Retained
PEPRL	Initialized	Retained	Retained	Initialized	—	Retained
IFCR	Initialized	Retained	Retained	Initialized	—	Retained
PFDR1	Initialized	Retained	Retained	Initialized	—	Retained
ADCR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADSR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADSTRGR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADANSR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADDR0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADDR1	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADDR2	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADDR3	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADDR4	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADDR5	Initialized	Retained	Initialized	Initialized	Initialized	Retained

ADDR9	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADDR10	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADDR11	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADDR12	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADDR13	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADDR14	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADDR15	Initialized	Retained	Initialized	Initialized	Initialized	Retained
MCR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
GSR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
BCR1	Initialized	Retained	Initialized	Initialized	Initialized	Retained
BCR0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
IRR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
IMR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TEC/REC	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TXPR1, TXPR0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TXCR0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TXACK0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ABACK0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
RXPR0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
RFPR0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
MBIMR0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
UMSR0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
MB[0]. CONTROL0H	—	Retained	—	—	—	Retained

MSG_DATA[1]							
MB[0]. MSG_DATA[2]	—	Retained	—	—	—	Retained	
MB[0]. MSG_DATA[3]	—	Retained	—	—	—	Retained	
MB[0]. MSG_DATA[4]	—	Retained	—	—	—	Retained	
MB[0]. MSG_DATA[5]	—	Retained	—	—	—	Retained	
MB[0]. MSG_DATA[6]	—	Retained	—	—	—	Retained	
MB[0]. MSG_DATA[7]	—	Retained	—	—	—	Retained	
MB[0]. CONTROL1H	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
MB[0]. CONTROL1L	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
MB[1]	Same as MB[0]						
MB[2]	Same as MB[0]						
MB[3]	Same as MB[0]						
↓	(Repeat)						
MB[13]	Same as MB[0]						
MB[14]	Same as MB[0]						
MB[15]	Same as MB[0]						
FRQCR	Initialized*1	Retained	Retained	Initialized	—	Retained	C

WTCCR	Initialized	Retained	Retained	Initialized	—	Retained
OSCCR	Initialized* <sup>2</sup>	Retained	Retained* <sup>3</sup>	Initialized	—	Retained
RAMCR	Initialized	Retained	Retained	Initialized	—	Retained
BSCEHR	Initialized	Retained	Retained	Initialized	—	Retained
ICR0	Initialized	Initialized	Retained	Initialized	—	Retained
IRQCR	Initialized	Initialized	Retained	Initialized	—	Retained
IRQSR	Initialized	Initialized	Retained	Initialized	—	Retained
IPRA	Initialized	Initialized	Retained	Initialized	—	Retained
IPRD	Initialized	Initialized	Retained	Initialized	—	Retained
IPRE	Initialized	Initialized	Retained	Initialized	—	Retained
IPRF	Initialized	Initialized	Retained	Initialized	—	Retained
IPRH	Initialized	Initialized	Retained	Initialized	—	Retained
IPRI	Initialized	Initialized	Retained	Initialized	—	Retained
IPRJ	Initialized	Initialized	Retained	Initialized	—	Retained
IPRK	Initialized	Initialized	Retained	Initialized	—	Retained
IPRL	Initialized	Initialized	Retained	Initialized	—	Retained
IPRM	Initialized	Initialized	Retained	Initialized	—	Retained
CMNCR	Initialized	Retained	Retained	Initialized	—	Retained
CS0BCR	Initialized	Retained	Retained	Initialized	—	Retained
CS1BCR	Initialized	Retained	Retained	Initialized	—	Retained
CS0WCR	Initialized	Retained	Retained	Initialized	—	Retained
CS1WCR	Initialized	Retained	Retained	Initialized	—	Retained
RAMER	Initialized	Initialized	Retained	Initialized	Retained	Retained

BDRB	Initialized	Retained	Retained	Initialized	Initialized	Retained
BDMRB	Initialized	Retained	Retained	Initialized	Initialized	Retained
BRCR	Initialized	Retained	Retained	Initialized	Initialized	Retained
BRSR	Initialized	Initialized	Retained	Initialized	Initialized	Retained
BRDR	Initialized	Initialized	Retained	Initialized	Initialized	Retained
BETR	Initialized	Retained	Retained	Initialized	Initialized	Retained

- Notes:
1. Not initialized by a WDT power-on reset.
  2. The OSCSTOP bit is not initialized by a WDT power-on reset.
  3. The OSCSTOP bit is initialized.



Item	Symbol	Value
Power supply voltage	$V_{CC}$	-0.3 to +7.0
Input voltage (except analog input pins)	$V_{in}$	-0.3 to $V_{CC} + 0.3$
Analog power supply voltage	$AV_{CC}$	-0.3 to +7.0
Analog reference voltage	$AV_{refh}$	-0.3 to $AV_{CC} + 0.3$
Analog input voltage	$V_{an}$	-0.3 to $AV_{CC} + 0.3$
Operating temperature	Consumer applications	$T_{opr}$ -20 to +85
	Industrial applications	-40 to +85
Storage temperature	$T_{stg}$	-55 to +125

[Operating Precaution]

Operating the LSI in excess of the absolute maximum ratings may result in permanent damage.

Input high-level voltage (except Schmitt trigger input voltage)	$\overline{\text{RES}}$ , $\overline{\text{MRES}}$ , NMI, FWE, MD1, MD0, $\overline{\text{ASEMD0}}$ , EXTAL	$V_{IH}$	$V_{CC}-0.5$	—	$V_{CC}+0.3$	V
	Analog ports		2.2	—	$AV_{CC}+0.3$	V
	Other input pins		2.2	—	$V_{CC}+0.3$	V
Input low-level voltage (except Schmitt trigger input voltage)	$\overline{\text{RES}}$ , $\overline{\text{MRES}}$ , NMI, FWE, MD1, MD0, $\overline{\text{ASEMD0}}$ , EXTAL	$V_{IL}$	-0.3	—	0.5	V
	Other input pins		-0.3	—	0.8	V
Schmitt trigger input voltage	IRQ3 to IRQ0, $\overline{\text{POE8}}$ , $\overline{\text{POE6}}$ to $\overline{\text{POE4}}$ , $\overline{\text{POE2}}$ to $\overline{\text{POE0}}$	$V_{T+}$	$V_{CC}-0.5$	—	—	V
	TCLKA to TCLKD, TIOC0A to TIOC0D, TIOC1A, TIOC1B, TIOC2A, TIOC2B, TIOC3A to TIOC3D, TIOC4A to TIOC4D, TIC5U, TIC5V, TIC5W, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS, TIC5US, TIC5VS, TIC5WS, SCK0 to SCK2, RXD0 to RXD2, SSCK, $\overline{\text{SCS}}$ , SSI, SSO, SCL, SDA	$V_{T-}$	—	—	0.5	V
		$V_{T+}-V_{T-}$	0.2	—	—	V
Input leak current	All input pins (except $\overline{\text{ASEMD0}}$ )	$ I_{in} $	—	—	1.0	$\mu\text{A}$

TIOC3BS, TIOC3DS,  
TIOC4AS to TIOC4DS

	PE9, PE11 to PE21		$V_{CC}-2.0$	—	—	V	$I_{OH} =$
Output low-level voltage	All output pins	$V_{OL}$	—	—	0.4	V	$I_{OL} =$
	SCL, SDA		—	—	0.4	V	$I_{OL} =$
			—	—	0.5	V	$I_{OL} =$
	TIOC3B, TIOC3D, TIOC4A to TIOC4D, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS		—	—	0.9	V	$I_{OL} =$
	PE9, PE11 to PE21		—	—	2.0	V	$I_{OL} =$
Input capacitance	All input pins	$C_{in}$	—	—	20	pF	$V_{in} =$ $f =$ $T_a =$
Supply current	Normal operation	$I_{CC}$	—	80	105	mA	$I_{\phi} =$ $B_{\phi} =$ $P_{\phi} =$ $MP_{\phi} =$ $MI_{\phi} =$
	Sleep		—	55	85	mA	$B_{\phi} =$ $P_{\phi} =$ $MP_{\phi} =$ $MI_{\phi} =$

	Standby		—	—	15	μA	
Reference power supply current	During A/D conversion	$I_{refh}$	—	—	2	mA	The v A/D c modu
	Waiting for A/D conversion		—	—	2	mA	
	Standby		—	—	2.5	μA	
RAM standby voltage		VRAM	2	—	—	V	$V_{cc}$

[Operating Precautions]

1. When the A/D converter is not used, do not leave the  $AV_{CC}$ ,  $AV_{SS}$ ,  $AV_{refh}$ , and  $AV_{refl}$  open.
2. The supply current was measured when  $V_{IH}$  (Min.) =  $V_{CC} - 0.5$  V,  $V_{IL}$  (Max.) = 0 V, and all output pins unloaded.

	Other input pins		2.2	—	$V_{CC}+0.3$	V
Input low-level voltage (except Schmitt trigger input voltage)	$\overline{RES}$ , $\overline{MRES}$ , NMI, FWE, MD1, MD0, $\overline{ASEMD0}$ , EXTAL	$V_{IL}$	-0.3	—	0.4	V
	Other input pins		-0.3	—	0.8	V
Schmitt trigger input voltage	IRQ3 to IRQ0, $\overline{POE8}$ , $\overline{POE6}$ to $\overline{POE4}$ , $\overline{POE2}$ to $\overline{POE0}$	$V_{T+}$	$V_{CC}-0.5$	—	—	V
	TCLKA to TCLKD, TIOC0A to TIOC0D, TIOC1A, TIOC1B, TIOC2A, TIOC2B, TIOC3A to TIOC3D, TIOC4A to TIOC4D, TIC5U, TIC5V, TIC5W, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS, TIC5US, TIC5VS, TIC5WS, SCK0 to SCK2, RXD0 to RXD2, $\overline{SSCK}$ , $\overline{SCS}$ , SSI, SSO, SCL, SDA	$V_{T-}$	—	—	1.0	V
		$V_{T+}-V_{T-}$	0.4	—	—	V
Input leak current	All input pins (except $\overline{ASEMD0}$ )	$ I_{in} $	—	—	1.0	$\mu A$
Input pull-up MOS current	$\overline{ASEMD0}$	$-I_{pu}$	—	—	800	$\mu A$ $V_{in} =$

	PE9, PE11 to PE21		$V_{CC}-2.0$	—	—	V	$I_{OH} =$
Output low-level voltage	All output pins	$V_{OL}$	—	—	0.4	V	$I_{OL} =$
	SCL, SDA		—	—	0.4	V	$I_{OL} =$
			—	—	0.5	V	$I_{OL} =$
	TIOC3B, TIOC3D, TIOC4A to TIOC4D, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS		—	—	1.4	V	$I_{OL} =$
	PE9, PE11 to PE21		—	—	1.5	V	$I_{OL} =$
Input capacitance	All input pins	$C_{in}$	—	—	20	pF	$V_{in} =$ $f = 1$ $T_a =$
Supply current	Normal operation	$I_{CC}$	—	80	105	mA	$I_{\phi} = 8$
							$B_{\phi} =$
						$P_{\phi} =$	
							$MP_{\phi} =$
	Sleep		—	55	85	mA	$MI_{\phi} =$
							$B_{\phi} =$
							$P_{\phi} =$
	Software standby		—	8	20	mA	$MP_{\phi} =$
			—	—	30	mA	$MI_{\phi} =$
							$T_a \leq 5$
							$50^{\circ}C$

power supply current	conversion	—	—	2	mA	A/D mod
	Waiting for A/D conversion	—	—	2	mA	
	Standby	—	—	2.5	μA	
RAM standby voltage	VRAM	2	—	—	V	V <sub>CC</sub>

[Operating Precautions]

1. When the A/D converter is not used, do not leave the  $AV_{CC}$ ,  $AV_{SS}$ ,  $AV_{refh}$  and  $AV_{refl}$  open.
2. The supply current was measured when  $V_{IH}(\text{Min.}) = V_{CC} - 0.5 \text{ V}$ ,  $V_{IL}(\text{Max.}) = 0 \text{ V}$  and all output pins unloaded.

## [Operating Precaution]


To assure LSI reliability, do not exceed the output values listed in table 26.4.

Note: \*  $I_{OL} = 15 \text{ mA (Max.)}$ / $-I_{OH} = 5 \text{ mA (Max.)}$  for pins PE9, and PE11 to PE21.  $I_{OL} = 8 \text{ mA (Max.)}$  about pins SCL and SDA. However, at most six pins are permitted to have simultaneously  $I_{OL}/-I_{OH} > 2.0 \text{ mA}$  among these pins.




Item		Symbol	Min.	Typ.	Max.	Unit
Operating frequency	CPU (I $\phi$ )	f	10	—	80	MHz
	External bus (B $\phi$ )		10	—	40	
	Peripheral module (P $\phi$ )		10	—	40	
	MTU2 (MP $\phi$ )		10	—	40	
	MTU2S (MI $\phi$ )		10	—	80	

EXTAL clock input frequency	$f_{EX}$	0	12.5	MHz	Figure 2
EXTAL clock input cycle time	$t_{EXcyc}$	80	200	ns	
EXTAL clock input low pulse width	$t_{EXL}$	20	—	ns	
EXTAL clock input high pulse width	$t_{EXH}$	20	—	ns	
EXTAL clock input rise time	$t_{EXr}$	—	5	ns	
EXTAL clock input fall time	$t_{EXf}$	—	5	ns	
CK clock output frequency	$f_{OP}$	10	40	MHz	Figure 2
CK clock output cycle time	$t_{cyc}$	25	100	ns	
CK clock output low pulse width	$t_{CKL}$	$1/2t_{cyc}-7.5$	—	ns	
CK clock output high pulse width	$t_{CKH}$	$1/2t_{cyc}-7.5$	—	ns	
CK clock output rise time	$t_{CKr}$	—	5	ns	
CK clock output fall time	$t_{CKf}$	—	5	ns	
Power-on oscillation settling time	$t_{OSC1}$	10	—	ms	Figure 2
Standby return oscillation settling time 1	$t_{OSC2}$	10	—	ms	Figure 2
Standby return oscillation settling time 2	$t_{OSC3}$	10	—	ms	Figure 2




**Figure 26.1 EXTAL Clock Input Timing**



Note: Oscillation settling time when on-chip oscillator is used.

**Figure 26.3 Power-On Oscillation Settling Timing**




Note: Oscillation settling time when on-chip oscillator is used.

**Figure 26.4 Oscillation Settling Timing on Return from Standby (Return by I**




RES setup time* <sup>1</sup>	$t_{\text{RESS}}$	65	—	ns	
$\overline{\text{RES}}$ hold time	$t_{\text{RESH}}$	15	—	ns	
$\overline{\text{MRES}}$ pulse width	$t_{\text{MRESW}}$	20* <sup>3</sup>	—	$t_{\text{Bcyc}}$ * <sup>4</sup>	
$\overline{\text{MRES}}$ setup time* <sup>1</sup>	$t_{\text{MRESS}}$	25	—	ns	
$\overline{\text{MRES}}$ hold time	$t_{\text{MRESH}}$	15	—	ns	
MD1, MD0, FWE setup time	$t_{\text{MDS}}$	20	—	$t_{\text{Bcyc}}$ * <sup>4</sup>	Figure 26
$\overline{\text{BREQ}}$ setup time	$t_{\text{BREOS}}$	$1/2t_{\text{Bcyc}} + 15$	—	ns	Figure 26
$\overline{\text{BREQ}}$ hold time	$t_{\text{BREQH}}$	$1/2t_{\text{Bcyc}} + 10$	—	ns	
NMI setup time* <sup>1</sup>	$t_{\text{NMIS}}$	60	—	ns	Figure 26
NMI hold time	$t_{\text{NMIH}}$	10	—	ns	
IRQ3 to IRQ0 setup time* <sup>1</sup>	$t_{\text{IRQS}}$	35	—	ns	
IRQ3 to IRQ0 hold time	$t_{\text{IRQH}}$	35	—	ns	
$\overline{\text{IRQOUT}}$ output delay time	$t_{\text{IRQOD}}$	—	100	ns	Figure 26
BACK delay time	$t_{\text{BACKD}}$	—	$1/2t_{\text{Bcyc}} + 20$	ns	Figures 2
Bus tri-state delay time	$t_{\text{BOFF}}$	0	100	ns	
Bus buffer on time	$t_{\text{BON}}$	0	100	ns	


- Notes: 1. The  $\overline{\text{RES}}$ ,  $\overline{\text{MRES}}$ , NMI,  $\overline{\text{BREQ}}$ , and IRQ3 to IRQ0 signals are asynchronous signals. When the setup time is satisfied, change of signal level is detected at the rising edge of the clock. If not, the detection is delayed until the next rising edge of the clock.
2. In standby mode,  $t_{\text{RESW}} = t_{\text{OSC2}}$  (10 ms).
  3. In standby mode,  $t_{\text{MRESW}} = t_{\text{OSC2}}$  (10 ms).
  4.  $t_{\text{Bcyc}}$  indicates external bus clock cycle time ( $B\phi = CK$ ).




**Figure 26.6 Reset Input Timing**



**Figure 26.7 Interrupt Signal Input Timing**



**Figure 26.9 Bus Release Timing**



**Figure 26.10 Pin Driving Timing in Standby Mode**


Address setup time	$t_{AS}$	0	—	ns	Figures 26.14
Address hold time	$t_{AH}$	0	—	ns	Figures 26.14
$\overline{CS}$ delay time	$t_{CSD}$	1	18	ns	Figures 26.15
$\overline{CS}$ setup time	$t_{CSS}$	0	—	ns	Figures 26.14
$\overline{CS}$ hold time	$t_{CSH}$	0	—	ns	Figures 26.14
Read strobe delay time	$t_{RSD}$	$1/2t_{Bcyc} + 1$	$1/2t_{Bcyc} + 18$	ns	Figures 26.15
Read data setup time 1	$t_{RDS1}$	$1/2t_{Bcyc} + 18$	—	ns	Figures 26.15




Write data hold time 1	$t_{WDH1}$	1	11	ns	Figures 26.15
Write data hold time	$t_{WRH}$	0	—	ns	Figures 26.14
$\overline{\text{WAIT}}$ setup time	$t_{WTS}$	$1/2t_{Bcyc} + 17$	—	ns	Figures 26.15
$\overline{\text{WAIT}}$ hold time	$t_{WTH}$	$1/2t_{Bcyc} + 7$	—	ns	Figures 26.15

Notes:  $t_{Bcyc}$  indicates external bus clock period ( $B\phi = CK$ ).


1. n denotes the number of wait cycles.
2. If the access time conditions are satisfied, the  $t_{RDS1}$  condition does not need to be satisfied.




**Figure 26.11 Basic Bus Timing for Normal Space (No Wait)**




**Figure 26.12 Basic Bus Timing for Normal Space (One Software Wait Cycle)**



**Figure 26.13 Basic Bus Timing for Normal Space (One External Wait Cycle)**




**Figure 26.14 Basic Bus Timing for Normal Space**  
 (One Software Wait Cycle, External Wait Cycle Valid (WM Bit = 0), No Idle Cycles)



**Figure 26.15 CS Extended Bus Cycle for Normal Space**  
 (SW = 1 Cycle, HW = 1 Cycle, One External Wait Cycle)

Output compare output delay time	$t_{TOCD}$	20	—	ns	Fig
Input capture input setup time	$t_{TICS}$	20	—	ns	
Input capture input pulse width (single edge)	$t_{TICW}$	1.5	—	$t_{MPcyc}$	
Input capture input pulse width (both edges)	$t_{TICW}$	2.5	—	$t_{MPcyc}$	
Timer input setup time	$t_{TCKS}$	20	—	ns	
Timer clock pulse width (single edge)	$t_{TCKWH/L}$	1.5	—	$t_{MPcyc}$	
Timer clock pulse width (both edges)	$t_{TCKWH/L}$	2.5	—	$t_{MPcyc}$	
Timer clock pulse width (phase counting mode)	$t_{TCKWH/L}$	2.5	—	$t_{MPcyc}$	

Note:  $t_{MPcyc}$  indicates the MTU2 clock (MP $\phi$ ) cycle.




**Figure 26.16 MTU2 Input/Output Timing**






Output compare output delay time	$t_{TOCD}$	20	—	ns
Input capture input setup time	$t_{TICS}$	1.5	—	$t_{Mlyc}$
Input capture input pulse width (single edge)	$t_{TICW}$	2.5	—	$t_{Mlyc}$
Input capture input pulse width (both edges)	$t_{TICW}$	2.5	—	$t_{Mlyc}$

Note:  $t_{Mlyc}$  indicates the MTU2S clock ( $M\phi$ ) cycle.




**Figure 26.18 MTU2S Input/Output Timing**

Port output data delay time	$t_{PVD}$	30	—	ns
Port input hold time	$t_{PRH}$	20	—	ns
Port input setup time	$t_{PRS}$	20	—	ns




**Figure 26.19 I/O Port Input/Output Timing**




**Figure 26.20 WDT Timing**

Input clock cycle (clock synchronous)		$t_{scyc}$	6	—	$t_{pcyc}$	2
Input clock pulse width		$t_{sckw}$	0.4	0.6	$t_{scyc}$	
Input clock rise time		$t_{sckr}$	—	1.5	$t_{pcyc}$	
Input clock fall time		$t_{sckf}$	—	1.5	$t_{pcyc}$	
Transmit data delay time	Asynchronous	$t_{TXD}$	—	$4 t_{pcyc} + 10$	ns	F
Receive data setup time		$t_{RXS}$	$4 t_{pcyc}$	—	ns	2
Receive data hold time		$t_{RXH}$	$4 t_{pcyc}$	—	ns	
Transmit data delay time	Clock synchronous	$t_{TXD}$	—	$3 t_{pcyc} + 10$	ns	
Receive data setup time		$t_{RXS}$	$2 t_{pcyc} + 50$	—	ns	
Receive data hold time		$t_{RXH}$	$2 t_{pcyc}$	—	ns	

Note:  $t_{pcyc}$  indicates the peripheral clock (P $\phi$ ) cycle.



**Figure 26.21 Input Clock Timing**




**Figure 26.22 SCI Input/Output Timing**


	Slave		4	256	
Clock high pulse width	Master	$t_{HI}$	60	—	ns
	Slave		60	—	
Clock low pulse width	Master	$t_{LO}$	60	—	ns
	Slave		60	—	
Clock rise time		$t_{RISE}$	—	20	ns
Clock fall time		$t_{FALL}$	—	20	ns
Data input setup time	Master	$t_{SU}$	30	—	ns
	Slave		30	—	
Data input hold time	Master	$t_H$	10	—	ns
	Slave		10	—	
SCS setup time	Master	$t_{LEAD}$	1.5	—	$t_{p\text{cyc}}$
	Slave		1.5	—	
SCS hold time	Master	$t_{LAG}$	1.5	—	$t_{p\text{cyc}}$
	Slave		1.5	—	
Data output delay time	Master	$t_{OD}$	—	40	ns
	Slave		—	40	
Data output hold time	Master	$t_{OH}$	30	—	ns
	Slave		30	—	
Continuous transmission delay time	Master	$t_{TD}$	1.5	—	$t_{p\text{cyc}}$
	Slave		1.5	—	
Slave access time		$t_{SA}$	—	1	$t_{p\text{cyc}}$
Slave out release time		$t_{REL}$	—	1	$t_{p\text{cyc}}$

Figures  
26.26


Note:  $t_{p\text{cyc}}$  indicates the peripheral clock ( $P\phi$ ) cycle.




**Figure 26.23 SSU Timing (Master, CPHS = 1)**



**Figure 26.24 SSU Timing (Master, CPHS = 0)**




**Figure 26.25 SSU Timing (Slave, CPHS = 1)**



**Figure 26.26 SSU Timing (Slave, CPHS = 0)**




Item	Symbol	Min.	Max.	Unit	Re Fig
Transmit data delay time	$t_{CTxD}$	—	100	ns	Fig
Receive data setup time	$t_{CRxS}$	100	—	ns	
Receive data hold time	$t_{CRxH}$	100	—	ns	



**Figure 26.27 RCAN-ET Input/Output Timing**

$\overline{\text{POE}}$ input setup time	$t_{\text{POES}}$	0	—	$t_{\text{pcyc}}$
$\overline{\text{POE}}$ input pulse width	$t_{\text{POEW}}$	1.5	—	$t_{\text{pcyc}}$

Note:  $t_{\text{pcyc}}$  indicates the peripheral clock (P $\phi$ ) cycle.



**Figure 26.28  $\overline{\text{POE}}$  Input Timing**

SCL input cycle time	$t_{SCL}$	$12 t_{pcyc} + 300$	—	—	ns
SCL input high pulse width	$t_{SCLH}$	$3 t_{pcyc} + 300$	—	—	ns
SCL input low pulse width	$t_{SCLL}$	$5 t_{pcyc} + 300$	—	—	ns
SCL and SDA input fall time	$t_{Sf}$	—	—	300	ns
SCL and SDA input spike pulse removal time	$t_{SP}$	—	—	$1 t_{pcyc}$	ns
SDA input bus free time	$t_{BUF}$	5	—	—	$t_{pcyc}$
Start condition input hold time	$t_{STAH}$	3	—	—	$t_{pcyc}$
Repeated start condition input setup time	$t_{STAS}$	3	—	—	$t_{pcyc}$
Halt condition input setup time	$t_{STOS}$	3	—	—	$t_{pcyc}$
Data input setup time	$t_{SDAS}$	$1 t_{pcyc} + 20$	—	—	ns
Data input hold time	$t_{SDAH}$	0	—	—	ns
SCL and SDA capacity load	$C_b$	0	—	400	pF
SCL and SDA output fall time	$t_{Sf}$	—	—	250	ns

Note:  $t_{pcyc}$  indicates the peripheral clock (P $\phi$ ) cycle.


## Figure 26.29 I<sup>2</sup>C2 Input/Output Timing

### 26.3.13 UBC Trigger Timing


**Table 26.18 UBC Trigger Timing**

Conditions:  $V_{CC} = 3.0\text{ V to }3.6\text{ V or }4.0\text{ V to }5.5\text{ V}$ ,  $AV_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $AV_{refh} = 4.5\text{ V}$   
 $AV_{CC}, V_{SS} = PLLV_{SS} = AV_{SS} = AV_{refl} = 0\text{ V}$ ,  
 $T_a = -20^\circ\text{C to }+85^\circ\text{C}$  (consumer applications),  
 $T_a = -40^\circ\text{C to }+85^\circ\text{C}$  (industrial applications)


Item	Symbol	Min.	Max.	Unit	Refer Figure
UBCTR $\overline{\text{G}}$ delay time	$t_{UBCTGD}$	—	150	ns	Figure



**Figure 26.30 UBC Trigger Timing**



**Figure 26.31 External Trigger Input Timing**



- Notes: 1.  $C_L$  is the total value that includes the capacitance of measurement tools. Each pin is set as follows:  
 20pF: CK  
 30pF: All other output pins
2. Test conditions include  $I_{OL} = 1.6 \text{ mA}$  and  $I_{OH} = -200 \text{ } \mu\text{A}$ .

**Figure 26.32 Output Load Circuit**

A/D conversion time	1.25*	—	—
Analog input capacitance	—	—	5
Permitted analog signal source impedance	—	—	3
Non-linear error	—	—	$\pm 4^{*2}$
Offset error	—	—	$\pm 7.5^{*2}$
Full-scale error	—	—	$\pm 7.5^{*2}$
Quantization error	—	—	$\pm 0.5^{*2}$
Absolute error* <sup>3</sup>	—	—	$\pm 8$

Notes: 1. Conversion time per channel when the sample-and-hold circuit is not used and the clock operates at 40 MHz.

2. Reference value.


3. Guaranteed range from  $AV_{\text{refh}} + 0.25 \text{ V}$  to  $AV_{\text{refh}} - 0.25 \text{ V}$ .

Erase time* <sup>1</sup> * <sup>2</sup> * <sup>3</sup>	$t_E$	—	40	260	ms/4 block
		—	300	1500	ms/32 block
		—	600	3000	ms/64 block
Programming time (total)* <sup>1</sup> * <sup>2</sup> * <sup>4</sup>	$\Sigma t_P$	—	2.3	12	s/256 block
		—	1.1	6	s/128 block
Erase time (total)* <sup>1</sup> * <sup>2</sup> * <sup>4</sup>	$\Sigma t_E$	—	2.3	12	s/256 block
		—	1.1	6	s/128 block
Programming and erase time (total)* <sup>1</sup> * <sup>2</sup> * <sup>4</sup>	$\Sigma t_{PE}$	—	4.6	24	s/256 block
		—	2.2	12	s/128 block
Reprogramming count	$N_{WEC}$	500* <sup>3</sup>	—	—	Times

- Notes:
1. Programming and erase time vary depending on the data.
  2. Programming and erase time do not include data transfer time.
  3. The minimum number of times for which all characteristics are guaranteed after reprogramming (guaranteed for once to the minimum number of reprogramming times).
  4. These characteristics only apply when reprogramming is performed within the minimum number of times.



stabilizing capacitor



Note: Do not apply any power supply voltage to the  $V_{CL}$  pin.  
Use multilayer ceramic capacitors (one 0.47- $\mu\text{F}$  capacitor for each  $V_{CL}$  pin), which should be located near the pin.

**Figure 26.33 Connection of  $V_{CL}$  Capacitor**



Type	Pin Name	Power-On	Manual	Deep Software Standby <sup>3,4</sup>	Software Standby <sup>3,4</sup>	Sleep	Oscillation Stop Detected
Clock	XTAL	O	O	L	L	O	O
	EXTAL	I	I	Z	I	I	I
System control	$\overline{\text{RES}}$	I	I	I	I	I	I
	$\overline{\text{MRES}}$	Z	I	Z	Z	I	Z
	$\overline{\text{WDTOVF}}$	O <sup>3,2</sup>	O	O	O	O	O
Operating mode control	MD1	I	I	I	I	I	I
	$\overline{\text{ASEMD0}}$	I <sup>3</sup>	I <sup>3</sup>	I <sup>3</sup>	I <sup>3</sup>	I <sup>3</sup>	I <sup>3</sup>
	FWE	I	I	I	I	I	I
Interrupt	NMI	I	I	I	I	I	I
	IRQ0 to IRQ3	Z	I	Z	I	I	I
	$\overline{\text{IRQOUT}}$	Z	O	Z	Z	O	Z
MTU2	TCLKA to TCLKD	Z	I	Z	Z	I	I
	TIOC0A to TIOC0D	Z	I/O	Z	K <sup>3,1</sup>	I/O	I/O
	TIOC1A, TIOC1B	Z	I/O	Z	K <sup>3,1</sup>	I/O	I/O
	TIOC2A, TIOC2B	Z	I/O	Z	K <sup>3,1</sup>	I/O	I/O
	TIOC3A, TIOC3C	Z	I/O	Z	K <sup>3,1</sup>	I/O	I/O
	TIOC3B, TIOC3D	Z	I/O	Z	Z	I/O	Z

	TIOC4DS							
	TIC5US, TIC5VS	Z	I	Z	Z	I	I	I
POE	POE0 to POE2, POE4 to POE6, POE8	Z	I	Z	Z	I	I	I
SCI	SCK0 to SCK2	Z	I/O	Z	Z	I/O	I/O	I/O
	RXD0 to RXD2	Z	I	Z	Z	I	I	I
	TXD0 to TXD2	Z	O	Z	O <sup>*1</sup>	O	O	O
SSU	SSCK	Z	I/O	Z	Z	I/O	I/O	I/O
	SCS	Z	I/O	Z	Z	I/O	I/O	I/O
	SSI	Z	I/O	Z	Z	I/O	I/O	I/O
	SSO	Z	I/O	Z	Z	I/O	I/O	I/O
I <sup>2</sup> C2	SCL	Z	I/O	Z	Z	I/O	I/O	I/O
	SDA	Z	I/O	Z	Z	I/O	I/O	I/O
UBC	UBCTRG <sup>*4</sup>	Z	O	Z	O <sup>*1</sup>	O	O	O
RCAN-ET	CTx0	Z	O	Z	O <sup>*1</sup>	O	O	O
	CRx0	Z	I	Z	Z	I	I	I
A/D Converter	AN0 to AN3, AN8 to AN15	Z	I	Z	Z	I	I	I
	ADTRG	Z	I	Z	Z	I	I	I

PE11 to PE15

PE16 to PE21

Z

I/O

Z

Z

I/O

Z

PF0 to PF3,

Z

I

Z

Z

I

I

PF8 to PF15

---

[Legend]

I: Input

O: Output

H: High-level output

L: Low-level output

Z: High-impedance

K: Input pins become high-impedance, and output pins retain their state.

Notes: 1. Output pins become high-impedance when the HIZ bit in standby control register (STBCR6) is set to 1.

2. Becomes input during a power-on reset. Pull-up to prevent erroneous operation down with a resistance of at least 1 M $\Omega$  as required.

3. Pulled-up inside the LSI when there is no input.

4. SH7136 only.

	EXTAL	I		I	Z	I	I	I	I
System control	RES	I		I	I	I	I	I	I
	MRES	Z		I	Z	Z	I	I	Z
	WDTOVF	O* <sup>3</sup>		O	O	O	O	O	O
	BREQ	Z		I	Z	Z	I	I	I
	BACK	Z		O	Z	Z	O	L	O
Operating mode control	MD0, MD1	I		I	I	I	I	I	I
	ASEMD0	I* <sup>4</sup>		I* <sup>4</sup>	I* <sup>4</sup>	I* <sup>4</sup>	I* <sup>4</sup>	I* <sup>4</sup>	I* <sup>4</sup>
	FWE	I		I	I	I	I	I	I
Interrupt	NMI	I		I	I	I	I	I	I
	IRQ0 to IRQ3	Z		I	Z	I	I	I	I
	IRQOUT	Z		O	Z	Z	O	O	Z
Address bus	A0 to A17	O	Z	O	Z	Z* <sup>2</sup>	O	Z	O
	A18, A19	Z		O	Z	Z* <sup>2</sup>	O	Z	O
Data bus	D0 to D7	Z		I/O	Z	Z	I/O	Z	I/O
Bus control	WAIT	Z		I	Z	Z	I	Z	I
	CS0 (PE10)	H	Z	O	Z	Z* <sup>2</sup>	O	Z	O
	CS0 (PE17), CS1 (PE18)	Z		O	Z	Z* <sup>2</sup>	O	Z	O
	RD (PA6)	H	Z	O	Z	Z* <sup>2</sup>	O	Z	O
	RD (PE19)	Z		O	Z	Z* <sup>2</sup>	O	Z	O

	TIOC0A to TIOC0D	Z		I/O	Z	K*1	I/O	I/O	I/O
	TIOC1A, TIOC1B	Z		I/O	Z	K*1	I/O	I/O	I/O
	TIOC2A, TIOC2B	Z		I/O	Z	K*1	I/O	I/O	I/O
	TIOC3A, TIOC3C	Z		I/O	Z	K*1	I/O	I/O	I/O
	TIOC3B, TIOC3D	Z		I/O	Z	Z	I/O	I/O	Z
	TIOC4A to TIOC4D	Z		I/O	Z	Z	I/O	I/O	Z
	TIC5U, TIC5V, TIC5W	Z		I	Z	Z	I	I	I
MTU2S	TIOC3BS, TIOC3DS	Z		I/O	Z	Z	I/O	I/O	Z
	TIOC4AS to TIOC4DS	Z		I/O	Z	Z	I/O	I/O	Z
	TIC5US, TIC5VS, TIC5WS	Z		I	Z	Z	I	I	I
POE	POE0 to POE2, POE4 to POE6, POE8 (PA9)	Z		I	Z	Z	I	I	I

SSU	SSCK	Z	Z	Z	I/O	Z	Z	I/O	I/O	I/O
	SCS	Z	Z	Z	I/O	Z	Z	I/O	I/O	I/O
	SSI	Z	Z	Z	I/O	Z	Z	I/O	I/O	I/O
	SSO	Z	Z	Z	I/O	Z	Z	I/O	I/O	I/O
I <sup>2</sup> C2	SCL	Z	Z	Z	I/O	Z	Z	I/O	I/O	I/O
	SDA	Z	Z	Z	I/O	Z	Z	I/O	I/O	I/O
UBC	UBCTR <sub>G</sub> *5	Z			O	Z	O*1	O	O	O
RCAN-ET	CTx0	Z	Z	O*1	O	O	O	O	RCAN-ET	CTx0
	CRx0	Z	Z	Z	I	I	I	I		CRx0
A/D Converter	AN0 to AN15	Z			I	Z	Z	I	I	I
	ADTR <sub>G</sub>	Z			I	Z	Z	I	I	I
I/O Port	PA0 to PA15	Z			I/O	Z	K*1	I/O	I/O	I/O
	PB0 to PB7	Z			I/O	Z	K*1	I/O	I/O	I/O
	PD0 to PD10	Z			I/O	Z	K*1	I/O	I/O	I/O
	PE0 to PE3	Z			I/O	Z	K*1	I/O	I/O	I/O
	PE4 to PE8, PE10	Z			I/O	Z	K*1	I/O	I/O	I/O
	PE9, PE11 to PE15	Z			I/O	Z	Z	I/O	I/O	Z
	PE16 to PE21	Z			I/O	Z	Z	I/O	I/O	Z
PF0 to PF15	Z			I	Z	Z	I	I	I	



3. Becomes input during a power-on reset. Pull-up to prevent erroneous operation down with a resistance of at least 1 M $\Omega$  as required.
4. Pulled-up inside the LSI when there is no input.
5. SH7137 only.

## B. Processing of Unused Pins

**Table B.1 Processing of Unused Pins**

Pin	Processing
NMI	Fixed high-level (pull-up)
WDTOVF	Open (If pull-down is necessary, use a resistor of 1 $\Omega$ or greater)
AVref	AVref = Avcc
AVcc, AVss	AVcc = Vcc, AVss = Vss
ASEMD0	Fixed high-level (pull-up)
PF0 to PF15	Connect to AVcc or AVss via a resistor
Input-only pins other than the above	Fixed (pull-up/pull-down)
I/O pins other than the above	Fixed at input pin setting (pull-up/pull-down) output and left open
Output-only pins	Open

- Notes:
1. For pull-up or pull-down, connect to Vcc or GND via a resistor.
  2. When using the H-UDI, pin processing is according to the specifications of the emulator.

	W	H	H
A19 to A0	Address*	Address*	Address*
D7 to D0	High-Z	High-Z	High-Z

[Legend]

R: Read

W: Write

Note: \* Value of external space address that was previously accessed

**Table C.1 Pin States of Bus Related Signals (2)**

Pin Name	External Space (Normal Space)	
	8-bit Space	
$\overline{CS0}, \overline{CS1}$	Enabled	
$\overline{RD}$	R	L
	W	H
$\overline{WRL}$	R	H
	W	L
A19 to A0	Address	
D7 to D0	Data	

[Legend]

R: Read


W: Write

Enabled: Chip select signals corresponding to accessed areas = Low.  
The other chip select signals = High.

---

SH7136	F-ZTAT version	256 Kbytes	16 Kbytes	Consumer application	-20 to +85°C	R5F71364AN80FPV	LQFP (FP
				Industrial application	-40 to +85°C	R5F71364AD80FPV	
<hr/>							
SH7137	F-ZTAT version	256 Kbytes	16 Kbytes	Consumer application	-20 to +85°C	R5F71374AN80FPV	LQFP (FP
				Industrial application	-40 to +85°C	R5F71374AD80FPV	

---



Reference Symbol	Dimension	Min
D	13	—
E	13	—
A <sub>2</sub>	—	—
H <sub>D</sub>	15	—
H <sub>E</sub>	15	—
A	—	—
A <sub>1</sub>	0.0	—
b <sub>p</sub>	0.2	—
b <sub>1</sub>	—	—
c	0.0	—
c <sub>1</sub>	—	—
θ	0	—
	—	—
x	—	—
y	—	—
Z <sub>D</sub>	—	—
Z <sub>E</sub>	—	—
L	0.3	—
L <sub>1</sub>	—	—

Figure E.1 FP-80WV




Figure E.2 FP-100UV



- Operating modes
  - Operating modes
    - Single chip mode
    - Extended ROM enabled mode (Only in SH7132/SH7137)
    - Extended ROM disabled mode (Only in SH7132/SH7137)
  - Operating states
    - Program execution state
    - Exception handling state
    - Bus release state (Only in SH7132/SH7137)
  - Power-down modes
    - Sleep mode
    - Software standby mode (Only in SH7136/SH7137)
    - Deep software standby mode (Only in SH7136/SH7137)
    - Module standby mode
- User break controller (UBC)
  - Addresses, data values, type of access, and data size of break conditions
  - Supports a sequential break function
  - Two break channels

(SH7132 and SH7137 only)

3	Items	Specification
	On-chip ROM	• 128 Kbytes (Only in SH7131/SH7132) or 256 Kbytes
	On-chip RAM	• 8 Kbytes (Only in SH7131/SH7132) or 16 Kbytes
	Bus state controller (BSC)	<ul style="list-style-type: none"> <li>• Address space: A maximum 1 Mbyte for each of two areas (CS0 and CS1) (Only in SH7132/SH7137)</li> <li>• 8-bit external bus (Only in SH7132/SH7137)</li> <li>• The following features settable for each area independently                             <ul style="list-style-type: none"> <li>Number of access wait cycles</li> <li>Idle wait cycle insertion</li> <li>Supports SRAM</li> </ul> </li> <li>• Outputs a chip select signal according to the target area</li> </ul>


4	Items	Specification
	User debugging interface (H-UDI)	• Supports the E10A emulator

(SH7136 and SH7137 only)

1.2 Block Diagram 7


Figure 1.1 Block Diagram

Figure amended and note added




Note: \* SH7136 and SH7137 only.





**Notes:**

1. This pin is used by the E10A emulator. On the SH7136 it functions as a V<sub>cc</sub> fixed pin and on the SH7136 as an ASEMD0 input pin.
2. Pin function enabled on the SH7136 only.



Notes:

1. This pin is used by the E10A emulator. On the SH7137 it functions as a Vcc fixed pin and on the SH7137 as the ASEMD0 input pin.
2. Pin function enabled on the SH7137 only.



16	Classification	Symbol	I/O	Name	Function
	E10A interface (SH7136 and SH7137 only)	ASEMDO	I	ASE mode	Sets the ASE mode. When driven low, the LSI enters ASE mode, and when driven high, it operates in normal mode. When the LSI enters ASE mode, it performs dedicated functions of the ASE mode. When the LSI enters ASE mode, the input to this pin, it is pulled up internally.
		ASEBRK	I	Break request	E10A emulator break request
		ASEBRKAK	O	Break mode acknowledge	Indicates the E10A emulator has entered the break mode

3.4 Address Map 52 Figure added

Figure 3.1 Address Map for Each Operating Mode in SH7131 (128-Kbyte Flash Memory Version)

Figure 3.2 Address Map for Each Operating Mode in SH7131 and SH7136 (256-Kbyte Flash Memory Version) 53 Figure title amended

Figure 3.3 Address Map for Each Operating Mode in SH7132 (128-Kbyte Flash Memory Version) 54 Figure added

Figure 3.4 Address Map for Each Operating Mode in SH7132 and SH7137 (256-Kbyte Flash Memory Version) 55 Figure title amended

Table 5.1 Types of Exceptions and Priority

Interrupt User break (break after instruction execution or operation)

Notes: 3. SH7136 and SH7137 only.

5.1.3 Exception Handling Vector Table  
79, 80  
Table 5.3 Vector Numbers and Vector Table Address Offsets

Table amended and note amended

Exception Handling Source	Vector Number	Vector Table Address
Interrupt	NMI	11
	User break* <sup>1</sup>	12
-----		
Exception Handling Source	Vector Number	Vector Table Address
On-chip peripheral module* <sup>2</sup>	72	H'00000120 to H'0000012F
	:	:
	255	H'000003FC to H'000003FF

Notes:

1. SH7136 and SH7137 only.
2. For details on the vector numbers and vector table address offsets of on-chip peripheral module interrupts, see table 5.1 in section 6, Interrupt Controller (INTC).

5.4.1 Interrupt Sources  
85  
Table 5.7 Interrupt Sources

Table amended and note added

Type	Request Source	Number of Sources
User break* <sup>1</sup>	User break controller (UBC)	1

Note: \* SH7136 and SH7137 only.

5.4.2 Interrupt Priority  
86  
Table 5.8 Interrupt Priority

Table amended and note added

Type	Priority Level	Comment
User break* <sup>1</sup>	15	Fixed priority level. Can be masked.

Note: \* SH7136 and SH7137 only.

Note: \* SH7136 and SH7137 only.

6.4.3 User Break Interrupt (SH7136 and SH7137 only) 109

Title amended

6.5 Interrupt Exception Handling Vector Table  
Table 6.3 Interrupt Exception Handling Vectors and Priorities

110

Table amended and note amended

Interrupt Source	Name	Vector No.	Vector Table Starting Address	IP
User break*1		12	H'00000030	

113

Notes:

1. SH7136 and SH7137 only.
2. Of the I<sup>2</sup>C2 interrupts, the vector address for the IIN interrupt is separated from others.

Section 7 User Break Controller (UBC) (SH7136 and SH7137 only) 123

Title amended

Flash Memory Version)  
in Single-Chip Mode

---

Table 9.4 Address Map: SH7132 (128- Kbyte Flash Memory Version) in On-Chip ROM Enabled Mode	207	Table added
---	-----	-------------

---

Table 9.5 Address Map: SH7132 (128- Kbyte Flash Memory Version) in On-Chip ROM Disabled Mode)	208	Table added
---	-----	-------------

---

Table 9.6 Address Map: SH7132/SH7137 (256-Kbyte Flash Memory Version) in On- Chip ROM-Enabled Mode	209	Table title amended
---	-----	---------------------

---

Table 9.7 Address Map: SH7132/SH7137 (256-Kbyte Flash Memory Version) in On- Chip ROM-Disabled Mode	210	Table title amended
--	-----	---------------------

---

---

10.4.8 Complementary 384  
PWM Mode

Description amended

14. ...Even in the  $T_b$  interval at the trough, if synchronous clearing occurs in the initial value output period (indicated in figure 10.56) immediately after the counters start operation, initial value output is not suppressed.

When using the initial output suppression function, make sure to set compare registers TGRB\_3, TGRA\_4, and TGRB\_4 to a value twice or more the setting of dead time data register TDDR. If synchronous clearing occurs with the compare register value less than twice the setting of TDDR, the PWM dead time may be too short (or nonexistent) or illegal and a PWM negative-phase output may occur during the initial suppression interval. For details, see 10.7.23, Notes on Waveform Control During Synchronous Counter Clearing in Complementary PWM Mode.

---

in Timer Interrupt  
 Skipping Set Register  
 (TITCR) and Buffer  
 Transfer-Enabled  
 Period

10.7.23 Notes on Output Waveform Control During Synchronous Counter Clearing in Complementary PWM Mode 453, 454 Newly added


13.5 Interrupt Source 532 Newly added

14.3.8 Serial Port Register (SCSPTR) 550 Table amended


Bit:	7	6	5	4	3	2	1	0
	EIO	-	-	-	SPB1IO	SPB1DT	SPB0IO	SPB0DT
Initial value:	0	0	0	0	0	-	0	1
R/W:	R/W	-	-	-	R/W	R/W	R/W	R/W

14.4.3 Clock Synchronous Mode 583

Figure 14.16 Sample Flowchart for Transmitting/Receiving Serial Data







MPBT bit in SCSSR to 0 or 1. Finally, clear the TDRE flag to 0.  
 To transmit an ID after the SCI is initialized, write the ID to SCTDR. The data is immediately transferred to SCTSR and the TDRE flag is set to 1. At this point the ID has not yet been transmitted from the TXD pin, so it is necessary to maintain the MPBT value at 1. Clear the MPBT bit to 0 after the next data to be transmitted is written to SCTDR and the TDRE flag is set to 1.

14.5 SCI Interrupt Sources and DTC

590

Description amended

When the ORER, FER, or PER flag in SCSSR is set to 1, an interrupt request is generated. This request cannot be used to activate the DTC. It is possible to disable generation of interrupt requests and allow only ERI interrupt requests generated during data reception processing. To accomplish this, set the RIE bit to 1 and the EIO bit in SCSPTR to 1. Note that setting the EIO bit to 1 will prevent the DTC from transferring received data because no ERI interrupt requests are generated.

15.3.1 SS Control Register H (SSCRH)

602

Table amended

Bit	Bit Name	Initial Value	R/W	Description
1, 0	CSS[1:0]	01	R/W	<p>SCS Pin Select</p> <p>Select that the SCS pin functions as SCS input or output.</p> <p>00: Setting prohibited</p> <p>01: Setting prohibited</p> <p>10: Function as SCS automatic input/output (SCS input before and after transfer and low level during transfer)</p> <p>11: Function as SCS automatic output (SCS output before and after transfer and low level during transfer)</p>

Bit	Bit Name	Value	R/W	Description
2	TDRE	1	R/W	Transmit Data Empty Indicates whether or not SSTDR contains [Setting conditions] <ul style="list-style-type: none"> <li>• When the TE bit in SSER is 0</li> <li>• When data is transferred from SSTDR and SSTDR is ready to be written to.</li> </ul> [Clearing conditions] <ul style="list-style-type: none"> <li>• When writing 0 after reading TDRE = 1</li> <li>• When writing data to SSTDR with TE = 1</li> <li>• When the DTC is activated by an SSTDR and transmit data is written to SSTDR and the DISEL bit in MRB of the DTC is 0 (except when the DTC transfer counter value is H'0000).</li> </ul>

0 C E 0 R/W

DTC transfer counter value is 1000

Conflict/Incomplete Error  
 Indicates that a conflict error has occurred when 0 is externally input to the  $\overline{\text{SCS}}$  pin (= 0 (SSU mode) and MSS = 1 (master mode)). If the  $\overline{\text{SCS}}$  pin level changes to 1 with SSU mode and MSS = 0 (slave mode), an incomplete error occurs because it is determined that a master has terminated the transfer. In addition, when the  $\overline{\text{SCS}}$  pin is 0 (SSU mode) and MSS = 0 (slave mode), a serial receive operation starts while RDRF is incomplete error occurs even if the data in SSRDR is read before the completion of RDRF is cleared to 0 before the  $\overline{\text{SCS}}$  pin is 1. Data reception does not continue while the  $\overline{\text{SCS}}$  pin is 1. Serial transmission also does not continue until the SSU internal sequencer by setting the SSCRL to 1 before resuming transfer after the error.

[Setting conditions]

- When a low level is input to the  $\overline{\text{SCS}}$  pin in master mode (the MSS bit in SSCRH is set to 1).
- When the  $\overline{\text{SCS}}$  pin is changed to 1 during master mode (the MSS bit in SSCRH is set to 1).
- When in slave mode (MSS = 0 in SSCRH), a serial receive operation starts while the data in SSRDR is read before the completion of reception, after which the  $\overline{\text{SCS}}$  pin is 1.

[Clearing condition]

- When writing 0 after reading CE = 1.

15.4.4 Communication 618 Modes and Pin Functions  
 Table 15.7 Communication Modes and Pin States of  $\overline{\text{SCS}}$  Pin

Table amended

Communication Mode	Register Setting			
	SSUMS	MSS	CSS1	CSS0
SSU communication mode	0	0	x	x
		1	0	0
			0	1



that an overrun error (ORER) has occurred. At this time, reception is stopped. While the ORER bit in SSSR is set, reception is not performed. To resume the reception, clear the ORER bit to 0.

When setting the SSU to slave mode to perform continuous reception, read SSRDR before starting the next receive operation. If the next receive operation starts before SSRDR is read and RDRF is cleared to 0, and SSRDR is read before reception completes, CE in SSSR is set to 1 after the completion of reception.

In addition, if the next receive operation starts before SSRDR is read and RDRF is cleared to 0, and SSRDR is not read before reception completes, the receive data is discarded even if neither CE nor ORER in SSSR is set to 1.

(4) Data Transmission/Reception 627


Description added

Before switching transmission mode (TE = 1) or reception mode (RE = 1) to transmission/reception mode (TE = RE = 1), set TE and RE bits to 0. When starting the transfer, confirm that the TDRE, RDRF, and ORER bits are cleared to 0 before setting TE or RE bit to 1.

If the value of RDRF is 1 when the 8th clock rises, ORER in SSSR is set to 1, an overrun error occurs, and reception is not possible while ORER is set to 1. To restart reception, first clear ORER to 0.

Figure 15.9 Flowchart Example of Simultaneous Transmission/Reception (SSU Mode)

Figure amended




15.4.7 Clock Synchronous Communication Mode

(2) Data Transmission

Figure 15.14 Flowchart Example of Transmission Operation (Clock Synchronous Communication Mode)

632 Figure amended



(3) Data Reception

633

Description amended

When 1-frame data has been received, the RDRF bit is set to 1 and the receive data is stored in SSRDR. At this time, the RIE bit is set to 1, an RXI interrupt is generated. The RDRF bit is automatically cleared to 0 by reading SSRDR.

When setting the SSU to slave mode to perform continuous reception, read SSRDR before starting the next receive operation. If the next receive operation starts before SSRDR is read and RDRF is cleared to 0, the integrity of subsequent data cannot be guaranteed.

(4) Data Transmission/Reception

635

Description added

Before switching transmission mode (TE = 1) or reception mode (RE = 1) to transmission/reception mode (TE = RE = 1), set TE and RE bits to 0. When starting the transfer, confirm that TEND, RDRF, and ORER bits are cleared to 0 before setting TE or RE bits to 1.

If the value of RDRF is 1 when the 8th clock rises, ORER and SSSR is set to 1, an overrun error occurs, and reception cannot be performed. Receive operation is not possible while ORER is set to 1. To restart reception, first clear ORER to 0.

15.6.5 Note on Master Reception Operations in SSU Mode 638 Newly added

15.6.6 Note on DTC Transfers Newly added

16.3.2 I<sup>2</sup>C Bus Control Register 2 (ICCR2) 646 Table amended

Bit	Bit Name	Initial Value	R/W	Description
7	BBSY	0	R/W	<p>Bus Busy</p> <p>This bit enables to confirm whether the I<sup>2</sup>C is occupied or released and to issue start/stop condition in master mode. With the clock synchronous format, this bit is always read as 0. With the 7-bit data format, this bit is set to 1 when the SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued. This bit is cleared to 0 when the SDA level changes from low to high under the condition of SCL = high, that the stop condition has been issued. To issue a start condition, simultaneously write 1 to BBSY and 0 to SCP. To issue a repeated start condition, simultaneously write 1 to BBSY and 0 to SCP. Follow this procedure also when transferring data. To issue a stop condition, simultaneously write 0 to BBSY and 0 to SCP.</p>
6	SCP	1	R/W	<p>Start/Stop Issue Condition Disable</p> <p>The SCP bit controls the issue of start/stop condition in master mode.</p> <p>To issue a start condition, simultaneously write 1 to BBSY and 0 to SCP. A repeated start condition is issued in the same way. To issue a stop condition, simultaneously write 0 to BBSY and 0 to SCP. SCP is always read as 1. Even if 1 is written to SCP, data will not be stored.</p>

Bit	Bit Name	Value	R/W	Description
4	NAKIE	0	R/W	<p>NAKIE enables or disables the NACK detection/arbitration lost/overrun error in (IINAKI) when the NACKF or AL/OVE bit is set to 1. IINAKI can be canceled by clearing AL/OVE, or NAKIE bit to 0.</p> <p>0: NACK receive interrupt request (IINAKI)</p> <p>1: NACK receive interrupt request (IINAKI)</p>

17.1 Features	685	Figure note amended
Figure 17.1 Block Diagram of A/D Converter		Note: Pins AN4 to AN7 are available only in the SH7132/SH7137. ADDR4 to ADDR7 registers are available only in the SH7132/SH7137.
17.5 Interrupt Sources and DTC Transfer Requests	706	Newly added
Table 17.7 Interrupt Sources		
18.4.1 CMT Interrupt Sources and DTC Activation	717	Newly added
Table 18.2 Interrupt Source		

4. If there is no TXPR set, RCAN-ET will receive the next incoming message. If there is a TXPR(s) set, RCAN-ET will start transmission of the message and will be arbitrated on the CAN bus. If it loses the arbitration, it will become a receiver.

Section 20 Pin 785  
Function Controller  
(PFC)

Table 20.1  
SH7131/SH7136  
Multiplexed Pins (Port  
A)

Table amended and note added

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)
A	PA6 I/O (port)	UBCTR $\bar{G}$ output (UBC)*	TCLKA input (MTU2)	POE4 input

Note: \* Function enabled on the SH7136 only.

Table 20.2  
SH7132/SH7137  
Multiplexed Pins (Port  
A)

Table 20.6  
SH7131/SH7136  
Multiplexed Pins (Port  
E)

Table amended and note added

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)
A	PA6 I/O (port)	$\bar{R}D$ output (BSC)	UBCTR $\bar{G}$ output (UBC)*	TCLKA input (MTU2)	POE4 input

Note: \* Function enabled on the SH7137 only.

Table amended and note added

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)
E	PE16 I/O (port)	TIOC3BS I/O (MTU2S)	ASEBRKAK output (E10A)*	ASEBRKAK input
	PE17 I/O (port)	TIOC3DS I/O (MTU2S)	TCK input (H-UDI)*	
	PE18 I/O (port)	TIOC4AS I/O (MTU2S)	TDI input (H-UDI)*	
	PE19 I/O (port)	TIOC4BS I/O (MTU2S)	TDO output (H-UDI)*	
	PE20 I/O (port)	TIOC4CS I/O (MTU2S)	TMS input (H-UDI)*	
	PE21 I/O (port)	TIOC4DS I/O (MTU2S)	$\bar{T}RST$ input (H-UDI)*	

Note: \* Function enabled on the SH7136 only.



Note: \* Function enabled on the SH7137 only.

Table 20.10  
SH7131/SH7136 Pin  
Functions in Each  
Operating Mode

792 to  
794

Table amended and note amended

Pin No.	Pin Name	
	Single-Chip Mode (MCU Mode 3)	
	Initial Function	Functions Selectable by PFC
59	FWE <sup>(*)</sup>	FWE <sup>(*)</sup>
61	ASEMD0 <sup>(*)1</sup>	ASEMD0 <sup>(*)1</sup>
45	PA6	PA6/UBCTRG <sup>(*)2</sup> /TCLKA/POE4

Pin No.	Pin Name	
	Single-Chip Mode (MCU Mode 3)	
	Initial Function	Functions Selectable by PFC
7	PE16/(ASEBRKAK/ASEBRK <sup>(*)1</sup> )	PE16/TIOC3BS
6	PE17/(TCK <sup>(*)1</sup> )	PE17/TIOC3DS
5	PE18/(TDI <sup>(*)1</sup> )	PE18/TIOC4AS

Pin No.	Pin Name	
	Single-Chip Mode (MCU Mode 3)	
	Initial Function	Functions Selectable by PFC
4	PE19/(TDO <sup>(*)1</sup> ) PE1	9/TIOC4BS
3	PE20/(TMS <sup>(*)1</sup> ) P	E20/TIOC4CS
2	PE21/(TRST <sup>(*)1</sup> ) P	E21/TIOC4DS

794

Notes:

1. Fixed to TMS, TRST, TDI, TDO, TCK, and ASEBRKAK/ASEBRK when using the E10A (ASEM
2. Function enabled on the SH7136 only.

6	PE18/(TDI <sup>(*)</sup> )	PE18/CS1/TIOC4AS
5	PE19/(TDO <sup>(*)</sup> )	PE19/RD/TIOC4BS
4	PE20/(TMS <sup>(*)</sup> )	PE20/TIOC4CS
2	PE21/(TRST <sup>(*)</sup> )	PE21/WRL/TIOC4DS

798

Notes:

1. Fixed to TMS,  $\overline{\text{TRST}}$ , TDI, TDO, TCK, and  $\overline{\text{ASEBRKAK/ASEBRK}}$  when using the E10A (ASEM...
2. Function enabled on the SH7137 only.

Table 20.12  
SH7132/SH7137 Pin  
Functions in Each  
Operating Mode (2)

799,  
801

Table and note amended

Pin No.	Pin Name			
	On-Chip ROM Enabled (MCU Mode 2)		Single-Chip Mode (MCU Mode 1)	
	Initial Function	Functions Selectable by PFC	Initial Function	Functions Selectable by PFC
62	PA6	PA6/RD/UBCTR <sup>(*)</sup> /TCLKA/ POE4	PA6	PA6/UBCTR <sup>(*)</sup>

Pin No.	Pin Name			
	On-Chip ROM Enabled (MCU Mode 2)		Single-Chip Mode (MCU Mode 1)	
	Initial Function	Functions Selectable by PFC	Initial Function	Functions Selectable by PFC
8	PE16/( $\overline{\text{ASEBRKAK/ASEBRK}}$ )	PE16/WAIT/TIOC3BS	PE16/( $\overline{\text{ASEBRKAK/ASEBRK}}$ )	PE16/TIOC3BS
7	PE17/(TCK <sup>(*)</sup> )	PE17/CS0/TIOC3DS	PE17/(TCK <sup>(*)</sup> )	PE17/TIOC3DS
6	PE18/(TDI <sup>(*)</sup> )	PE18/CS1/TIOC4AS	PE18/(TDI <sup>(*)</sup> )	PE18/TIOC4AS
5	PE19/(TDO <sup>(*)</sup> )	PE19/RD/TIOC4BS	PE19/(TDO <sup>(*)</sup> )	PE19/TIOC4BS
4	PE20/(TMS <sup>(*)</sup> )	PE20/TIOC4CS	PE20/(TMS <sup>(*)</sup> )	PE20/TIOC4CS
2	PE21/(TRST <sup>(*)</sup> )	PE21/WRL/TIOC4DS	PE21/(TRST <sup>(*)</sup> )	PE21/TIOC4DS

802

Notes:

1. Fixed to TMS,  $\overline{\text{TRST}}$ , TDI, TDO, TCK, and  $\overline{\text{ASEBRKAK/ASEBRK}}$  when using the E10A (ASEM...
2. Function enabled on the SH7137 only.

SH7132/SH7137:

815

Table and note added

- Port A Control Register L2 (PACRL2)

Bit	Bit Name	Initial Value	R/W	Description
10	PA6MD2	0	R/W	PA6 Mode
9	PA6MD1	0* <sup>1</sup>	R/W	Select the function of the PA6/RD/UBCTRG/TCLKA/POE4 pin.
8	PA6MD0	0* <sup>1</sup>	R/W	000: PA6 I/O (port) 001: TCLKA input (MTU2) 011: RD output (BSC)* <sup>2</sup> 101: UBCTRG output (UBC)* <sup>3</sup> 111: POE4 input (POE) Other than above: Setting prohibited

SH7132/SH7137:

816

Notes:

- Port A Control Register L2 (PACRL2)

- The initial value is 1 in the on-chip ROM disabled external-extension mode.
- This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not use this value in single-chip mode.
- Function enabled on the SH7137 only. Do not use this value on the SH7132.

6	PB5MD2	0	R/W	PB5 Mode
5	PB5MD1	0	R/W	Select the function of the PB5/IRQ3/ $\overline{PO}$
4	PB5MD0	0	R/W	000: PB5 I/O (port) 001: IRQ3 input (INTC) 011: TIC5U input (MTU2)  111: POE5 input (POE) Other than above: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
2	PB4MD2	0	R/W	PB4 Mode
1	PB4MD1	0	R/W	Select the function of the PB4/IRQ2/ $\overline{PO}$ pin.
0	PB4MD0	0	R/W	000: PB4 I/O (port) 001: IRQ2 input (INTC)  011: TIC5US input (MTU2S) 111: POE4 input (POE) Other than above: Setting prohibited

SH7132/SH7137:

823


Table amended

- Port B Control Register L2 (PBCRL2)

Bit	Bit Name	Initial Value	R/W	Description
14	PB7MD2	0	R/W	PB7 Mode
13	PB7MD1	0	R/W	Select the function of the PB7/ $\overline{CS1}$ / $\overline{CRx}$
12	PB7MD0	0	R/W	000: PB7 I/O (port) 101: $\overline{CS1}$ output (BSC)* 110: $\overline{CRx0}$ input (RCAN-ET) Other than above: Setting prohibited
10	PB6MD2	0	R/W	PB6 Mode
9	PB6MD1	0	R/W	Select the function of the PB6/ $\overline{WAIT}$ / $\overline{CTx}$
8	PB6MD0	0	R/W	000: PB6 I/O (port) 101: $\overline{WAIT}$ input (BSC)* 110: $\overline{CTx0}$ output (RCAN-ET) Other than above: Setting prohibited

21.1 Port A  
 Figure 21.1 Port A  
 (SH7131/SH7136)


854



Note: \* SH7136 only.

Figure 21.2 Port A  
 (SH7132/SH7137)


855



Note: \* SH7137 only.

21.4 Port E  
 Figure 21.6 Port E  
 (SH7131/SH7136)


869



Note: \* SH7136 only.

Figure 21.7 Port E  
 (SH7132/SH7137)

870




Note: \* SH7137 only.

Section 22 Flash  
 Memory

881

Description amended  
 This LSI has 256-Kbyte or 128-Kbyte on-chip flash memory. This flash memory has the following features.




22.2.4 Flash Memory Configuration 887

Description amended

This LSI's flash memory is configured by the 256-Kbyte user MAT and 12-Kbyte user boot MAT.

Figure 22.3 Flash Memory Configuration

Figure amended



22.2.5 Block Division 888

Description amended

The user MAT is divided into 64 Kbytes (256-Kbyte version: 4 blocks, 128-Kbyte version: one block), 32 Kbytes (one block and 4 Kbytes (eight blocks) as shown in figure 22.4.

22.4.3 Programming/Erasing Interface Parameters

913

Table amended


Bit	Bit Name	Initial Value	R/W	Description
7 to 0	EBS[7:0]	Undefined	R/W	<ul style="list-style-type: none"> <li>256-Kbyte flash memory Set the erase-block number in the range 0 to 11. 0 corresponds to the EB0 block and 11 corresponds to the EB11 block. An error occurs when a number other than 0 to 11 (H'00 to H'0B) is set.</li> <li>128-Kbyte flash memory Set the erase-block number in the range 0 to 9. 0 corresponds to the EB0 block and 9 corresponds to the EB9 block. An error occurs when a number other than 0 to 9 (H'00 to H'09) is set.</li> </ul>

22.5.2 User Program Mode

923

Figure amended and note added

Figure 22.10 RAM Map after Download



Note: \* H'FFFA000 on SH7131/SH7132.

5. Note on programming the product having a 128-Kbyte MAT

If an attempt is made to program the product having Kbyte user MAT with more than 128 Kbytes, data programmed after the first 128 Kbytes are not guaran

22.9.1 Specifications of the Standard Serial Communications Interface in Boot Mode

955

Description amended

— Size (1 byte): Number of characters in the device code at 4)

(2) Device selection

22.10 Programmer Mode

986


Description amended

Use a PROM programmer that supports the Renesas 12 256-Kbyte flash memory on-chip MCU device type (F-Z

Section 23 RAM

987

Figure amended



24.1.1 Types of Power-Down Modes

989

Description amended

- Sleep mode
- Software standby mode (SH7136 and SH7137 only)
- Deep software standby mode (SH7136 and SH7137)



24.5 Software Standby Mode (SH7136 and SH7137 only) 1001 Title amended

24.6 Deep Software Standby Mode (SH7136 and SH7137 only) 1003 Title amended

24.8.2 Deep Software Standby Mode — Description deleted

25.1 Register Address Table (In the Order of Addresses) 1026 Table amended

Register Name	Abbreviation	No. of		Module	Access Size	No. of Access
		Bits	Address			
Watchdog timer counter	WTCNT	8	HFFFFFFE810	WDT	8 <sup>bit</sup> , 16 <sup>bit</sup>	Pa (reference)
Watchdog timer control/status register	WTCSR	8	HFFFFFFE812	*1: Read *2: Write	8 <sup>bit</sup> , 16 <sup>bit</sup>	B: 2 <sup>bit</sup> W: 2 <sup>bit</sup>

25.2 Register Bit List 1046 Table amended

Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
IPRM	SSU	SSU	SSU	SSU	I'C2	I'C2	I'C2	I'C2
	RCAN-ET_0	RCAN-ET_0	RCAN-ET_0	RCAN-ET_0	—	—	—	—

	TIOC3B, TIOC3D, TIOC4A to TIOC4D, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS	—	—	0.3	V
	PE9, PE11 to PE21	—	—	2.0	V

Table 26.3 DC Characteristics

1068 Table amended

Item		Symbol	Min.	Typ.	Max.	Unit
Output high-level voltage	All output pins	$V_{OH}$	$V_{CC}-0.5$	—	—	V
			$V_{CC}-1.0$	—	—	V
	TIOC3B, TIOC3D, TIOC4A to TIOC4D, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS		$V_{CC}-1.0$	—	—	V
	PE9, PE11 to PE21		$V_{CC}-2.0$	—	—	V
Output low-level voltage	All output pins	$V_{OL}$	—	—	0.4	V
			—	—	0.4	V
	SCL, SDA		—	—	0.5	V
	TIOC3B, TIOC3D, TIOC4A to TIOC4D, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS		—	—	1.4	V
	PE9, PE11 to PE21		—	—	1.5	V

Programming and erase time (total)*1:*2:*3	$\Sigma t_{PE}$	—	4.6	24
Reprogramming count	$N_{WEC}$	500*3	—	—

A. Pin States  
 Table A.1 Pin States  
 (SH7131/SH7136)

1105, 1106 Table and note amended

Type	Pin Name	Pin State					
		Reset State		Power-Down State			Oscillation Stop Det
		Power-On	Manual	Deep Software Standby*4	Software Standby*4	Sleep	
UBC	UBCTRG*4	Z	O	Z	O*1	O	O

1107 Notes:

4. SH7136 only.

Table A.2 Pin States  
 (SH7132/SH7137)

1110 Table and note amended

Type	Pin Name
UBC	UBCTRG*4

1111 Notes:

5. SH7137 only.

B. Processing of Unused Pins  
 1111

Newly added

---

E. Package Dimensions 1114 Figure replaced

Figure E.1 FP-80WV

-----  
Figure E.2 FP-100UV 1115 Figure replaced

---

function.....	406
Absolute accuracy.....	707
Absolute maximum ratings.....	1063
AC bus timing.....	1078
AC characteristics.....	1071
AC characteristics measurement conditions.....	1100
Access in view of LSI internal bus master .....	236
Access size and data alignment .....	222
Access wait control.....	226
Address error .....	83, 92, 988
Address map .....	205
Address map for each mailbox .....	729
Address map for the operating modes .....	52
Addressing modes.....	26
Arithmetic operation instructions .....	39
Asynchronous mode .....	533, 565

## B

Bit synchronous circuit.....	679
Block transfer mode.....	186
Boot mode.....	918
Branch instructions .....	43
Break comparison conditions.....	123
Break detection and processing .....	594
Break on data access cycle.....	148
Bus arbitration .....	232
Bus clock (B $\phi$ ).....	57

Changing frequency .....	
Clock (MI $\phi$ ) for the MTU2S modu.....	
Clock (MP $\phi$ ) for the MTU2 modu.....	
Clock frequency control circuit....	
Clock operating mode .....	
Clock pulse generator (CPG) .....	
Clock synchronous mode .....	
Clock synchronous serial format (I <sup>2</sup> C2).....	
Clock timing .....	
CMT interrupt sources .....	
Compare match timer (CMT) .....	
Complementary PWM mode .....	
Conflict between NMI interrupt ar.....	
DTC activation.....	
Connecting crystal resonator.....	
Continuous scan mode .....	
Control signal timing .....	
Controller area network (RCAN-E.....	
CPU.....	
Crystal oscillator .....	
$\overline{CSn}$ assert period extension .....	

## D

Data transfer controller (DTC).....	
Data transfer instructions .....	
DC characteristics .....	
Dead time compensation.....	
Deep software standby mode .....	

<b>E</b>	
Error protection .....	938
Exception handling.....	77
Exception handling state.....	47
External clock input method.....	73
External pulse width measurement.....	416
External trigger input timing .....	704

## F

Features of instructions.....	23
Flash memory .....	881
Flash memory characteristics .....	1102
Flash memory configuration.....	887
Flash memory emulation in RAM .....	940
Flow of the user break operation .....	146
Full-scale error.....	707
Function for detecting oscillator stop .....	74

## G

General illegal instructions.....	88
General registers .....	19
Global-base register (GBR) .....	20

## H

Halt mode .....	769
Hardware protection .....	937

Initiation intervals of user branch processing .....	
Input sampling and A/D conversion time .....	
Instruction formats.....	
Instruction set.....	
Interrupt controller (INTC).....	
Interrupt exception handling vector table.....	
Interrupt priority .....	
Interrupt response time .....	
Interrupt sequence.....	
Interrupts.....	
IRQ interrupts .....	

## L

List of registers .....	
Local acceptance filter mask (LAF) .....	
Location of transfer information and DTC vector table.....	
Logic operation instructions .....	

## M

Mailbox.....	
Mailbox control.....	
Mailbox structure.....	
Manual reset.....	
MCU extension mode .....	
MCU operating modes.....	

MTU2–MTU2S synchronous operation .....	410
MTU2S functions .....	488
Multi-function timer pulse unit 2 (MTU2).....	241
Multi-function timer pulse unit 2S (MTU2S) .....	487
Multiply and accumulate registers (MACH and MACL) .....	21
Multiprocessor communication function.....	584

## N

NMI interrupt.....	108
Noise filter .....	672
Nonlinearity error .....	707
Normal space interface .....	223
Normal transfer mode .....	183
Note on changing operating mode .....	56
Note on crystal resonator .....	75
Notes on board design .....	75, 709
Notes on connecting $V_{CL}$ capacitor .....	1103
Notes on noise countermeasures.....	710
Notes on register access (WDT) .....	529
Notes on slot illegal instruction exception handling.....	93

Pin states of bus related signals....
Pin states of this LSI in each processing state .....
Port output enable (POE) .....
Power-down modes.....
Power-down state.....
Power-on reset .....
Procedure register (PR).....
Product code lineup.....
Program counter (PC) .....
Program execution state .....
Programmer mode.....

## Q

Quantization error .....
--------------------------

## R

RAM .....
RCAN-ET bit rate calculation.....
RCAN-ET interrupt sources.....
RCAN-ET memory map .....
RCAN-ET reset sequence .....
Reconfiguration of Mailbox.....
Register
ABACK0.....
ADANSR_0 and ADANSR_1 .....
ADCR_0 and ADCR_1 .....
ADDR0 to ADDR15 .....
ADSR_0 and ADSR_1.....

BDRB .....	134
BETR .....	143
BRCR .....	138
BRDR .....	145
BRSR .....	144
BSCEHR .....	171, 218
CMCNT .....	715
CMCOR .....	715
CMCSR .....	713
CMNCR .....	211
CMSTR .....	713
CRA .....	166
CRB .....	167
CS0BCR and CS1BCR .....	213
CS0WCR and CS1WCR .....	216
DAR (DTC) .....	165
DPFR .....	902
DTCCR .....	169
DTCERA to DTCERE .....	168
DTCVBR .....	171
FCCS .....	894
FEBS .....	913
FECS .....	897
FKEY .....	898
FMATS .....	899
FMPAR .....	908
FMPDR .....	909
FPCS .....	897
FPEFEQ .....	904

ICMR .....	
ICR0 .....	
ICSR .....	
ICSR1 .....	
ICSR2 .....	
ICSR3 .....	
IFCR .....	
IMR .....	
IPRA, IPRD to IPRF and IPRH t .....	
IPRL .....	
IRQCR .....	
IRQSR .....	
IRR .....	
MBIMR0 .....	
MCR .....	
MRA .....	
MRB .....	
NF2CYC .....	
OCSR1 .....	
OCSR2 .....	
OSCCR .....	
PACRL1 .....	
PACRL2 .....	
PACRL3 .....	
PACRL4 .....	
PADRL .....	
PAIORL .....	
PAPRL .....	
PBCRL1 .....	



PECRH1 .....	834	SSTDR0 to SSTDR3 .....	
PECRH2 .....	834	SSTRSR .....	
PECRL1 .....	834	STBCR1 .....	
PECRL2 .....	834	STBCR2 .....	
PECRL3 .....	834	STBCR3 .....	
PECRL4 .....	834	STBCR4 .....	
PEDRH .....	871	STBCR5 .....	
PEDRL .....	871	STBCR6 .....	
PEIORH .....	833	TADCOBRA_4 .....	
PEIORL .....	833	TADCOBRB_4 .....	
PEPRH .....	874	TADCORA_4 .....	
PEPRL .....	874	TADCORB_4 .....	
PFDRL .....	878	TADCR .....	
POECR1 .....	512	TBTER .....	
POECR2 .....	514	TBTM .....	
RAMCR .....	999	TCBR .....	
RAMER .....	916	TCDR .....	
REC .....	755	TCNT .....	
RFPR0 .....	763	TCNTCMPCLR .....	
RXPR0 .....	762	TCNTS .....	
SAR (DTC) .....	165	TCR .....	
SAR (I <sup>2</sup> C2) .....	655	TCSYSTR .....	
SCBRR (SCI) .....	553	TDDR .....	
SCRDR .....	537	TDER .....	
SCRSR (SCI) .....	537	TEC .....	
SCSCR (SCI) .....	541	TGCR .....	
SCSDCR .....	552	TGR .....	
SCSMR (SCI) .....	538	TICCR .....	
SCSPTR (SCI) .....	550	TIER .....	

TSYCR .....	295
TSYR .....	304
TWCR .....	327
TXACK0 .....	761
TXCR0 .....	760
TXPR1, TXPR0 .....	758
UMSR .....	765
WTCNT .....	526
WTCSR .....	527

Register address table (in the order from lower addresses) .....	1008
Register bit list .....	1029
Register data format .....	22
Register states in each operating mode .....	1050
Repeat transfer mode .....	184
Reset state .....	47
Reset-synchronized PWM mode .....	359
RISC-type .....	23

## S

SCI interrupt sources .....	590
SCSPTR and SCI pins .....	591
Sending a break signal .....	594
Sequential break .....	149
Serial communication interface (SCI) ....	533
Shift instructions .....	42
Single chip mode .....	51
Single-cycle scan mode .....	697

Synchronous serial communication unit (SSU) .....	
System control instructions .....	

## T

Target pins and conditions for high-impedance control .....	
Test mode settings .....	
Time quanta is defined .....	
Transfer clock .....	
Transfer information read skip function .....	
Transfer information writeback skip function .....	
Trap instructions .....	

## U

User boot mode .....	
User break controller (UBC) .....	
User break interrupt .....	
User break on instruction fetch cyc .....	
User MAT .....	
User program mode .....	
Using interval timer mode .....	
Using watchdog timer mode .....	

## V

Vector numbers and vector table address offsets .....	
--	--





---

**Renesas 32-Bit RISC Microcomputer  
Hardware Manual  
SH7137 Group**

Publication Date: Rev.1.00, September 21, 2007  
Rev.3.00, January 18, 2010  
Published by: Sales Strategic Planning Div.  
Renesas Technology Corp.  
Edited by: Customer Support Department  
Global Strategic Communication Div.  
Renesas Solutions Corp.

---

© 2010. Renesas Technology Corp., All rights reserved. Printed in Japan.



**RENESAS SALES OFFICES**

<http://www.ren>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

**Renesas Technology America, Inc.**  
450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

**Renesas Technology Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

**Renesas Technology (Shanghai) Co., Ltd.**  
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120  
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898


**Renesas Technology Hong Kong Ltd.**  
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2377-3473

**Renesas Technology Taiwan Co., Ltd.**  
10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

**Renesas Technology Singapore Pte. Ltd.**  
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001

**Renesas Technology Korea Co., Ltd.**  
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea  
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

**Renesas Technology Malaysia Sdn. Bhd**  
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, M  
Tel: <603> 7955-9390, Fax: <603> 7955-9510







Renesas Electronics Corporation



## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [32-bit Microcontrollers - MCU category](#):*

*Click to view products by [Renesas manufacturer](#):*

Other Similar products are found below :

[MB91F575BHSPMC-GSE1](#) [MB91F594BSPMC-GSE1](#) [PIC32MX120F032B-50I/ML](#) [MB91F464AAPMC-GSE2](#) [MB91F577BHSPMC-GSE1](#)  
[SPC5604EEF2MLH](#) [MB91F528USCPMC-GSE2](#) [MB91F248PFV-GE1](#) [MB91F594BPMC-GSE1](#) [MB91243PFV-GS-136E1](#)  
[MB91F577BHSPMC1-GSE1](#) [PIC32MM0032GPL020-E/ML](#) [PIC32MM0032GPL020-E/SS](#) [MEC1632X-AUE](#) [PIC32MM0016GPL020-E/ML](#)  
[PIC32MM0016GPL020-E/SS](#) [PIC32MM0016GPL028-E/SS](#) [PIC32MM0016GPL028-E/SO](#) [PIC32MM0016GPL028-E/ML](#)  
[PIC32MM0032GPL028-E/SS](#) [PIC32MM0032GPL028-E/SO](#) [PIC32MM0032GPL028-E/ML](#) [PIC32MM0032GPL036-E/MV](#)  
[PIC32MM0064GPL028-E/M6](#) [PIC32MM0016GPL028-E/M6](#) [PIC32MM0032GPL028-E/M6](#) [MB91F526KSEPMC-GSE1](#)  
[PIC32MM0064GPL028-E/SP](#) [PIC32MM0032GPL036-E/M2](#) [TLE9872QTW40XUMA1](#) [FT902L-T](#) [R5F564MLCDFB#31](#)  
[R5F564MLCDFC#31](#) [R5F523E5ADFL#30](#) [R5F524TAADFF#31](#) [MCF51AC256ACPUE](#) [PIC32MM0064GPL028-I/ML](#)  
[PIC32MM0064GPL028-I/SP](#) [PIC32MM0064GPL028-I/SO](#) [PIC32MX120F032D-I/TL](#) [PIC32MX130F064D-I/ML](#) [PIC32MZ2064DAB169-](#)  
[I/HF](#) [PIC32MZ2064DAB288-I/4J](#) [ATUC256L4U-AUT](#) [R5F56318CDBG#U0](#) [PIC32MX150F128C-I/TL](#) [PIC32MX170F256B-50IML](#)  
[PIC32MX130F064C-ITL](#) [PIC32MX230F064D-IML](#) [PIC32MM0032GPL028-I/ML](#)