## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

32

# SH7137 Group

Hardware Manual

Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family

SH7131	
SH7132	
SH7136	
SH7137	

Renesas Electronics

www.renesas.com

Rev.3.00

document, please confirm the latest product information with a Renesas sales office. Also, please pay r and careful attention to additional and different information to be disclosed by Renesas such as that disc through our website. (http://www.renesas.com ) 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas

assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the inform included in this document. When using or otherwise relying on the information in this document, you should evaluate the informatio light of the total system before deciding about the applicability of such information to the intended applica-Renesas makes no representations, warranties or quaranties regarding the suitability of its products for

particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products. 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which re-

especially high quality and reliability such as safety systems, or equipment or systems for transportation traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea commur transmission. If you are considering the use of our products for such purposes, please contact a Renesa sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth abo 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed (1) artificial life support devices or systems

damages arising out of the use of Renesas products beyond such specified ranges.

document, Renesas semiconductor products, or if you have any other inquiries.

(2) surgical implantations (3) healthcare intervention (e.g., excision, administration of medication, etc.)

(4) any other purposes that pose a direct threat to human life Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Re Technology Corp., its affiliated companies and their officers, directors, and employees against any and a damages arising out of such applications.

evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final produ system manufactured by you. 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is high. You should implement safety measures so that Renesas products may not be easily detached from products. Renesas shall have no liability for damages arising out of such detachment.

Rev. 3.00 Jan. 18, 2010 Page ii of xxiv RENESAS



You should use the products described herein within the range specified by Renesas, especially with res to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunct

10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have spec characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical inju injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the

12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior writte

13. Please contact a Renesas sales office if you have any questions regarding the information contained in

approval from Renesas.

induced in the vicinity of LSI, an associated shoot-through current flows internal malfunctions may occur due to the false recognition of the pin state as an input Unused pins should be handled as described under Handling of Unused Pins in manual. 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

— The states of internal circuits in the LSI are indeterminate and the states of regions.

- settings and pins are undefined at the moment when power is supplied.
  - In a finished product where the reset signal is applied to the external reset pin, states of pins are not guaranteed from the moment when power is supplied unti-
  - reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip powe
  - reset function are not guaranteed from the moment when power is supplied unt power reaches the level at which resetting has been specified. 3. Prohibition of Access to Reserved Addresses
  - Access to reserved addresses is prohibited.
  - - The reserved addresses are provided for the possible future expansion of function not access these addresses; the correct operation of LSI is not guaranteed if the accessed. 4. Clock Signals
  - After applying a reset, only release the reset line after the operating clock signal ha become stable. When switching the clock signal during program execution, wait un target clock signal has stabilized. — When the clock signal is generated with an external resonator (or from an external resonator). oscillator) during a reset, ensure that the reset line is only released after full sta
  - of the clock signal. Moreover, when switching to a clock signal produced with a external resonator (or by an external oscillator) while program execution is in pr wait until the target clock signal is stable. Differences between Products

  - Before changing from one product to another, i.e. to one with a different type numb confirm that the change will not lead to problems.
    - RENESAS

test for each of the products.



 The characteristics of MPU/MCU in the same group but having different type nu may differ because of the differences in internal memory capacity and layout pa When changing to products of different type numbers, implement a system-eval

Rev. 3.00 Jan. 18, 2010 P.

- CPU and System-Control Modules
  - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each includes notes in relation to the descriptions given, and usage notes are given, as required final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. Appendix
- 10. Main Revisions for This Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier ver This does not include all of the revised contents. For details, see the actual locations in the manual.

11. Index

Rev. 3.00 Jan. 18, 2010 Page iv of xxiv

REJ09B0402-0300



This manual was written to explain the hardware functions and electrical Objective: characteristics of the SH7131, SH7132, SH7136, and SH7137 Group to the

users. Refer to the SH-1/SH-2/SH-DSP Software Manual for a detailed descripti instruction set.

### Notes on reading this manual:

Examples:

In order to understand the overall functions of the chip

Read the manual according to the contents. This manual can be roughly categorized on the CPU, system control functions, peripheral functions and electrical characteris

• In order to understand the details of the CPU's functions Read the SH-1/SH-2/SH-DSP Software Manual.

Register name:

- In order to understand the details of a register when its name is known Read the index that is the final part of the manual to find the page number of the enti-

register. The addresses, bits, and initial values of the registers are summarized in sec List of Registers.

XXX\_N (XXX is the register name and N is the number) Bit order: The MSB is on the left and the LSB is on the right Number notation: Binary is B'xxxx, hexadecimal is H'xxxx, decima

Signal notation: An overbar is added to a low-active signal: xxxx

REJ09

The following notation is used for cases when the similar function, e.g. serial communication interf

implemented on more than one channel:

SuperH <sup>™</sup> RISC engine C/C++ Compiler, Assembler, Optimizing Linkage Editor Compiler Package V.9.00 User's Manual	REJ10B015
SuperH <sup>™</sup> RISC engine High-performance Embedded Workshop 3 User's Manual	REJ10B0028
SuperH RISC engine High-performance Embedded Workshop 3 Tutorial	REJ10B0023

Document N

Application note:

**Document Title** 

Document Title	Document N
SuperH RISC engine C/C++ Compiler Package Application Note	REJ05B0463

RENESAS

All trademarks and registered trademarks are the property of their respective owners.

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page vi of xxiv

	2.2.4	Initial Values of Registers
2.3	Data F	ormats
	2.3.1	Register Data Format
	2.3.2	Memory Data Formats
	2.3.3	Immediate Data Formats
2.4	Feature	es of Instructions
	2.4.1	RISC Type
	2.4.2	Addressing Modes
	2.4.3	Instruction Formats
2.5	Instruc	tion Set
	2.5.1	Instruction Set by Type
	2.5.2	Data Transfer Instructions
	2.5.3	Arithmetic Operation Instructions
	2.5.4	Logic Operation Instructions
	2.5.5	Shift Instructions
	2.5.6	Branch Instructions
	2.5.7	System Control Instructions
2.6	Process	sing States
Secti	on 3	MCU Operating Modes
3.1	Selecti	on of Operating Modes
3.2	Input/C	Output Pins
3.3	Operat	ing Modes
	3.3.1	Mode 0 (MCU Extension Mode 0)
	3.3.2	Mode 2 (MCU Extension Mode 2)

2.2.1

2.2.2

2.2.3

Register Configuration.....

General Registers (Rn).....

Control Registers

System Registers



	4.4.2	Oscillation Stop Detection Control Register (OSCCR)		
4.5	Changing Frequency			
4.6	Oscillator			
	4.6.1	Connecting Crystal Resonator		
	4.6.2	External Clock Input Method		
4.7	Functi	on for Detecting Oscillator Stop		
4.8	Usage	Notes		
	4.8.1	Note on Crystal Resonator		
	4.8.2	Notes on Board Design		
Sect	ion 5	Exception Handling		
5.1		iew		
	5.1.1	Types of Exception Handling and Priority		
	5.1.2	Exception Handling Operations		
	5.1.3	Exception Handling Vector Table		
5.2	Resets			
	5.2.1	Types of Resets		
	5.2.2	Power-On Reset		
	5.2.3	Manual Reset		
5.3	Address Errors			
	5.3.1	Address Error Sources		
	5.3.2	Address Error Exception Source		
5.4	Interrupts			
	5.4.1	Interrupt Sources		
	5.4.2	Interrupt Priority		
	5.4.3	Interrupt Exception Handling		
5.5	Excep	tions Triggered by Instructions		
	5.5.1	Types of Exceptions Triggered by Instructions		
	5.5.2	Trap Instructions		

RENESAS

Rev. 3.00 Jan. 18, 2010 Page viii of xxiv

REJ09B0402-0300

6.3	Regist	ter Descriptions
	6.3.1	Interrupt Control Register 0 (ICR0)
	6.3.2	IRQ Control Register (IRQCR)
	6.3.3	IRQ Status register (IRQSR)
	6.3.4	Interrupt Priority Registers A, D to F, and H to M (IPRA, IPRD to IPRF,
		and IPRH to IPRM)
6.4	Interru	ıpt Sources
	6.4.1	External Interrupts
	6.4.2	On-Chip Peripheral Module Interrupts
	6.4.3	User Break Interrupt (SH7136 and SH7137 only)
6.5	Interru	upt Exception Handling Vector Table
6.6	Interru	upt Operation
	6.6.1	Interrupt Sequence
	6.6.2	Stack after Interrupt Exception Handling
6.7	Interru	upt Response Time
6.8	Data 7	Fransfer with Interrupt Request Signals
	6.8.1	Handling Interrupt Request Signals as Sources for DTC Activation and CPU Interrupts
	6.8.2	Handling Interrupt Request Signals as Sources for DTC Activation, but Not CPU Interrupts
	6.8.3	Handling Interrupt Request Signals as Sources for CPU Interrupts, but Not DTC Activation
6.9	Usage	Note
0.7	Osage	1100

Section 7 User Break Controller (UBC) (SH7136 and SH7137 only) .....

Features.....

Input/Output Pins.....

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 1

REJ09

Features....

Input/Output Pins .....

6.1

6.2

7.1

7.2

	7.3.12	Execution Times Break Register (BETR)
	7.3.13	Branch Source Register (BRSR)
		Branch Destination Register (BRDR)
7.4		on
	7.4.1	Flow of the User Break Operation
	7.4.2	User Break on Instruction Fetch Cycle
	7.4.3	Break on Data Access Cycle
	7.4.4	Sequential Break
	7.4.5	Value of Saved Program Counter
	7.4.6	PC Trace
	7.4.7	Usage Examples
7.5	Usage 1	Notes
Sect	ion 8	Data Transfer Controller (DTC)
Sect		
	Feature	r Descriptions
8.1	Feature	r Descriptions
8.1	Feature Registe	DTC Mode Register A (MRA)
8.1	Feature Registe 8.2.1	DTC Mode Register B (MRB)
8.1	Feature Registe 8.2.1 8.2.2	DTC Mode Register A (MRA)
8.1	Feature Registe 8.2.1 8.2.2 8.2.3	DTC Mode Register A (MRA)  DTC Mode Register B (MRB)  DTC Source Address Register (SAR).  DTC Destination Address Register (DAR).  DTC Transfer Count Register A (CRA).
8.1	Feature Registe 8.2.1 8.2.2 8.2.3 8.2.4	DTC Mode Register A (MRA)  DTC Mode Register B (MRB)  DTC Source Address Register (SAR).  DTC Destination Address Register (DAR).  DTC Transfer Count Register A (CRA).
8.1	Feature Registe 8.2.1 8.2.2 8.2.3 8.2.4 8.2.5	DTC Mode Register A (MRA)
8.1	Feature Register 8.2.1 8.2.2 8.2.3 8.2.4 8.2.5 8.2.6	DTC Mode Register A (MRA)  DTC Mode Register B (MRB)  DTC Source Address Register (SAR)  DTC Destination Address Register (DAR)  DTC Transfer Count Register A (CRA)  DTC Transfer Count Register B (CRB)  DTC Enable Registers A to E (DTCERA to DTCERE)  DTC Control Register (DTCCR)
8.1	Feature Registe 8.2.1 8.2.2 8.2.3 8.2.4 8.2.5 8.2.6 8.2.7	DTC Mode Register A (MRA)  DTC Mode Register B (MRB)  DTC Source Address Register (SAR)  DTC Destination Address Register (DAR)  DTC Transfer Count Register A (CRA)  DTC Transfer Count Register B (CRB)  DTC Enable Registers A to E (DTCERA to DTCERE)  DTC Control Register (DTCCR)
8.1	Register 8.2.1 8.2.2 8.2.3 8.2.4 8.2.5 8.2.6 8.2.7 8.2.8 8.2.9 8.2.10	DTC Mode Register A (MRA)  DTC Mode Register B (MRB)  DTC Source Address Register (SAR)  DTC Destination Address Register (DAR)  DTC Transfer Count Register A (CRA)  DTC Transfer Count Register B (CRB)  DTC Enable Registers A to E (DTCERA to DTCERE)  DTC Control Register (DTCCR)  DTC Vector Base Register (DTCVBR)  Bus Function Extending Register (BSCEHR)
8.1 8.2	Register 8.2.1 8.2.2 8.2.3 8.2.4 8.2.5 8.2.6 8.2.7 8.2.8 8.2.9 8.2.10 Activat	Data Transfer Controller (DTC)  SS.  DTC Descriptions  DTC Mode Register A (MRA)  DTC Mode Register B (MRB)  DTC Source Address Register (SAR)  DTC Destination Address Register (DAR)  DTC Transfer Count Register A (CRA)  DTC Transfer Count Register B (CRB)  DTC Enable Registers A to E (DTCERA to DTCERE)  DTC Control Register (DTCCR)  DTC Vector Base Register (DTCVBR)  Bus Function Extending Register (BSCEHR)  ion Sources
8.1	Register 8.2.1 8.2.2 8.2.3 8.2.4 8.2.5 8.2.6 8.2.7 8.2.8 8.2.9 8.2.10 Activat	DTC Mode Register A (MRA)  DTC Mode Register B (MRB)  DTC Source Address Register (SAR)  DTC Destination Address Register (DAR)  DTC Transfer Count Register A (CRA)  DTC Transfer Count Register B (CRB)  DTC Enable Registers A to E (DTCERA to DTCERE)  DTC Control Register (DTCCR)  DTC Vector Base Register (DTCVBR)  Bus Function Extending Register (BSCEHR)

Rev. 3.00 Jan. 18, 2010 Page x of xxiv

REJ09B0402-0300

7.3.11 Break Control Register (BRCR)

RENESAS

	8.7.2	Chain Transfer when Counter = 0
8.8	Interru	pt Sources
8.9	Usage	Notes
	8.9.1	Module Standby Mode Setting
	8.9.2	On-Chip RAM
	8.9.3	DTCE Bit Setting
	8.9.4	Chain Transfer
	8.9.5	Transfer Information Start Address, Source Address, and Destination
		Address
	8.9.6	Access to DTC Registers through DTC
	8.9.7	Notes on IRQ Interrupt as DTC Activation Source
	8.9.8	Notes on SCI as DTC Activation Sources
	8.9.9	Clearing Interrupt Source Flag
	8.9.10	Conflict between NMI Interrupt and DTC Activation
	8.9.11	Operation When a DTC Activation Request is Cancelled While in Progre
Secti	ion 9	Bus State Controller (BSC)
9.1	Feature	es
9.2	Input/C	Output Pins
9.3	Area O	verview
	9.3.1	Area Division

Chain Transfer when Counter = 0

DTC Activation by Interrupt.....

Examples of Use of the DTC.....

Normal Transfer Mode

Address Map.....

Common Control Register (CMNCR)

CSn Space Bus Control Register (CSnBCR) (n = 0 and 1).....

CSn Space Wait Control Register (CSnWCR) (n = 0 and 1).....

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 1

REJ09

Register Descriptions

8.6

8.7

872

9.3.2

9.4.1

9.4.2

9.4.3

9.4

Sect	ion 10	Multi-Function Timer Pulse Unit 2 (MTU2)
		S
10.2		output Pins
10.3		r Descriptions
	-	Timer Control Register (TCR)
		Timer Mode Register (TMDR)
		Timer I/O Control Register (TIOR)
		Timer Compare Match Clear Register (TCNTCMPCLR)
	10.3.5	Timer Interrupt Enable Register (TIER)
		Timer Status Register (TSR)
		Timer Buffer Operation Transfer Mode Register (TBTM)
		Timer Input Capture Control Register (TICCR)
		Timer Synchronous Clear Register (TSYCR)
		Timer A/D Converter Start Request Control Register (TADCR)

10.3.11 Timer A/D Converter Start Request Cycle Set Registers

10.3.12 Timer A/D Converter Start Request Cycle Set Buffer Registers

9.5.10 Access to External Memory by CPU .....

RENESAS

(TADCORA\_4 and TADCORB\_4).....

(TADCOBRA 4 and TADCOBRB 4) .....

	10.4.1 Basic Functions
	10.4.2 Synchronous Operation
	10.4.3 Buffer Operation
	10.4.4 Cascaded Operation
	10.4.5 PWM Modes
	10.4.6 Phase Counting Mode
	10.4.7 Reset-Synchronized PWM Mode
	10.4.8 Complementary PWM Mode
	10.4.9 A/D Converter Start Request Delaying Function
	10.4.10 MTU2–MTU2S Synchronous Operation
	10.4.11 External Pulse Width Measurement
	10.4.12 Dead Time Compensation
	10.4.13 TCNT Capture at Crest and/or Trough in Complementary PWM Operation
10.5	Interrupt Sources
	10.5.1 Interrupt Sources and Priorities
	10.5.2 DTC Activation
	10.5.3 A/D Converter Activation
10.6	Operation Timing
	10.6.1 Input/Output Timing
	10.6.2 Interrupt Signal Timing
10.7	Usage Notes
	10.7.1 Module Standby Mode Setting
	10.7.2 Input Clock Restrictions
	10.7.3 Caution on Period Setting
	10.7.4 Contention between TCNT Write and Clear Operations
	10.7.5 Contention between TCNT Write and Increment Operations
	10.7.6 Contention between TGR Write and Compare Match

10.3.33 Bus Master Interface

RENESAS

Rev. 3.00 Jan. 18, 2010 Pa

REJ09

10.4 Operation .....

	10.7.20	Output Level in Complementary PWM Mode and Reset-Synchronized
		PWM Mode
	10.7.21	Interrupts in Module Standby Mode
	10.7.22	Simultaneous Capture of TCNT_1 and TCNT_2 in Cascade Connection
	10.7.23	Notes on Output Waveform Control During Synchronous Counter
		Clearing in Complementary PWM Mode
10.8	MTU2	Output Pin Initialization
	10.8.1	Operating Modes
	10.8.2	Reset Start Operation
	10.8.3	Operation in Case of Re-Setting Due to Error During Operation, etc
	10.8.4	Overview of Initialization Procedures and Mode Transitions in Case of
		Error during Operation, etc.

Section 11 Multi-Function Timer Pulse Unit 2S (MTU2S)..... Input/Output Pins..... Register Descriptions

Section 12 Port Output Enable (POE)..... Features

Input/Output Pins.....

Register Descriptions

12.3.3 Input Level Control/Status Register 2 (ICSR2)..... 12.3.4 Output Level Control/Status Register 2 (OCSR2).....

10.7.18 Contention between TCNT Write and Overflow/Underflow..... 10.7.19 Cautions on Transition from Normal Operation or PWM Mode 1 to

Reset-Synchronized PWM Mode .....

### 12.3.1 Input Level Control/Status Register 1 (ICSR1)..... Output Level Control/Status Register 1 (OCSR1).....

12.2

12.3

12.3.5 Input Level Control/Status Register 3 (ICSR3).....

13.2	Input/C	Input/Output Pin for WDT				
13.3	Register Descriptions					
	_	Watchdog Timer Counter (WTCNT)				
		Watchdog Timer Control/Status Register (WTCSR)				
		Notes on Register Access				
13.4		on				
		Revoking Software Standbys				
		Using Watchdog Timer Mode				
		Using Interval Timer Mode				
13.5		ot Source				
		Note				
	_	WTCNT Setting Value				
		C				
Secti	ion 14	Serial Communication Interface (SCI)				
14.1		28				
14.2		Output Pins				
		r Descriptions				
1		Receive Shift Register (SCRSR)				
	1	110001.0 5111011051001 (5 611511)				

Section 13 Watchdog Timer (WDT)..... Features

14.3.2 Receive Data Register (SCRDR)..... 14.3.3 Transmit Shift Register (SCTSR)..... 14.3.4 Transmit Data Register (SCTDR)..... 14.3.5 Serial Mode Register (SCSMR)..... 14.3.6 Serial Control Register (SCSCR)..... 14.3.7 Serial Status Register (SCSSR)..... 14.3.8 Serial Port Register (SCSPTR).....

REJ09

Rev. 3.00 Jan. 18, 2010 Pa

	14.7.2	Multiple Receive Error Occurrence
	14.7.3	Break Detection and Processing
	14.7.4	Sending a Break Signal
	14.7.5	Receive Data Sampling Timing and Receive Margin (Asynchronous Mode
	14.7.6	Note on Using DTC
	14.7.7	Note on Using External Clock in Clock Synchronous Mode
	14.7.8	Module Standby Mode Setting
Sec	tion 15	Synchronous Serial Communication Unit (SSU)
15.1		28
15.2	. Input/C	Output Pins
15.3	Registe	er Descriptions
	15.3.1	SS Control Register H (SSCRH)
	15.3.2	SS Control Register L (SSCRL)
	15.3.3	SS Mode Register (SSMR)
	15.3.4	SS Enable Register (SSER)
	15.3.5	SS Status Register (SSSR)
	15.3.6	SS Control Register 2 (SSCR2)
	15.3.7	SS Transmit Data Registers 0 to 3 (SSTDR0 to SSTDR3)
	15.3.8	SS Receive Data Registers 0 to 3 (SSRDR0 to SSRDR3)
	15.3.9	SS Shift Register (SSTRSR)
15.4		ion
	15.4.1	Transfer Clock
	15.4.2	Relationship of Clock Phase, Polarity, and Data
	15.4.3	Relationship between Data Input/Output Pins and Shift Register
	15.4.4	Communication Modes and Pin Functions
		SSU Mode
	15.4.6	SCS Pin Control and Conflict Error
	15 / 7	Clock Synchronous Communication Mode

RENESAS

Rev. 3.00 Jan. 18, 2010 Page xvi of xxiv

REJ09B0402-0300

	16.3.1 I'C Bus Control Register 1 (ICCR1)
	16.3.2 I <sup>2</sup> C Bus Control Register 2 (ICCR2)
	16.3.3 I <sup>2</sup> C Bus Mode Register (ICMR)
	16.3.4 I <sup>2</sup> C Bus Interrupt Enable Register (ICIER)
	16.3.5 I <sup>2</sup> C Bus Status Register (ICSR)
	16.3.6 I <sup>2</sup> C Bus Slave Address Register (SAR)
	16.3.7 I <sup>2</sup> C Bus Transmit Data Register (ICDRT)
	16.3.8 I <sup>2</sup> C Bus Receive Data Register (ICDRR)
	16.3.9 I <sup>2</sup> C Bus Shift Register (ICDRS)
	16.3.10 NF2CYC Register (NF2CYC)
16.4	Operation
	16.4.1 I <sup>2</sup> C Bus Format
	16.4.2 Master Transmit Operation
	16.4.3 Master Receive Operation
	16.4.4 Slave Transmit Operation
	16.4.5 Slave Receive Operation
	16.4.6 Clock Synchronous Serial Format
	16.4.7 Noise Filter
	16.4.8 Example of Use
16.5	I <sup>2</sup> C2 Interrupt Sources
16.6	Operation Using the DTC
16.7	Bit Synchronous Circuit
16.8	Usage Note
	16.8.1 Module Standby Mode Setting
	16.8.2 Issuance of Stop Condition and Repeated Start Condition
	16.8.3 Issuance of a Start Condition and Stop Condition in Sequence
	16.8.4 Settings for Multi-Master Operation

16.2 Input/Output Pins.....

16.3 Register Descriptions



	17.4.1	Single-Cycle Scan Mode
		Continuous Scan Mode
	17.4.3	Input Sampling and A/D Conversion Time
	17.4.4	A/D Converter Activation by MTU2 and MTU2S
	17.4.5	External Trigger Input Timing
		Example of ADDR Auto-Clear Function
17.5		pt Sources and DTC Transfer Requests
	-	ions of A/D Conversion Accuracy
17.7		Notes
		Analog Input Voltage Range
		Relationship between AVcc, AVss and Vcc, Vss
	17.7.3	Range of AV <sub>reft</sub> and AV <sub>reft</sub> Pin Settings
		Notes on Board Design
		Notes on Noise Countermeasures
	17.7.6	Notes on Register Setting
Secti	ion 18	Compare Match Timer (CMT)
		28
18.2	Registe	er Descriptions
	18.2.1	Compare Match Timer Start Register (CMSTR)
		Compare Match Timer Control/Status Register (CMCSR)
		Compare Match Counter (CMCNT)
		Compare Match Constant Register (CMCOR)

Rev. 3.00 Jan. 18, 2010 Page xviii of xxiv

REJ09B0402-0300

17.3.4 A/D Analog Input Channel Select Registers\_0 and \_1

17.4

(ADANSR\_0 and ADANSR\_1).....

Operation .....

Operation .....

RENESAS

Section 19		Controller Area Network (RCAN-ET)		
19.1 Summ		ıry		
		Overview		
	19.1.2	Scope		
		Audience		
		References		
		Features		
19.2		cture		
19.3		mming Model – Overview		
	-	Memory Map		
		Mailbox Structure		
		RCAN-ET Control Registers		
		RCAN-ET Mailbox Registers		
19.4		ation Note		

19.5

19.8

18.5.5 Compare Match between CMCNT and CMCOR .....

19.4.1 Test Mode Settings ..... 19.4.2 Configuration of RCAN-ET ..... 19.4.3 Message Transmission Sequence..... 19.4.4 Message Receive Sequence ...... 19.4.5 Reconfiguration of Mailbox.....

Interrupt Sources..... 19.6 DTC Interface 19.7 CAN Bus Interface..... Usage Notes.....

19.8.1 Module Stop Mode ..... 19.8.2 Reset ..... 19.8.3 CAN Sleep Mode.....

Rev. 3.00 Jan. 18, 2010 Pa

	PECRH1, PECRH2)
20.10	IRQOUT Function Control Register (IFCR)
	Notes
C	
on 21	I/O Ports
Port A.	
21.1.1	Register Descriptions
21.1.2	Port A Data Register L (PADRL)
21.1.3	Port A Port Register L (PAPRL)
Port B.	
21.2.1	Register Descriptions
21.2.2	Port B Data Register L (PBDRL)
21.2.3	Port B Port Register L (PBPRL)
Port D	(SH7132/SH7137 Only)
	Register Descriptions
21.3.2	Port D Data Register L (PDDRL)
21.3.3	Port D Port Register L (PDPRL)
Port E.	
21.4.1	Register Descriptions
21.4.2	Port E Data Registers H and L (PEDRH and PEDRL)
21.4.3	Port E Port Registers H and L (PEPRH and PEPRL)
Port F.	
21.5.1	Register Descriptions
21.5.2	Port F Data Register L (PFDRL)
on 22	Flash Memory
	S
	On 21 Port A. 21.1.1 21.1.2 21.1.3 Port B. 21.2.1 21.2.2 21.2.3 Port D 21.3.1 21.3.2 21.3.3 Port E. 21.4.1 21.4.2 21.4.3 Port F. 21.5.1 21.5.2 On 22

REJ09B0402-0300

20.1.7 Port E I/O Registers L, H (PEIORL, PEIORH).....

RENESAS

22.5	.5 On-Board Programming Mode		
	22.5.1	Boot Mode	
	22.5.2	User Program Mode	
	22.5.3	User Boot Mode	
22.6	Protect	ion	
	22.6.1	Hardware Protection	
	22.6.2	Software Protection	
	22.6.3	Error Protection.	
22.7	Flash N	Memory Emulation in RAM	
22.8	Usage 1	Notes	
	22.8.1	Switching between User MAT and User Boot MAT	
	22.8.2	Interrupts during Programming/Erasing	
	22.8.3	Other Notes	
22.9	Supple	mentary Information	
	22.9.1	Specifications of the Standard Serial Communications Interface	
		in Boot Mode	
		Areas for Storage of the Procedural Program and Data for Programming.	
22.10	Prograi	mmer Mode	
Secti	on 23	RAM	
23.1	Usage 1	Notes	
	_	Module Standby Mode Setting	
		Address Error	
		Initial Values in RAM	
Secti	on 24	Power-Down Modes	

24.1 Features

RENESAS

Rev. 3.00 Jan. 18, 2010 Pa

REJ09

	24.4.1 Transition to Sleep Mode
	24.4.2 Canceling Sleep Mode
24.5	
	24.5.1 Transition to Software Standby Mode
	24.5.2 Canceling Software Standby Mode
24.6	Deep Software Standby Mode (SH7136 and SH7137 only)
	24.6.1 Transition to Deep Software Standby Mode
	24.6.2 Canceling Deep Software Standby Mode
24.7	Module Standby Mode
	24.7.1 Transition to Module Standby Mode
	24.7.2 Canceling Module Standby Function
24.8	Usage Note
	24.8.1 Current Consumption while Waiting for Oscillation to be Stabilized
	24.8.2 Executing the SLEEP Instruction
Sect	ion 25 List of Registers
25.1	Register Address Table (In the Order of Addresses)
25.2	Register Bit List
25.3	Register States in Each Operating Mode
Sect	ion 26 Electrical Characteristics
26.1	Absolute Maximum Ratings
26.2	DC Characteristics
26.3	AC Characteristics
	26.3.1 Clock Timing
	26.3.2 Control Signal Timing
	26.3.3 AC Bus Timing
	26.3.4 Multi Function Timer Pulse Unit 2 (MTU2) Timing
	26.3.5 Multi Function Timer Pulse Unit 2S (MTU2S) Timing

RENESAS

Rev. 3.00 Jan. 18, 2010 Page xxii of xxiv

REJ09B0402-0300

26.6	Usage Note
	26.6.1 Notes on Connecting V <sub>CL</sub> Capacitor
App	endix
A.	Pin States
B.	Processing of Unused Pins
C.	Pin States of Bus Related Signals
D.	Product Code Lineup
E.	Package Dimensions

Index

26.5 Flash Memory Characteristics .....

Rev. 3.00 Jan. 18, 2010 Page xxiv of xxiv

REJ09B0402-0300



possible to assemble low-cost, high-performance, and high-functioning systems, even for applications that were previously impossible with microcomputers, such as real-time cowhich demands high speeds.

In addition, this LSI includes on-chip peripheral functions necessary for system configurable such as large-capacity ROM and RAM, a data transfer controller (DTC), timers, a serial communication interface (SCI), a synchronous serial communication unit (SSU), an A/I converter, an interrupt controller (INTC), I/O ports, I<sup>2</sup>C bus interface 2 (I<sup>2</sup>C2), and controller (RCAN-ET).

This LSI also provides an external memory access support function to enable direct convarious memory devices or peripheral LSIs (available only with the SH7132 and SH713

These on-chip functions significantly reduce costs of designing and manufacturing appl systems.

The version of on-chip ROM is F-ZTAT<sup>TM</sup> (Flexible Zero Turn Around Time)\* that inc memory. The flash memory can be programmed with a programmer that supports program this LSI, and can also be programmed and erased by software. This enables LSI chip to programmed at a user-site while mounted on a board.

The features of this LSI are listed in table 1.1.

Note: \* F-ZTAT is a trademark of Renesas Technology Corp.



- On-chip multiplier: Multiplication operations (32 bits × 32 bits executed in two to five cycles C language-oriented 62 basic instructions Some specifications on slot illegal instruction exception in this LSI differ from those of the conventional SH-2. For see section 5.8.4, Notes on Slot Illegal Instruction Exception Handling.
- Operating modes Operating modes Single chip mode
  - - Extended ROM enabled mode (Only in SH7132/SH7137)
      - Extended ROM disabled mode (Only in SH7132/SH7137)
    - Operating states
    - Program execution state Exception handling state
    - Bus release state (Only in SH7132/SH7137)
    - Power-down modes

break conditions

Two break channels

- Sleep mode

Module standby mode

- Software standby mode (Only in SH7136/SH7137)

Addresses, data values, type of access, and data size can all

- Deep software standby mode (Only in SH7136/SH7137)
- Supports a sequential break function

User break controller

(SH7132 and SH7137 •

(UBC)

only)

Data transfer controller (DTC)	<ul> <li>Data transfer activated by an on-chip peripheral module inter be done independently of the CPU transfer.</li> </ul>
	<ul> <li>Transfer mode selectable for each interrupt source (transfer specified in memory)</li> </ul>
	Multiple data transfer enabled for one activation source
	Various transfer modes

Normal mode, repeat mode, or block transfer mode can be s

Data transfer size can be specified as byte, word, or longwor The interrupt that activated the DTC can be issued to the CP

 A CPU interrupt can be requested after one data transfer completion.

 A CPU interrupt can be requested after all specified data completion.

Five external interrupt pins (NMI and IRQ3 to IRQ0) On-chip peripheral interrupts: Priority level set for each modu

Vector addresses: A vector address for each interrupt source

Outputs a chip select signal according to the target area

Interrupt controller

(INTC)

	<ul> <li>MTU2S clock: Maximum 80 MHz</li> </ul>
Watchdog timer (WDT)	On-chip one-channel watchdog timer
	Interrupt generation is supported
Multi-function timer pulse unit 2 (MTU2)	<ul> <li>Maximum 16 lines of pulse input/output and 3 lines of pulse in based on six channels of 16-bit timers</li> </ul>
	21 output compare and input capture registers
	<ul> <li>A total of 21 independent comparators</li> </ul>
	Selection of eight counter input clocks
	Input capture function
	Pulse output modes
	Toggle, PWM, complementary PWM, and reset-synchronized modes
	Synchronization of multiple counters
	Complementary PWM output mode
	<ul> <li>Non-overlapping waveforms output for 6-phase inverter co</li> </ul>
	<ul> <li>Automatic dead time setting</li> </ul>
	<ul> <li>— 0% to 100% PWM duty cycle specifiable</li> </ul>
	<ul> <li>Output suppression</li> </ul>
	<ul> <li>A/D conversion delaying function</li> </ul>
	<ul> <li>Dead time compensation function</li> </ul>

Peripneral clock: Maximum 40 MHz
 MTU2 clock: Maximum 40 MHz

Interrupt skipping at crest or trough

Rev. 3.00 Jan. 18, 2010 Page 4 of 1154

	•	Two channels
Serial communication	•	Clock synchronous or asynchronous mode
interface (SCI)	•	Three channels
Synchronous serial	•	Master mode or slave mode selectable
communication unit (SSU)	•	Standard mode or bidirectional mode selectable
(000)	•	Transmit/receive data length can be selected from 8, 16, and
	•	Full-duplex communication (transmission and reception execusimultaneously)
	•	Consecutive serial communication
	•	One channel
I <sup>2</sup> C bus interface (IIC2)	•	Conforming to Philips I <sup>2</sup> C bus interface specifications

One channel

reception only
One channel

Master mode and slave mode supportedContinuous transmission/reception

• CAN version: Bosch 2.0B active is supported

I<sup>2</sup>C bus format or clock synchronous serial format selectable

Buffer size: 15 buffers for transmission/reception and one bu

Compare match interrupts can be generated

16-bit counters

Compare match timer •

(CMT)

Controller area

network (RCAN-ET)

RENESAS

Rev. 3.00 Jan. 18, 2010 Pa

		(SH7131/SH7136)
	•	Input or output can be selected for each bit
Package	•	LQFP1414-100 (0.5 pitch) (SH7132/SH7137)
	•	LQFP1414-80 (0.65 pitch) (SH7131/SH7136)
Power supply voltage	•	Vcc: 3.0 to 3.6 V or 4.0 to 5.5 V
	•	AVcc: 4.5 to 5.5 V

Rev. 3.00 Jan. 18, 2010 Page 6 of 1154

REJ09B0402-0300






Figure 1.1 Block Diagram



Rev. 3.00 Jan. 18, 2010 Pa




Figure 1.2 SH7131 and SH7136 Pin Assignments

Rev. 3.00 Jan. 18, 2010 Page 8 of 1154

REJ09B0402-0300

RENESAS




Figure 1.3 SH7132 and SH7137 Pin Assignments

2. Pin function enabled on the SH7137 only.



Rev. 3.00 Jan. 18, 2010 Pa



			down power supply
Clock	PLLVss	I	PLL ground
	EXTAL	I	External clock
	XTAL	0	Crystal
	СК	0	System clock

0

Internal step-

VCL

RENESAS

Connect all Vss pins to the power supply (0V). The LSI operate if any pins are oper

External capacitance pins for step-down power supply Connect these pins to Vss v μF capacitor (should be pla-

Ground pin for the on-chip I

Connected to a crystal reso An external clock signal ma input to the EXTAL pin. Connected to a crystal reso Supplies the system clock to devices. The SH7131/SH71

to the pins).

oscillator

not have this pin.

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 10 of 1154

	J	overflow	overflow Use a resistor of 1 M $\Omega$ or r this pin needs to be pulled
BREQ	I	Bus-mastership request	Low when an external dev requests the release of the mastership. This pin is ava on the SH7132/SH7137.
BACK	0	Bus-mastership request acknowledge	Indicates that the bus mas has been released to an exdevice. Reception of the B signal informs the device voutput the BREQ signal the acquired the bus. This pin available only on the

I

Manual reset

Watchdog timer

When low, this LSI enters manual reset state.

Output signal for the watch

SH7132/SH7137.

MRES

WDTOVF

Data bus	D7 to D0	I/O	Data bus	8-bit bidirectional bus. This available only on the SH7132/SH7137.
Bus control	CS1, CS0	0	Chip select 1 and 0	Chip-select signal for extern memory or devices. This pin available only on the SH7132/SH7137.
	RD	0	Read	Indicates reading of data from external devices. This pin is available only on the SH7132/SH7137.
	WRL	0	Write	Indicates a write access to I of the external data. This pi available only on the SH7132/SH7137.
	WAIT	I	Wait	Input signal for inserting a vinto the bus cycles during a the external space. This pin available only on the SH7132/SH7137.
-		•		

A19 to A0

0

Address bus

recognized even in the bus

Outputs addresses. This pir

available only on the SH7132/SH7137.

state.

REJ09B0402-0300

Address bus

Rev. 3.00 Jan. 18, 2010 Page 12 of 1154

	TIC5U, TIC5V, TIC5W	I	MTU2 input capture (channel 5)
Multi function timer- pulse unit 2S (MTU2S)	TIOC3BS, TIOC3DS	I/O	MTU2S input capture/output compare (channel 3)
	TIOC4AS, TIOC4BS, TIOC4CS, TIOC4DS	I/O	MTU2S input capture/output compare (channel 4)
	TIC5US, TIC5VS, TIC5WS	I	MTU2S input capture (channel 5)

TIOC2A,

TIOC2B

TIOC3A,

TIOC3B,

TIOC3C.

TIOC3D TIOC4A,

TIOC4B,

TIOC4C,

TIOC4D



RENESAS

(channel 1)

MTU2 input

MTU2 input

MTU2 input

(channel 4)

compare

capture/output

capture/output

compare (channel 2)

compare (channel 3)

capture/output

I/O

I/O

I/O

REJ09

The TGRA 2 to TGRB 2 i

capture input/output comp

The TGRA 3 to TGRD 3

capture input/output comp output/PWM output pins

The TGRA\_4 to TGRD\_4

capture input/output comp

The TGRU\_5, TGRV\_5, a TGRW\_5 input capture input (The TIC5W pin is available the SH7132/SH7137)

The TGRB\_3S and TGRD capture input/output comp

output/PWM output pins

The TGRA\_4S to TGRD\_4

The TGRU\_5S, TGRV\_5S TGRW\_5S input capture in (The TIC5WS pin is availa

Rev. 3.00 Jan. 18, 2010 Pag

output/PWM output pins

output/PWM output pins

	CCCIT	., •	Olook	Olook ilipat/output pili
	SCS	I/O	Chip select	Chip select input/output pin
Controller area	CTx0	0	Transmit data	Transmit data pin for CAN b
network (RCAN-ET)	CRx0	1	Receive data	Receive data pin for CAN b
l <sup>2</sup> C bus interface 2 (l <sup>2</sup> C2)	SCL	I/O	I <sup>2</sup> C clock input/output	I <sup>2</sup> C bus clock input/output pi
	SDA	I/O	I <sup>2</sup> C data input/output	I <sup>2</sup> C bus data input/output pir
A/D converter (ADC)	AN15 to AN0	I	Analog input pins	Analog input pins (AN15 to AN3 to AN0 for the SH7131/SH7136)
	ADTRG	I	A/D conversion trigger input	External trigger input pin for A/D conversion
	AVcc	I	Analog power supply	Power supply pin for the A/I converter
				Connect it to the system por supply (Vcc) when the A/D or is not used.
				Connect all AVcc pins to the power supply (Vcc) The A/E converter does not work if a open.

I/O

I/O

I/O

Data

Data

Clock

Data input/output pin

Data input/output pin

Clock input/output pin

SCK0

SSO

SSI

SSCK

Synchronous serial

communication unit

(SSU)



REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 14 of 1154

				I -
	PB7 to PB0	I/O	General port	8 bits of general input/outp pins (PB7 to PB2 in the SH7131/SH7136)
	PD10 to PD0	I/O	General port	11 bits of general input/our pins (The SH7131/SH7136 have this pin)
	PE21 to PE0	I/O	General port	22 bits of general input/out pins
	PF15 to PF0	I	General port	16 bits of general input por (PF15 to PF8, PF3 to PF0 SH7131/SH7136)
User break controller (UBC)	UBCTRG	0	User break trigger output	Trigger output pin for UBC match
				Available only in the SH71 SH7137.
User debugging interface (H-UDI) (SH7136 and SH7137 only)	TCK	I	Test clock	Test-clock input pin.
	TMS	I	Test mode select	Inputs the test-mode selec
	TDI	I	Test data input	Serial input pin for instruct data.
	TDO	0	Test data output	Serial output pin for instruction data.
	TRST	I	Test reset	Initialization-signal input pi

AVrefl

PA15 to PA0 I/O

I/O ports

ı

power supply (low)

General port

Analog reference Analog reference power su

pins

16 bits of general input/out

Rev. 3.00 Jan. 18, 2010 Pag



#### ASEBRKAK O Break mode indicates the ETUA emulato acknowledge entered the break mode.

Note: The WDTOVF pin should not be pulled down. If it must be pulled down, use a resistance of the work of the wor  $M\Omega$  or more.

Rev. 3.00 Jan. 18, 2010 Page 16 of 1154 REJ09B0402-0300

RENESAS

Pre-decrement register indirect (@-Rn)

Register indirect with displacement (@disp:4, Rn)

Index register indirect (@R0, Rn)

GBR indirect with displacement (@disp:8, GBR)

Index GBR indirect (@R0, GBR)

PC relative with displacement (@disp:8, PC)

PC relative (disp:8/disp:12/Rn)

Immediate (#imm:8)



Rev. 3.00 Jan. 18, 2010 Pag




Figure 2.1 CPU Internal Register Configuration

Rev. 3.00 Jan. 18, 2010 Page 18 of 1154

REJ09B0402-0300



address in GBR indirect addressing mode for data transfer of on-chip peripheral module VBR is used as a base address of the exception handling (including interrupts) vector tall

# • Status register (SR)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
[	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
[	-	-	-	-	-	-	М	Q		1[3	:0]		-	-
Initial value:	0	0	0	0	0	0	-	-	1	1	1	1	0	0
R/W·	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R

Bit	Bit name	Default	Read/ Write	Description
31 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write should always be 0.
9	М	Undefined	R/W	Used by the DIV0U, DIV0S, and DIV1 instr
8	Q	Undefined	R/W	Used by the DIV0U, DIV0S, and DIV1 instr
7 to 4	I[3:0]	1111	R/W	Interrupt Mask
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write should always be 0.

Rev. 3.00 Jan. 18, 2010 Pag

• Global-base register (GBR)

This register indicates a base address in GBR indirect addressing mode. The GBR indiaddressing mode is used for data transfer of the on-chip peripheral module registers a operations.

• Vector-base register (VBR)

This register indicates the base address of the exception handling vector table.

Rev. 3.00 Jan. 18, 2010 Page 20 of 1154

RENESAS

The PC indicates the point which is four bytes (two instructions) after the current ex instruction.

## 2.2.4 Initial Values of Registers

Table 2.1 lists the initial values of registers after a reset.

**Table 2.1** Initial Values of Registers

Type of register	Register	Default
General register	R0 to R14	Undefined
	R15 (SP)	SP value set in the exception handling vector
Control register	SR	l3 to l0: 1111 (H'F)
		Reserved bits: 0
		Other bits: Undefined
	GBR	Undefined
	VBR	H'00000000
System register	MACH, MACL, PR	Undefined
	PC	PC value set in the exception handling vect

## Figure 2.2 Register Data Format

## 2.3.2 Memory Data Formats

Memory data formats are classified into bytes, words, and longwords. Byte data can be as from any address. Locate, however, word data at an address 2n, longword data at 4n. Oth an address error will occur if an attempt is made to access word data starting from an add than 2n or longword data starting from an address other than 4n. In such cases, the data a cannot be guaranteed. The hardware stack area, pointed by the hardware stack pointer (Sluses only longword data starting from address 4n because this area holds the program constatus register.




Figure 2.3 Memory Data Format

REJ09B0402-0300

RENESAS

relative addressing mode with displacement.

#### **Features of Instructions** 2.4

#### 2.4.1 **RISC Type**

The instructions are RISC-type instructions with the following features:

Fixed 16-Bit Length: All instructions have a fixed length of 16 bits. This improves pro efficiency.

One Instruction per Cycle: Since pipelining is used, basic instructions can be executed cycle.

**Data Size:** The basic data size for operations is longword. Byte, word, or longword can selected as the memory access size. Byte or word data in memory is sign-extended to lo and then calculated. Immediate data is sign-extended to longword for arithmetic operation zero-extended to longword size for logical operations.

**Word Data Sign Extension Table 2.2** 

CPU in th	is LSI	Description	Example of Other C		
MOV.W ADD	@ (disp,PC),R1 R1,R0	Sign-extended to 32 bits, R1 becomes H'00001234, and is then operated on by the ADD	ADD.W #H'1234,R0		
.DATA.W		instruction.			
Note: Imr	mediate data is acces	ssed by @(disp.PC).			



	BRA	TRGET	ADD is executed before branch to TRGET.	ADD.W	R1,R					
	ADD	R1,R0		BRA	TRG					
	<b>Multiply/Multiply-and-Accumulate Operations:</b> A $16 \times 16 \rightarrow 32$ multiply operation									
executed in one to two cycles, and a $16 \times 16 + 64 \rightarrow 64$ multiply-and-accumulate or										

**Example of Oth** 

Description

executed in one to two cycles, and a  $16 \times 16 + 64 \rightarrow 64$  multiply-and-accumulate operation to three cycles. A  $32 \times 32 \rightarrow 64$  multiply operation and a  $32 \times 32 + 64 \rightarrow 64$  multiply-an accumulate operation are each executed in two to four cycles.

The result of a comparison is indicated by the Thit in SR, and a conditional brane.

**T Bit:** The result of a comparison is indicated by the T bit in SR, and a conditional branc performed according to whether the result is True or False. Processing speed has been im by keeping the number of instructions that modify the T bit to a minimum.

Table 2.4 T Bit

**CPU in this LSI** 

CPU in this LSI		is LSI	Description	Example of Ot		
	CMP/GE	R1,R0	When $R0 \ge R1$ , the T bit is set.	CMP.W	R1,R0	
	BT	TRGET0	When R0 $\geq$ R1, a branch is made to TRGET0.	BGE	TRGE	
	BF	TRGET1	When $R0 < R1$ , a branch is made to TRGET1.	BLT	TRGE	
	ADD	#-1,R0	The T bit is not changed by ADD.	SUB.W	#1,R0	
	CMP/EQ	#0,R0	When $R0 = 0$ , the T bit is set.	BEQ	TRGE	
	BT	TRGET	A branch is made when $R0 = 0$ .			

**Immediate Data:** 8-bit immediate data is placed in the instruction code. Word and long vimmediate data is not placed in the instruction code. It is placed in a table in memory. The memory is accessed with the MOV immediate data instruction using PC relative addressing with displacement.

Note: Immediate data is accessed by @(disp,PC).

**Absolute Addresses:** When data is accessed by absolute address, place the absolute address in a table in memory beforehand. The absolute address value is transferred to a register method whereby immediate data is loaded when an instruction is executed, and the data accessed using the register indirect addressing mode.

Table 2.6 Access to Absolute Address

Туре	CPU in t	Example of Oth		
Absolute address	MOV.L	@(disp,PC),R1	MOV.B	@H'12
	MOV.B	@R1,R0		
	.DATA.L	H'12345678		
Note: Immediate data i	e referenc	ad by @(dien PC)		

Note: Immediate data is referenced by @(disp,PC).

**16-Bit/32-Bit Displacement:** When data is accessed using the 16- or 32-bit displacement addressing mode, the displacement value is placed in a table in memory beforehand. Us method whereby immediate data is loaded when an instruction is executed, this value is transferred to a register and the data is accessed using index register indirect addressing

Table 2.8 lists addressing modes and effective address calculation methods.

**Table 2.8** Addressing Modes and Effective Addresses


Addressing Mode	Instruction Format	Effective Address Calculation Method	Calculat Formula
Register direct	Rn	Effective address is register Rn. (Operand is register Rn contents.)	_
Register indirect	@Rn	Effective address is register Rn contents.	Rn
Register indirect with post-increment	@Rn+	Effective address is register Rn contents. A constant is added to Rn after instruction execution: 1 for a byte operand, 2 for a word operand, 4 for a longword operand.  Rn Rn Rn Rn Rn Rn Rn	Rn After inst execution Byte: Rn Word: Rr Longword → Rn
Register indirect with pre-decrement	@-Rn	Effective address is register Rn contents, decremented by a constant beforehand: 1 for a byte operand, 2 for a word operand, 4 for a longword operand.  Rn  Rn  Rn  Rn-1/2/4	Byte: Rn Word: Rr Longword → Rn (Instruction executed after calco

Rev. 3.00 Jan. 18, 2010 Page 26 of 1154

REJ09B0402-0300



Index register indirect	@(R0, Rn)	Effective address is sum of register Rn and R0 contents.  Rn Rn + R0	Rn + R0
GBR indirect with displacement	@(disp:8, GBR)	8-bit displacement disp added. After disp is zero-extended, it is multiplied by 1 (byte), 2 (word), or 4 (longword), according to the operand size.  GBR  disp (zero-extended)  1/2/4	Byte: Gi Word: G × 2 Longwo disp × 4
Index GBR indirect	@(R0, GBR)	Effective address is sum of register GBR and R0 contents.  GBR  GBR + R0	GBR + I





#imm:8 8-bit immediate data imm of TRAPA instruction — is zero-extended and multiplied by 4.

## 2.4.3 Instruction Formats

This section describes the instruction formats, and the meaning of the source and destinate operands. The meaning of the operands depends on the instruction code. The following are used in the table.

xxxx: Instruction code

mmmm: Source register

nnnn: Destination register

iiii: Immediate data

dddd: Displacement

	system register or	nnnn: pre- decrement register indirect	STC.L SH,@-H
m type	mmmm: register direct	Control register or system register	LDC Rm,SR
XXXXX   mmmm   XXXXX XXXXX	mmmm: post- increment register indirect	Control register or system register	LDC.L @Rm+,
	mmmm: register indirect	_	JMP @Rm
	PC relative using Rm	_	BRAF Rm
<u></u>			

	increment register indirect (multiply- and-accumulate operation)	
	mmmm: post- increment register indirect	nnnn: regist direct
	mmmm: register direct	nnnn: pre- decrement re indirect
	mmmm: register direct	nnnn: index register indir
md type  15 0  xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	mmmmdddd: register indirect with displacement	R0 (register
nd4 type  15 0  xxxx xxxx nnnn dddd	R0 (register direct)	nnnndddd: register indir with displace

nmd type

xxxx nnnn mmmm dddd

nnnn: \* post-

mmmm: register

mmmmdddd:

register indirect with displacement

direct

# RENESAS

nnnn: register

nnnn: predecrement register

register indirect

register indirect with displacement

register indirect

with displacement nnnn: register

nnnndddd:

direct

R0 (register direct) MOV.B @(dis

MOV.L @Rm-


MOV.L Rm,@

MOV.L Rm,@

MOV.B R0,@

MOV.L Rm,@

MOV.L @(dis



	_	dddddddd: PC relative	BF label
d12 type	_	ddddddddddd:	BRA label
15 0 xxxx dddd dddd dddd		PC relative	(label=disp+PC)
nd8 type	ddddddd: PC	nnnn: register	MOV.L @(disp
15 0 xxxx nnnn dddd dddd	relative with displacement	direct	
i type	iiiiiiii:	Index GBR indirect	AND.B #imm,@
15 0	immediate		
xxxx xxxx iiii iiii	iiiiiiii:	R0 (register direct)	AND #imm,R0
	immediate		
	iiiiiiii:	_	TRAPA #imm
	immediate		
ni type	iiiiiiii:	nnnn: register	ADD #imm,Rn
15 0 xxxx nnnn iiii iiii	immediate	direct	
NI I as I III I			

Note: \* In multiply and accumulate instructions, nnnn is the source register.

Rev. 3.00 Jan. 18, 2010 Page 32 of 1154

111011100110110			immediate data transfer	
			Peripheral module data transfer	
			Structure data transfer	
		MOVA	Effective address transfer	
		MOVT	T bit transfer	
		SWAP	Upper/lower swap	
		XTRCT	Extraction of middle of linked registers	
Arithmetic	21	ADD	Binary addition	33
operation instructions		ADDC	Binary addition with carry	
		ADDV	Binary addition with overflow	
		CMP/cond	Comparison	
		DIV1	Division	
		DIV0S	Signed division initialization	
		DIV0U	Unsigned division initialization	
		DMULS	Signed double-precision multiplication	
		DMULU	Unsigned double-precision multiplication	
		DT	Decrement and test	
		EXTS	Sign extension	
		EXTU	Zero extension	
		MAC	Multiply-and-accumulate, double- precision multiply-and-accumulate	

MUL



Double-precision multiplication

•			•	
operation instructions		NOT	Bit inversion	
	OHS	OR	Logical OR	
		TAS	Memory test and bit setting	
		TST	T bit setting for logical AND	
		XOR	Exclusive logical OR	
Shift instructions	F F	ROTL	1-bit left shift	14
		ROTR	1-bit right shift	
		ROTCL	1-bit left shift with T bit	
		ROTCR	1-bit right shift with T bit	
		SHAL	Arithmetic 1-bit left shift	
		SHAR	Arithmetic 1-bit right shift	
		SHLL	Logical 1-bit left shift	
		SHLLn	Logical n-bit left shift	
		SHLR	Logical 1-bit right shift	

Logical n-bit right shift

Rev. 3.00 Jan. 18, 2010 Page 34 of 1154

SHLRn

		JSR	Branch to subroutine procedure	
		RTS	Return from subroutine procedure	
System	11	CLRT	T bit clear	3
control instructions		CLRMAC	MAC register clear	
		LDC	Load into control register	
		LDS	Load into system register	
		NOP	No operation	
		RTE	Return from exception handling	
		SETT	T bit setting	
		SLEEP	Transition to power-down mode	
		STC	Store from control register	
		STS	Store from system register	
		TRAPA	Trap exception handling	
Total:	62			14

Unconditional branch

JMP

REJ09

Rev. 3.00 Jan. 18, 2010 Pag

о орс	nation oodo	nnnn:	Destination	(XX):	Memory operand
Sz: Size SRC: Sou			register	M/Q	/T: Flag bits in SR
DEST: Des			0000: R0 0001: R1	<b>&amp;</b> :	Logical AND of each bit
Rm: Source	register			:	Logical OR of each bit
Rn: Destina	ation		1111: R15	۸:	Exclusive logical OR of
registe	r	iiii:	Immediate data		each bit
imm: Immed	iate data	dddd:	Displacement	-:	Logical NOT of each bit
disp: Displac	cement*2			< <n:< td=""><td>n-bit left shift</td></n:<>	n-bit left shift
				>>n:	n-bit right shift

Notes: 1. The table shows the minimum number of execution states. In practice, the num instruction execution states will be increased in cases such as the following:

- When there is contention between an instruction fetch and a data access
  - When the destination register of a load instruction (memory  $\rightarrow$  register) is used by the following instruction
  - 2. Scaled (×1, ×2, or ×4) according to the instruction operand size, etc.

For details, see SH-1/SH-2/SH-DSP Software Manual.

RENESAS

MOV.W	Rm,@Rn	$Rm \rightarrow (Rn)$	0010nnnnmmmm0001
MOV.L	Rm,@Rn	$Rm \rightarrow (Rn)$	0010nnnnmmmm0010
MOV.B	@Rm,Rn	$(Rm) \rightarrow Sign extension$ $\rightarrow Rn$	0110nnnnmmmm0000
MOV.W	@Rm,Rn	$(Rm) \rightarrow Sign extension$ $\rightarrow Rn$	0110nnnnmmmm0001
MOV.L	@Rm,Rn	$(Rm) \to Rn$	0110nnnnmmmm0010
MOV.B	Rm,@-Rn	$Rn-1 \to Rn,Rm \to (Rn)$	0010nnnnmmmm0100
MOV.W	Rm,@—Rn	$Rn-2 \to Rn,Rm \to (Rn)$	0010nnnnmmmm0101
MOV.L	Rm,@-Rn	$Rn-4 \rightarrow Rn, Rm \rightarrow (Rn)$	0010nnnnmmmm0110
MOV.B	@Rm+,Rn	$(Rm) \rightarrow Sign extension$ $\rightarrow Rn, Rm + 1 \rightarrow Rm$	0110nnnnmmmm0100
MOV.W	@Rm+,Rn	$(Rm) \rightarrow Sign extension$ $\rightarrow Rn, Rm + 2 \rightarrow Rm$	0110nnnnmmmm0101
MOV.L	@Rm+,Rn	$(Rm) \rightarrow Rn, Rm + 4 \rightarrow Rm$	0110nnnnmmmm0110
MOV.B	R0,@(disp,Rn)	$R0 \rightarrow (disp + Rn)$	10000000nnnndddd
MOV.W	R0,@(disp,Rn)	$R0 \rightarrow (disp \times 2 + Rn)$	10000001nnnndddd
MOV.L	Rm,@(disp,Rn)	$Rm \to (disp \times 4 + Rn)$	0001nnnnmmmmdddd
MOV.B	@(disp,Rm),R0		10000100mmmmdddd
MOV.W	@(disp,Rm),R0	$ (\text{disp} \times 2 + \text{Rm}) \rightarrow \text{Sign} \\ \text{extension} \rightarrow \text{R0} $	10000101mmmmdddd
MOV.L	@(disp,Rm),Rn	$(disp \times 4 + Rm) \to Rn$	0101nnnnmmmmdddd

 $\mathsf{Rm} \to \mathsf{Rn}$ 

 $Rm \rightarrow (Rn)$ 

MOV

MOV.B

Rm,Rn

Rm,@Rn



0110nnnnmmmm0011

0010nnnnmmmm0000

MOV.W	@(disp,GBR),R0		11000101dddddddd
MOV.L	@(disp,GBR),R0	$(disp \times 4 + GBR) \to R0$	11000110dddddddd
MOVA	@(disp,PC),R0	$disp \times 4 + PC \to R0$	11000111dddddddd
MOVT	Rn	$T \to Rn$	0000nnnn00101001
SWAP.B	Rm, Rn	$Rm \rightarrow Swap$ lowest two bytes $\rightarrow Rn$	0110nnnnmmmm1000
SWAP.W	Rm, Rn	$Rm \rightarrow Swap two$ consecutive words $\rightarrow Rn$	0110nnnnmmmm1001
XTRCT	Rm,Rn	Rm: Middle 32 bits of	0010nnnnmmm1101

 $Rn \rightarrow Rn$ 

@(disp,GBR),R0 (disp + GBR)  $\rightarrow$  Sign

 $R0 \rightarrow (disp + GBR)$ 

extension  $\rightarrow$  R0

 $R0 \rightarrow (disp \times 2 + GBR)$ 

 $R0 \rightarrow (disp \times 4 + GBR)$ 

1

1

1

1

1

1

1

1

1

1

1

11000000dddddddd

11000001dddddddd

11000010ddddddd

11000100ddddddd

MOV.B

MOV.W

MOV.L

MOV.B

R0,@(disp,GBR)

R0,@(disp,GBR)

R0,@(disp,GBR)

Rev. 3.00 Jan. 18, 2010 Page 38 of 1154

,	•	·		
CMP/HS	Rm,Rn	If $Rn \ge Rm$ with unsigned data, $1 \to T$	0011nnnnmmmm0010	1
CMP/GE	Rm,Rn	If $Rn \ge Rm$ with signed data, $1 \to T$	0011nnnnmmmm0011	1
CMP/HI	Rm,Rn	If Rn > Rm with unsigned data, $1 \rightarrow T$	0011nnnnmmmm0110	1
CMP/GT	Rm,Rn	If Rn > Rm with signed data, $1 \rightarrow T$	0011nnnnmmmm0111	1
CMP/PZ	Rn	If $Rn \ge 0$ , $1 \rightarrow T$	0100nnnn00010001	1
CMP/PL	Rn	If $Rn > 0$ , $1 \rightarrow T$	0100nnnn00010101	1
CMP/STR	Rm,Rn	If Rn and Rm have an equivalent byte, $1 \rightarrow T$	0010nnnnmmm1100	1
DIV1	Rm,Rn	Single-step division (Rn/Rm)	0011nnnnmmmm0100	1
DIV0S	Rm,Rn	MSB of Rn $\rightarrow$ Q, MSB of Rm $\rightarrow$ M, M^Q $\rightarrow$ T	0010nnnnmmmm0111	1
DIV0U		$0 \rightarrow M/Q/T$	000000000011001	1

Signed operation of

 $Rn \times Rm \rightarrow MACH$ , MACL  $32 \times 32 \rightarrow 64$  bits

 $\mathsf{Overflow} \to \mathsf{T}$ 

If  $R0 = imm, 1 \rightarrow T$ 

If Rn = Rm,  $1 \rightarrow T$ 

CMP/EQ

CMP/EQ

DMULS.L Rm, Rn

#imm,R0

Rm, Rn

0011nnnnmmmm1101

2 to 5\*

REJ09

1

1

10001000iiiiiii

0011nnnnmmmm0000

EXTU.W				
	Rm,Rn	A word in Rm is zero- extended → Rn	0110nnnnmmmm1101	1
MAC.L	@Rm+,@Rn+	Signed operation of (Rn) $\times$ (Rm) + MAC $\rightarrow$ MAC, $32 \times 32 + 64 \rightarrow 64$ bits	0000nnnnmmmm1111	2 to 5
MAC.W	@Rm+,@Rn+	Signed operation of (Rn) $\times$ (Rm) + MAC $\rightarrow$ MAC, $16 \times 16 + 64 \rightarrow 64$ bits	0100nnnnmmmm1111	2 to 4
MUL.L	Rm,Rn	$Rn \times Rm \rightarrow MACL$ $32 \times 32 \rightarrow 32 \text{ bits}$	0000nnnnmmm0111	2 to 5
MULS.W	Rm,Rn	Signed operation of Rn $\times$ Rm $\rightarrow$ MAC 16 $\times$ 16 $\rightarrow$ 32 bits	0010nnnnmmmm1111	1 to 3
MULU.W	Rm,Rn	Unsigned operation of Rn $\times$ Rm $\rightarrow$ MAC 16 $\times$ 16 $\rightarrow$ 32 bits	0010nnnnmmmm1110	1 to 3°
NEG	Rm,Rn	0-Rm → Rn	0110nnnnmmmm1011	1
NEGC	Rm,Rn	$\begin{array}{l} \text{0-Rm-T} \rightarrow \text{Rn}, \\ \text{Borrow} \rightarrow \text{T} \end{array}$	0110nnnnmmmm1010	1
SUB	Rm,Rn	$Rn\text{-}Rm \rightarrow Rn$	0011nnnnmmmm1000	1
SUBC	Rm,Rn	$\begin{array}{c} \text{Rn-Rm-T} \rightarrow \text{Rn}, \\ \text{Borrow} \rightarrow \text{T} \end{array}$	0011nnnnmmmm1010	1
SUBV	Rm,Rn	$Rn-Rm \rightarrow Rn$ , $Underflow \rightarrow T$	0011nnnnmmmm1011	1

extended → Rn

EXTU.B Rm, Rn

A byte in Rm is zero- 0110nnnnmmm1100 1

OR.B	#imm,@(R0,GBR)	$ \begin{array}{c} (R0 + GBR) \mid imm \rightarrow \\ (R0 + GBR) \end{array} $	11001111111111111	3
TAS.B	@Rn	If (Rn) is 0, 1 $\rightarrow$ T; 1 $\rightarrow$ MSB of (Rn)	0100nnnn00011011	4
TST	Rm,Rn	Rn & Rm; if the result is $0, 1 \rightarrow T$	0010nnnnmmmm1000	1
TST	#imm,R0	R0 & imm; if the result is $0, 1 \rightarrow T$	11001000iiiiiiii	1
TST.B	#imm,@(R0,GBR)	(R0 + GBR) & imm; if the result is 0, 1 $\rightarrow$ T	11001100iiiiiii	3
XOR	Rm,Rn	$Rn \wedge Rm \rightarrow Rn$	0010nnnnmmmm1010	1
XOR	#imm,R0	$R0 \land imm \rightarrow R0$	11001010iiiiiii	1
XOR.B	#imm,@(R0,GBR)	$(R0 + GBR) \land imm \rightarrow$ (R0 + GBR)	11001110iiiiiii	3

 $Rn\mid Rm\to Rn$ 

 $\text{R0}\mid\text{imm}\rightarrow\text{R0}$ 

OR

OR

Rm,Rn

#imm,R0



REJ09

0010nnnnmmmm1011 **1** 

11001011iiiiiii **1** 

SHLR	Rn	$0 \to Rn \to T$	0100nnnn00000001	1
SHLL2	Rn	$Rn \ll 2 \rightarrow Rn$	0100nnnn00001000	1
SHLR2	Rn	$Rn >> 2 \rightarrow Rn$	0100nnnn00001001	1
SHLL8	Rn	$Rn \ll 8 \rightarrow Rn$	0100nnnn00011000	1
SHLR8	Rn	$Rn >> 8 \rightarrow Rn$	0100nnnn00011001	1
SHLL16	Rn	$Rn \ll 16 \rightarrow Rn$	0100nnnn00101000	1
SHLR16	Rn	$Rn >> 16 \rightarrow Rn$	0100nnnn00101001	1

 $\mathsf{MSB} \to \mathsf{Rn} \to \mathsf{T}$ 

 $T \leftarrow Rn \leftarrow 0$ 

0100nnnn00100001 **1** 

0100nnnn00000000 **1** 

REJ09B0402-0300

SHAR

SHLL

Rn

Rn

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 42 of 1154

			PC; if T = 0, nop		
	BT/S	label	Delayed branch, if T = 1, disp $\times$ 2 + PC $\rightarrow$ PC; if T = 0, nop	10001101dddddddd	2/1*
	BRA	label	Delayed branch, disp $\times$ 2 + PC $\rightarrow$ PC	1010dddddddddddd	2
	BRAF	Rm	Delayed branch, $Rm + PC \rightarrow PC$	0000mmmm00100011	2
	BSR	label	Delayed branch, $PC \rightarrow PR$ , $disp \times 2 + PC \rightarrow PC$	1011ddddddddddddd	2
	BSRF	Rm	Delayed branch, $PC \rightarrow PR$ ,	0000mmmm00000011	2

Delayed branch,  $Rm \rightarrow PC$ 

Delayed branch,  $PC \rightarrow PR$ ,

Delayed branch,  $PR \rightarrow PC$ 

 $Rm + PC \rightarrow PC$ 

 $\mathsf{Rm} \to \mathsf{PC}$ 

One cycle when the branch is not executed.

If T = 1, disp  $\times$  2 + PC  $\rightarrow$ 

10001001dddddddd **3/1**\*

0100mmmm00101011

0100mmmm00001011 2

0000000000001011 2

Rev. 3.00 Jan. 18, 2010 Pag

REJ09

BT

@Rm

@Rm

JMP

JSR

RTS Note: label

LDS Rm, MACH	$Rm \rightarrow MACH$	0100mmmm00001010
LDS Rm, MACL	Rm  o MACL	0100mmmm00011010
LDS Rm,PR	$Rm \rightarrow PR$	0100mmmm00101010
LDS.L @Rm+,MACH	$(Rm) \rightarrow MACH, Rm + 4 \rightarrow Rm$	0100mmmm00000110
LDS.L @Rm+,MACL	$(Rm) \rightarrow MACL, Rm + 4 \rightarrow Rm$	0100mmmm00010110
LDS.L @Rm+,PR	$(Rm) \rightarrow PR, Rm + 4 \rightarrow Rm$	0100mmmm00100110
NOP	No operation	0000000000001001
RTE	Delayed branch, Stack area → PC/SR	000000000101011
SETT	$1 \rightarrow T$	000000000011000
SLEEP	Sleep	000000000011011
STC SR,Rn	$SR \rightarrow Rn$	0000nnnn00000010
STC GBR, Rn	$GBR \rightarrow Rn$	0000nnnn00010010
STC VBR,Rn	$VBR \rightarrow Rn$	0000nnnn00100010
STC.L SR,@-Rn	$Rn-4 \rightarrow Rn, SR \rightarrow (Rn)$	0100nnnn00000011
STC.L GBR,@-Rn	$Rn-4 \rightarrow Rn, GBR \rightarrow (Rn)$	0100nnnn00010011
STC.L VBR,@-Rn	$Rn-4 \rightarrow Rn, VBR \rightarrow (Rn)$	0100nnnn00100011
Rev. 3.00 Jan. 18, 2010 Paç REJ09B0402-0300	ge 44 of 1154	SAS

 $(Rm) \rightarrow SR, Rm + 4 \rightarrow Rm$  0100mmmm00000111

0100mmmm00010111

0100mmmm00100111

4

4

1

1

1

1

1

1 5

1

4\*

1

1

1

1

 $(Rm) \rightarrow GBR, Rm + 4 \rightarrow$ 

 $(Rm) \rightarrow VBR, Rm + 4 \rightarrow$ 

Rm

Rm

LDC.L @Rm+,SR

LDC.L @Rm+, GBR

LDC.L @Rm+, VBR

Number of execution cycles until this LSI enters sleep mode. Note:

About the number of execution cycles:

The table lists the minimum number of execution cycles. In practice, the num

execution cycles will be increased depending on the conditions such as: When there is a conflict between instruction fetch and data access When the destination register of a load instruction (memory  $\rightarrow$  register) i

used by the instruction immediately after the load instruction.




Figure 2.4 Transitions between Processing States

by SP. The start address of an exception handling routine is fetched from the excepti handling vector table and a branch to the address is made to execute a program.

Then the processing state enters the program execution state.

- Program execution state
- The CPU executes programs sequentially.
- Power-down state
- The CPU stops to reduce power consumption. The SLEEP instruction makes the CP sleep mode, software standby mode, or deep software standby mode.
- Bus release state

In the bus release state, the CPU releases access rights to the bus to the device that h requested them.

Rev. 3.00 Jan. 18, 2010 Page 48 of 1154



The MCU operating mode can be selected from MCU extension modes 0 and 2 and sing mode. For the on-chip flash memory programming mode, boot mode, user boot mode, a program mode which are on-chip programming modes are available.

Table 3.1 **Selection of Operating Modes** 

	F	Pin Sett	ting			<b>Bus Width</b>	of CS0 S
Mode No.	FWE	MD1	MD0*1	Mode Name	On-Chip ROM	SH7131/SH7136	SH7132
Mode 0	0	0	0	MCU extension mode 0	Disabled	_	8
Mode 2	0	1	0	MCU extension mode 2	Enabled	_	8
Mode 3	0	1	1	Single chip mode	Enabled	_	_
Mode 4*2	1	0	0	Boot mode	Enabled	_	_
Mode 5*2	1	0	1	User boot mode	Enabled	_	8
Mode 6*2	1	1	0	User	Enabled	_	8
Mode 7*2	1	1	1	programming mode		_	_

Notes: 1. The SH7131 and SH7136 do not have the MD0 pin and only supports the following

operating modes according to the combination of the FWE and MD1 pins.

Single chip mode: FWE pin = 0 and MD1 pin = 1 Boot mode: FWE pin = 1 and MD1 pin = 0

User programming mode: FWE pin= 1 and MD1 pin = 1

Rev. 3.00 Jan. 18, 2010 Page 50 of 1154



Rev. 3.00 Jan. 18, 2010 Pag RENESAS

All ports can be used in this mode, however the external address cannot be used.




Figure 3.1 Address Map for Each Operating Mode in SH7131 (128-Kbyte Flash Memory Version)

Rev. 3.00 Jan. 18, 2010 Page 52 of 1154






Figure 3.2 Address Map for Each Operating Mode in SH7131 and SH713 (256-Kbyte Flash Memory Version)



H'040FFFFF		H'040FFFFF			
H'04100000	Reserved	H'0410000	Reserved		Reserved
H'FFFF9FF H'FFFFA000	On-chip RAM	H'FFFF9FFF H'FFFFA000	On-chip RAM	H'FFFF9FFF H'FFFFA000	On-chip RAM
H'FFFFBFFF	(8 Kbytes)	H'FFFFBFFF	(8 Kbytes)	H'FFFFBFFF	(8 Kbytes)
H'FFFFC000		H'FFFFC000		H'FFFFC000	On-chip periphera
	On-chip peripheral I/O registers		On-chip peripheral I/O registers		I/O registers
H'FFFFFFF		H'FFFFFFF		H'FFFFFFF	

Figure 3.3 Address Map for Each Operating Mode in SH7132 (128-Kbyte Flash Memory Version)

Rev. 3.00 Jan. 18, 2010 Page 54 of 1154 REJ09B0402-0300



H'040FFFF		H'040FFFF H'04100000			
H'04100000	Reserved	H'04100000	Reserved		Reserved
H'FFF7FFF H'FFF8000		H'FFFF7FFF H'FFFF8000		H'FFFF7FFF H'FFFF8000	
HTFFF8000	On-chip RAM (16 Kbytes)	HFFFFBFFF	On-chip RAM (16 Kbytes)	HFFFFBFFF	On-chip RAM (16 Kbytes)
H'FFFFC000	On-chip peripheral I/O registers	H'FFFFC000	On-chip peripheral I/O registers	H'FFFFC000	On-chip periphe I/O registers

Figure 3.4 Address Map for Each Operating Mode in SH7132 and SH713 (256-Kbyte Flash Memory Version)






Figure 3.5 Reset Input Timing when Changing Operating Mode

Rev. 3.00 Jan. 18, 2010 Page 56 of 1154



a bus clock (by - CK) for the external bus interface, a WH 025 clock (WHy) for the C MTU2S module; and a MTU2 clock (MP\$) for the on-chip MTU2 module.

the CPG. Frequencies are changed by software using the frequency control register (

The clock can be stopped in sleep mode and standby mode and specific modules can

If the clock supplied through the clock input pin stops for any reason, the timer pins

RENESAS

Rev. 3.00 Jan. 18, 2010 Pag

REJ09

- Frequency change function

setting.

(MIφ), and MTU2 clock (MPφ) can be changed independently using the divider circ

Power-down mode control

• Oscillation stop detection

- Frequencies of the internal clock ( $I\phi$ ), bus clock ( $B\phi$ ), peripheral clock ( $P\phi$ ), MTU29

stopped using the module standby function.

automatically placed in the high-impedance state.




Figure 4.1 Block Diagram of Clock Pulse Generator

Rev. 3.00 Jan. 18, 2010 Page 58 of 1154



PLL circuit. The division ratio should be specified in the frequency control register (FRe

**Oscillation Stop Detection Circuit:** This circuit detects an abnormal condition in the condition.

**Clock Frequency Control Circuit:** The clock frequency control circuit controls the clock frequency according to the setting in the frequency control register (FRQCR).

**Standby Control Circuit:** The standby control circuit controls the state of the on-chip of circuit and other modules in sleep or standby mode.

**Frequency Control Register (FRQCR):** The frequency control register (FRQCR) has bits for the frequency division ratios of the internal clock ( $I\phi$ ), bus clock ( $B\phi$ ), periphera ( $P\phi$ ), MTU2S clock ( $MI\phi$ ), and MTU2 clock ( $MP\phi$ ).

register (OSCCR) has an oscillation stop detection flag and a bit for selecting flag status through an external pin.

Oscillation Stop Detection Control Register (OSCCR): The oscillation stop detection

**Standby Control Registers 1 to 6 (STBCR1 to STBCR6):** The standby control register (STBCR) has bits for controlling the power-down modes. For details, see section 24, Po

Modes.

			CMT
			WDT
Bus clock (Βφ)	BSC	MTU2 clock (MPφ)	MTU2
	DTC	MTU2S clock (MIφ)	MTU2S

Note: \* SH7136 and SH7137 only.

Rev. 3.00 Jan. 18, 2010 Page 60 of 1154 REJ09B0402-0300

RENESAS

Note: To use the clock output (CK) pin, appropriate settings may be needed for the pin function controller (PFC) in some cases. For details, refer to section 20, Pin Func Controller (PFC).



made in the pin function controller (PFC). For details, refer to section 20, Pin F Controller (PFC).

Mode 1: The frequency of the external clock input from the EXTAL pin is multiplied by PLL circuit before being supplied to the on-chip modules in this LSI, which eliminates the generate a high-frequency clock outside the LSI. Since the input clock frequency ranging MHz to 12.5 MHz can be used, the internal clock (I\psi) frequency ranges from 10 MHz to

Maximum operating frequencies:

 $I\phi = 80 \text{ MHz}$ ,  $B\phi = 40 \text{ MHz}$ ,  $P\phi = 40 \text{ MHz}$ ,  $MI\phi = 80 \text{ MHz}$ , and  $MP\phi = 40 \text{ MHz}$ 

Table 4.4 shows the frequency division ratios that can be specified with FRQCR.

Rev. 3.00 Jan. 18, 2010 Page 62 of 1154 RENESAS

1/2	1/4	1/8	1/2	1/4	4	2	1	4
1/2	1/4	1/4	1/4	1/4	4	2	2	2
1/2	1/4	1/4	1/2	1/4	4	2	2	4
1/2	1/2	1/8	1/8	1/8	4	4	1	1
1/2	1/2	1/8	1/4	1/8	4	4	1	2
1/2	1/2	1/8	1/4	1/4	4	4	1	2
1/2	1/2	1/8	1/2	1/8	4	4	1	4
1/2	1/2	1/8	1/2	1/4	4	4	1	4
1/2	1/2	1/8	1/2	1/2	4	4	1	4
1/2	1/2	1/4	1/4	1/4	4	4	2	2
1/2	1/2	1/4	1/2	1/4	4	4	2	4
1/2	1/2	1/4	1/2	1/2	4	4	2	4

1/4

1/4

1/4

1/3

1/2

1/2

1/2

1/2

1/2

1/2

1/2

1/4

1/4

1/4

1/3

1/8

1/8

1/8

1/4

1/4

1/4

1/4

1/0

1/8

1/4

1/3

1/8

1/8

1/8

1/8

1/8

1/8

1/8

1/4

1/4

1/4

1/3

1/8

1/4

1/2

1/8

1/4

1/4

1/2

1/0

1/4 2

1/4 2

1/3

1/8 4

1/8

1/8

1/8

1/8 4

1/4

1/8

8/3

8/3

8/3

8/3



RENESAS

8/3

1/1	1/4	1/8	1/2	1/4	8	2	1	4
1/1	1/4	1/8	1/1	1/8	8	2	1	8
1/1	1/4	1/8	1/1	1/4	8	2	1	8
1/1	1/4	1/4	1/4	1/4	8	2	2	2
1/1	1/4	1/4	1/2	1/4	8	2	2	4
1/1	1/4	1/4	1/1	1/4	8	2	2	8
1/1	1/3	1/3	1/3	1/3	8	8/3	8/3	8/3
1/1	1/3	1/3	1/1	1/3	8	8/3	8/3	8
1/1	1/2	1/8	1/8	1/8	8	4	1	1
1/1	1/2	1/8	1/4	1/8	8	4	1	2
1/1	1/2	1/8	1/4	1/4	8	4	1	2
1/1	1/2	1/8	1/2	1/8	8	4	1	4
1/1	1/2	1/8	1/2	1/4	8	4	1	4
1/1	1/2	1/8	1/2	1/2	8	4	1	4
1/1	1/2	1/8	1/1	1/8	8	4	1	8
1/1	1/2	1/8	1/1	1/4	8	4	1	8
1/1	1/2	1/8	1/1	1/2	8	4	1	8
1/1	1/2	1/4	1/4	1/4	8	4	2	2
1/1	1/2	1/4	1/2	1/4	8	4	2	4

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 64 of 1154

1/1

1/1

1/1

1/4

1/4

1/4

1/8

1/8

1/8

1/4

1/4

1/2

1/8 8

1/4

1/8 8

8/3

8/3

1/1	1/1	1/4	1/2	1/2	8	8	2	4	4	
1/1	1/1	1/4	1/1	1/4	8	8	2	8	2	
1/1	1/1	1/4	1/1	1/2	8	8	2	8	4	
1/1	1/1	1/4	1/1	1/1	8	8	2	8	8	
1/1	1/1	1/3	1/3	1/3	8	8	8/3	8/3	8/3	
1/1	1/1	1/3	1/1	1/3	8	8	8/3	8	8/3	
1/1	1/1	1/3	1/1	1/1	8	8	8/3	8	8	
1/1	1/1	1/2	1/2	1/2	8	8	4	4	4	
1/1	1/1	1/2	1/1	1/2	8	8	4	8	4	
1/1	1/1	1/2	1/1	1/1	8	8	4	8	8	

REJ09

1/1

1/1

1/1

1/1

1/1

1/1 

1/1

1/4

1/2

1/4  division ratio of the divider. The resultant frequency must be a maximum of 40 equal to or lower than the internal clock (Iφ) frequency.
6. The peripheral clock (Pφ) frequency is the product of the frequency of the input

- 6. The peripheral clock (Pφ) frequency is the product of the frequency of the inpu crystal resonator or EXTAL pin, the multiplication ratio (×8) of the PLL circuit, a division ratio of the divider. The resultant frequency must be a maximum of 40 equal to or lower than the bus clock (Bφ) frequency.
- 7. When using the MTU2S and MTU2, the MTU2S clock (MIφ) frequency must be or lower than the internal clock (Iφ) frequency and equal to or higher than the N clock (MPφ) frequency. The MTU2 clock (MPφ) frequency must be equal to or than the MTU2S clock (MIφ) frequency and the bus clock (Bφ) frequency, and or higher than the peripheral clock frequency (Pφ). The MTU2S clock (MIφ) fre and MTU2 clock (MPφ) frequency are the product of the frequency of the input
- or higher than the peripheral clock frequency (Pφ). The MTU2S clock (MIφ) fre and MTU2 clock (MPφ) frequency are the product of the frequency of the input crystal resonator or EXTAL pin, the multiplication ratio (×8) of the PLL circuit, a division ratio of the divider.

8. The frequency of the CK pin is always be equal to the bus clock (Βφ) frequence

1 requeries control regioter	1110011	1 1/ • •	110000	111111 2000	_
Oscillation stop detection control register	OSCCR	R/W	H'00	H'FFFFE814	8

## 4.4.1 Frequency Control Register (FRQCR)

FRQCR is a 16-bit readable/writable register that specifies the frequency division ratios internal clock ( $I\phi$ ), bus clock ( $B\phi$ ), peripheral clock ( $P\phi$ ), MTU2S clock ( $MI\phi$ ), and MT ( $MP\phi$ ). FRQCR can be accessed only in words.

FRQCR is initialized to H'36DB only by a power-on reset (except a power-on reset due overflow).

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-		IFC[2:0]			BFC[2:0]	]		PFC[2:0]	]		MIFC[2:0	)]	
Initial value:	0	0	1	1	0	1	1	0	1	1	0	1	1	0
R/W	R	R/W	R/W	R/W	R/W									

				010: ×1/3
				011: ×1/4
				100: ×1/8
				Other than above: Setting prohibited
11 to 9	BFC[2:0]	011	R/W	Bus Clock (B
				Specify the division ratio of the bus clock (B $\phi$ ) frequency with respect to the output frequency circuit. If a prohibited value is specified, subsequent operation is not guaranteed.
				000: ×1
				001: ×1/2
				010: ×1/3
				011: ×1/4
				100: ×1/8
				Other than above: Setting prohibited

001: ×1/2

Rev. 3.00 Jan. 18, 2010 Page 68 of 1154

			100: ×1/8
			Other than above: Setting prohibited
MIFC[2:0]	011	R/W	MTU2S Clock (MIφ) Frequency Division Ratio
			Specify the division ratio of the MTU2S clock frequency with respect to the output frequenc circuit. If a prohibited value is specified, subsequencing is not guaranteed.
			000: ×1
			001: ×1/2
			010: ×1/3
			011: ×1/4
			100: ×1/8
			Other than above: Setting prohibited
MPFC[2:0]	011	R/W	MTU2 Clock (MPφ) Frequency Division Ratio
			Specify the division ratio of the MTU2 clock (If frequency with respect to the output frequency circuit. If a prohibited value is specified, subsequent operation is not guaranteed.
			000: ×1
			001: ×1/2
			010: ×1/3
			011: ×1/4
			100: ×1/8
_		MIFC[2:0] 011  MPFC[2:0] 011	

REJ09

Other than above: Setting prohibited

			These bits are always read as 0. The write versions should always be 0.
OSCSTOP	0	R	Oscillation Stop Detection Flag [Setting conditions]
			<ul> <li>When a stop in the clock input is detected normal operation</li> </ul>
			• When software standby mode is entered [Clearing conditions]
			By a power-on reset input through the RE
			When software standby mode is canceled
	0	R	Reserved
			This bit is always read as 0. The write value always be 0.
OSCERS	0	R/W	Oscillation Stop Detection Flag Output Selection
			Selects whether to output the oscillation stop detection flag signal through the $\overline{\text{WDTOVF}}$ p
			0: Outputs only the WDT overflow signal thro WDTOVF pin
			Outputs the WDT overflow signal and the oscillation stop detection flag signal through WDTOVF pin
	_		— 0 R

Reserved

7 to 3

All 0

R

Rev. 3.00 Jan. 18, 2010 Page 70 of 1154

3. Set the desired values in bits IFC2 to IFC0, BFC2 to BFC0, PFC2 to PFC0, MIFC2 and MPFC2 to MPFC0 bits. Since the frequency multiplication ratio in the PLL circ

at  $\times 8$ , the frequencies are determined only be selecting division ratios. When specify frequencies, satisfy the following condition: internal clock  $(I\phi) \ge bus \ clock \ (B\phi) \ge p$ 

cyc: Clock obtained by dividing EXTAL by 8 with the PLL.

- clock (P\u03c4). When using the MTU2S clock and MTU2 clock, specify the frequencies the following condition: internal clock ( $I\phi$ )  $\geq$  MTU2S clock ( $MI\phi$ )  $\geq$  MTU2 clock ( $MI\phi$ )  $\geq$  MTU2 clock ( $MI\phi$ ) peripheral clock (P $\phi$ ) and bus clock (B $\phi$ )  $\geq$  MTU2 clock (MP $\phi$ ). Code to rewrite value FRQCR should be executed in the on-chip ROM or on-chip RAM.
  - 4. After an instruction to rewrite FRQCR has been issued, the actual clock frequencies change after (1 to 24n) cyc +  $11B\phi + 7P\phi$ . n: Division ratio specified by the BFC bit in FRQCR (1, 1/2, 1/3, 1/4, or 1/8)

Note: (1 to 24n) depends on the internal state.




Figure 4.2 Connection of Crystal Resonator (Example)

**Table 4.6** Damping Resistance Values (Reference Values)

Frequency (MHz)	5	8	10	12.5
Rd $(\Omega)$ (Reference values)	500	200	0	0

Figure 4.3 shows an equivalent circuit of the crystal resonator. Use a crystal resonator with characteristics listed in table 4.7.




Figure 4.3 Crystal Resonator Equivalent Circuit

**Table 4.7 Crystal Resonator Characteristics** 

Frequency (MHz)	5	8	10	12.5
Rs Max. ( $\Omega$ ) (Reference values)	120	80	60	50
Co Max. (pF) (Reference values)	7	7	7	7

Rev. 3.00 Jan. 18, 2010 Page 72 of 1154





Figure 4.4 Example of External Clock Connection

refer to appendix A, Pin States. These pins enter the normal state after software standby reanceled. Under an abnormal condition where oscillation stops while the LSI is not in soft standby mode, LSI operations other than the oscillation stop detection function become unpredictable. In this case, even after oscillation is restarted, LSI operations including the high-current pins become unpredictable.

Even in software standby mode, these pins can be placed in high-impedance state. For de

Even while no change is detected in the EXTAL input, the PLL circuit in this LSI continuous oscillating at a frequency range from 100 kHz to 10 MHz (depending on the temperature operating voltage).

Rev. 3.00 Jan. 18, 2010 Page 74 of 1154



### 4.8.2 Notes on Board Design

Measures against radiation noise are taken in this LSI. If further reduction in radiation n needed, it is recommended to use a multiple layer board and provide a layer exclusive to system ground.

When using a crystal resonator, place the crystal resonator and its load capacitors as clo possible to the XTAL and EXTAL pins. Do not route any signal lines near the oscillator as shown in figure 4.5. Otherwise, correct oscillation can be interfered by induction.




Figure 4.5 Cautions for Oscillator Circuit Board Design



Rev. 3.00 Jan. 18, 2010 Pag




Figure 4.6 Recommended External Circuitry around PLL

Rev. 3.00 Jan. 18, 2010 Page 76 of 1154



	Manual reset
Interrupt	User break (break before instruction execution)*3
Address error	CPU address error (instruction fetch)
Instruction	General illegal instructions (undefined code)
	Illegal slot instruction (undefined code placed immediately after a delayed branch instruction*¹ or instruction that changes the PC value*
	Trap instruction (TRAPA instruction)
Address error	CPU address error (data access)
Interrupt	User break (break after instruction execution or operand break)*3
Address error	DTC address error (data access)
Interrupt	NMI
	IRQ
	On-chip peripheral modules
Notes: 1. Delay	yed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S,

**Exception Source** 

Power-on reset

BRAF. 2. Instructions that change the PC value: JMP, JSR, BRA, BSR, RTS, RTE, BT,

**Exception** 

Reset

- TRAPA, BF/S, BT/S, BSRF, BRAF, LDC Rm,SR, LDC.L @Rm+,SR.
- 3. SH7136 and SH7137 only.

REJ09

Address error Interrupt		Detected during the instruction decode stage and started		
		execution of the current instruction is completed.		
Instruction	Trap instruction	Started by the execution of the TRAPA instruction.		
	General illegal instructions	Started when an undefined code placed at other than a d (immediately after a delayed branch instruction) is decode		
	Illegal slot instructions	Started when an undefined code placed at a delay slot (immediately after a delayed branch instruction) or an ins that changes the PC value is detected.		

WD1 overflows

When exception handling starts, the CPU operates

H'00000008 and SP from the address H'0000000C when a manual reset.). For details, see 5.1.3, Exception Handling Vector Table. H'00000000 is then written to the vector base re (VBR), and H'F (B'1111) is written to the interrupt mask bits (I3 to I0) in the status regist The program starts from the PC address fetched from the exception handling vector table

**Exception Handling Triggered by Address Error, Interrupt, and Instruction:** SR ansaved to the stack indicated by R15. For interrupt exception handling, the interrupt priori written to the interrupt mask bits (I3 to I0) in SR. For address error and instruction except handling, bits I3 to I0 are not affected. The start address is then fetched from the exception handling vector table and the program starts from that address.



Table 3.3 shows the vector numbers and vector table address offsets. Table 3.4 shows in table addresses are calculated.

Table 5.3 Vector Numbers and Vector Table Address Offsets

Exception Handling Source		Vector Number	Vector Table Address C
Power-on reset	PC	0	H'00000000 to H'0000000
	SP	1	H'00000004 to H'000000
Manual reset	PC	2	H'00000008 to H'0000000
	SP	3	H'0000000C to H'000000
General illegal instruction		4	H'00000010 to H'000000
(Reserved for system use)		5	H'00000014 to H'000000
Illegal slot instruction		6	H'0000018 to H'000000
(Reserved for system use)		7	H'0000001C to H'000000

8

9

10

11

12

13

31

32

63

CPU address error

DTC address error

(Reserved for system use)

Trap instruction (user vector)

NMI

User break\*1

Interrupt

H'00000020 to H'0000002

H'0000024 to H'0000002

H'0000028 to H'0000002

H'0000002C to H'0000002

H'00000030 to H'0000003

H'0000034 to H'0000003

H'0000007C to H'0000007

H'00000080 to H'0000008

H'000000FC to H'000000F

Rev. 3.00 Jan. 18, 2010 Pag

			:	:
			255	H'000003FC to H'000003I
Notes:	1.	SH7136 and SH7137 only.		
	2.	For details on the vector nur module interrupts, see table		able address offsets of on-chip iterrupt Controller (INTC).

72

H'00000120 to H'00000123

# **Table 5.4 Calculating Exception Handling Vector Table Addresses**

Exception Source	Vector Table Address Calculation		
Resets	Vector table address = (vector table address offset)		
	= (vector number) $\times$ 4		
Address errors, interrupts,	Vector table address = VBR + (vector table address offs		
instructions	= VBR + (vector number) × 4		

Notes: 1. VBR: Vector base register

On-chip peripheral module\*

- 2. Vector table address offset: See table 5.3.
- 3. Vector number: See table 5.3.

Туре	RES	WDT Overflow	MRES	CPU, INTC	On-Chip Peripheral Module	PO I/O
Power-on reset	Low	_	_	Initialized	Initialized	Initi
	High	Overflow	High	Initialized	Initialized	Initi
Manual reset	High	Not overflowed	Low	Initialized	Not initialized	Not
<u> </u>						


**Reset State** 

#### 5.2.2 Power-On Reset

**Power-On Reset by RES Pin:** When the RES pin is driven low, this LSI enters the pow reset state. To reliably reset this LSI, the RES pin should be kept low for at least the osc settling time when applying the power or when in standby mode (when the clock is halte least 20 tcyc when the clock is operating. During the power-on reset state, CPU internal all registers of on-chip peripheral modules are initialized. See appendix A, Pin States, for status of individual pins during power-on reset mode.

In the power-on reset state, power-on reset exception handling starts when driving the R high after driving the pin low for the given time. The CPU operates as follows:

- 1. The initial value (execution start address) of the program counter (PC) is fetched fro exception handling vector table.
- 2. The initial value of the stack pointer (SP) is fetched from the exception handling vec
- 3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bits of the status register (SR) are set to H'F (B'1111).
- 4. The values fetched from the exception handling vector table are set in PC and SP, th





Rev. 3.00 Jan. 18, 2010 Pag

**Internal State** 

simultaneously, the RES pin reset has priority, and the WOVF bit in WTCSR is cleared t When the power-on reset exception handling caused by the WDT is started, the CPU ope follows:

- 1. The initial value (execution start address) of the program counter (PC) is fetched from exception handling vector table.
  - 2. The initial value of the stack pointer (SP) is fetched from the exception handling vect 3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bits (
  - of the status register (SR) are set to H'F (B'1111). 4. The values fetched from the exception handling vector table are set in the PC and SP,

#### 5.2.3 **Manual Reset**

program starts.

When the  $\overline{RES}$  pin is high and the  $\overline{MRES}$  pin is driven low, the LSI becomes to be a man state. To reliably reset the LSI, the MRES pin should be kept at low for at least the durati oscillation settling time that is set in WDT when in software standby mode (when the clo halted) or at least 20 t<sub>cvc</sub> when the clock is operating. During manual reset, the CPU inter is initialized. Registers of on-chip peripheral modules are not initialized. When the LSI e manual reset status in the middle of a bus cycle, manual reset exception processing does until the bus cycle has ended. Thus, manual resets do not abort bus cycles. However, onc is driven low, hold the low level until the CPU becomes to be a manual reset mode after cycle ends. (Keep at low level for at least the longest bus cycle). See appendix A, Pin Sta

kept low for a set period of time and then returned to high. The CPU will then operate in procedures as described for power-on resets.

the status of individual pins during manual reset mode.



In the manual reset status, manual reset exception processing starts when the MRES pin i

		Instruction fetched from a space other than on-chip peripheral module space	None (norma
		Instruction fetched from on-chip peripheral module space	Address erro
		Instruction fetched from external memory space in single chip mode	Address erro
Data	CPU or DTC	Word data accessed from even address	None (norma
read/write		Word data accessed from odd address	Address erro
		Longword data accessed from a longword boundary	None (norma
		Longword data accessed from other than a long-word boundary	Address erro
		Byte or word data accessed in on-chip peripheral module space	None (norma
		Longword data accessed in 16-bit on-chip peripheral module space	None (norma
		Longword data accessed in 8-bit on-chip peripheral module space	None (norma

Instruction fetched from even address

Instruction fetched from odd address

None (norma

Address erro

Address erro

REJ09

Rev. 3.00 Jan. 18, 2010 Pag

Instruction CPU

fetch



External memory space accessed when in

single chip mode

RENESAS

3.	The start address of the exception handling routine is fetched from the exception hand
	vector table that corresponds to the generated address error, and the program starts ex
	from that address. This branch is not a delayed branch.

Rev. 3.00 Jan. 18, 2010 Page 84 of 1154 REJ09B0402-0300

RENESAS

IRQ	IRQ0 to IRQ3 pins (external input)
On-chip peripheral module	Multi-function timer pulse unit 2 (MTU2)
	Multi-function timer pulse unit 2S (MTU2S)
	Data transfer controller (DTC)
	Watchdog timer (WDT)
	A/D converter (A/D_0 and A/D_1)
	Compare match timer (CMT_0 and CMT_1)
	Serial communication interface (SCI_0, SCI_1, and SCI_2)
	Port output enable (POE)
	Synchronous serial communication unit (SSU)
	I <sup>2</sup> C bus interface 2 (I <sup>2</sup> C2)
	Controller area network (RCAN-ET)
Note: * SH7136 and SH713	7 only.

NMI pin (external input)

User break controller (UBC)

NMI

User break\*

Controller (INTC).



All interrupt sources are given different vector numbers and vector table address offsets details on vector numbers and vector table address offsets, see table 6.3 in section 6, Into

Rev. 3.00 Jan. 18, 2010 Pag

priority levels that can be set are 0 to 15. Level 16 cannot be set. For details on IPRA, IPI IPRF, and IPRH to IPRM, see section 6.3.4, Interrupt Priority Registers A, D to F, and H (IPRA, IPRD to IPRF, and IPRH to IPRM).

**Table 5.8** Interrupt Priority

Туре	Priority Level	Comment	
NMI	16	Fixed priority level. Cannot be maske	
User break*	15	Fixed priority level. Can be masked.	
IRQ		Set with interrupt priority registers A,	
On-chip peripheral module	0 to 15	and H to M (IPRA, IPRD to IPRF, and IPRM).	
Note: * SH7136 and SH7	137 only		

Note: \* SH7136 and SH7137 only.

# 5.4.3 Interrupt Exception Handling

always accepted, but other interrupts are only accepted if they have a priority level higher priority level set in the interrupt mask bits (I3 to I0) of the status register (SR).

When an interrupt is accepted, exception handling begins. In interrupt exception handling

When an interrupt occurs, the interrupt controller (INTC) ascertains its priority level. NM

When an interrupt is accepted, exception handling begins. In interrupt exception handling CPU saves SR and the program counter (PC) to the stack. The priority level of the accept interrupt is written to bits I3 to I0 in SR. Although the priority level of the NMI is 16, the in bits I3 to I0 is H'F (level 15). Next, the start address of the exception handling routine from the exception handling vector table for the accepted interrupt, and program execution

branches to that address and the program starts. For details on the interrupt exception har

Rev. 3.00 Jan. 18, 2010 Page 86 of 1154

section 6.6, Interrupt Operation.



instructions*	immediately after a delayed branch instruction (delay slot) or	BRA, BSR, RTS, RTE, BF/S, BT/S BRAF
	instructions that changes the PC value	Instructions that changes the PC v JSR, BRA, BSR, RTS, RTE, BT, B BF/S, BT/S, BSRF, BRAF, LDC Rr LDC.L @Rm+,SR

The operation is not guaranteed when undefined instructions other than H'F0

Undefined code anywhere

besides in a delay slot

General illegal

instructions\*

Note:

#### 5.5.2 **Trap Instructions**

operates as follows:

delayed branch.

H'FFFF are decoded.

- 1. The status register (SR) is saved to the stack.
- 2. The program counter (PC) is saved to the stack. The PC value saved is the start addr

When a TRAPA instruction is executed, the trap instruction exception handling starts. T

instruction to be executed after the TRAPA instruction. 3. The CPU reads the start address of the exception handling routine from the exceptio vector table that corresponds to the vector number specified in the TRAPA instruction program execution branches to that address, and then the program starts. This branch

REJ09

rewrites the PC.

5.5.4

**General Illegal Instructions** 

3. The start address of the exception handling routine is fetched from the exception hand

When an undefined code placed anywhere other than immediately after a delayed branch instruction (i.e., in a delay slot) is decoded, general illegal instruction exception handling The CPU handles the general illegal instructions in the same procedures as in the illegal s instructions. Unlike processing of illegal slot instructions, however, the program counter

that address and the program starts. This branch is not a delayed branch.

vector table that corresponds to the exception that occurred. Program execution branc

is stacked is the start address of the undefined code.

Rev. 3.00 Jan. 18, 2010 Page 88 of 1154

REJ09B0402-0300

RENESAS

Instruc	nstruction in delay slot				
Immed disable	V				
[Legen	d]				
√:	Accepted				
×:	Not accepted				

**Error** 

Does not occur

Occurrence Timing

Notes: 1. Interrupt disabled instructions: LDC, LDC.L, STC, STC.L, LDS, LDS.L, STS,

2. An exception is accepted before the execution of a delayed branch instruction However, when an address error or a slot illegal instruction exception occurs delay slot of the RTE instruction, correct operation is not guaranteed. 3. An exception is accepted after a delayed branch (between instructions in the

- and the branch destination).
- 4. An exception is accepted after the execution of the next instruction of an interdisabled instruction (before the execution two instructions after an interrupt d instruction).

Instruction

 $\sqrt{}$ 

Instruction

×\*2

Instruction

		J.,	- 02 5/10
	-	l	$\downarrow$
Address error (other than above)	-	Ĭ	T
	$SP\rightarrow$	Address of instruction that caused exception	32 bits
		SR	32 bits
	-		
Interrupt	-		Ĩ
	$SP\to$	Address of instruction after executed instruction	32 bits
		SR	32 bits
	-		
Trap instruction	•	Ĭ	Ĩ
	$SP\to$	Address of instruction after TRAPA instruction	32 bits
		SR	32 bits
	-		

Rev. 3.00 Jan. 18, 2010 Page 90 of 1154

REJ09B0402-0300



SR	32 bits
Ţ	_

# 5.8.3 Address Errors Caused by Stacking for Address Error Exception Handling

When the SP value is not a multiple of 4, an address error will occur when stacking for ex

handling (interrupts, etc.) and address error exception handling will start after the first ex handling is ended. Address errors will also occur in the stacking for this address error exchandling. To ensure that address error exception handling does not go into an endless loo address errors are accepted at that point. This allows program control to be passed to the routine for address error exception and enables error processing.

When an address error occurs during exception handling stacking, the stacking bus cycle executed. When stacking the SR and PC values, the SP values for both are subtracted by therefore, the SP value is still not a multiple of 4 after the stacking. The address value our during stacking is the SP value whose lower two bits are cleared to 0. So the write data stundefined.

Rev. 3.00 Jan. 18, 2010 Page 92 of 1154

REJ09B0402-0300

RENESAS

#### Compiler

This instruction is not allocated in the delay slot in the compiler V.4 and its subsequent

## Real-time OS for µITRON specifications

### 1. HI7000/4, HI-SH7

This instruction does not exist in the delay slot within the OS.

#### 2. HI7000

This instruction is in part allocated to the delay slot within the OS, which may cause illegal instruction exception handling in this LSI.

## 3. Others

instruction is described in assembler or when the middleware of the object is introdu

The slot illegal instruction exception handling may be generated in this LSI in a case

Note that a check-up program (checker) to pick up this instruction is available on our we Download and utilize this checker as needed.

Rev. 3.00 Jan. 18, 2010 Page 94 of 1154

REJ09B0402-0300



Rev. 3.00 Jan. 18, 2010 Pag




Figure 6.1 Block Diagram of INTC

REJ09B0402-0300

Interrupt priority register E	IPRE	R/W	H'0000
Interrupt priority register F	IPRF	R/W	H'0000
Interrupt priority register H	IPRH	R/W	H'0000
Interrupt priority register I	IPRI	R/W	H'0000
Interrupt priority register J	IPRJ	R/W	H'0000
Interrupt priority register K	IPRK	R/W	H'0000
Interrupt priority register L	IPRL	R/W	H'0000
Interrupt priority register M	IPRM	R/W	H'0000

**IRQSR** 

**IPRA** 

**IPRD** 

H'Fx00

H'0000

H'0000

R/W

R/W

R/W

8, 1

8, 1

16

16

16

16

16

16

16

16

16

H'FFFFE904

H'FFFFE906

H'FFFFE982

H'FFFFE984

H'FFFFE986

H'FFFFE98A

H'FFFFE98C

H'FFFFE98E

H'FFFFE990

H'FFFFE992

H'FFFFE994

REJ09B0402-0300

IRQ status register

Interrupt priority register A

Interrupt priority register D

Rev. 3.00 Jan. 18, 2010 Page 98 of 1154

			•
			Indicates the state of the signal input to the N This bit can be read to determine the NMI pin bit cannot be modified.
			0: State of the NMI input is low
			1: State of the NMI input is high
_	All 0	R	Reserved
			These bits are always read as 0. The write va always be 0.
NMIE	0	R/W	NMI Edge Select
			<ol> <li>Interrupt request is detected on the falling of NMI input</li> </ol>
			Interrupt request is detected on the rising e     NMI input
_	All 0	R	Reserved
			These bits are always read as 0. The write va always be 0.
	NMIE	NMIE 0	NMIE 0 R/W

**Description** 

NMI Input Level

R/W

R

Bit

15

Bit Name Value

NMIL

Sense Select ne interrupt request detection mode for p
ne interrupt request detection mode for p
nterrupt request is detected at the low lever RQ3
nterrupt request is detected at the falling in IRQ3
nterrupt request is detected at the rising on in IRQ3
nterrupt request is detected at both the fa sing edges of pin IRQ3
Sense Select
ne interrupt request detection mode for p
nterrupt request is detected at the low lev
RQ2
RQ2 nterrupt request is detected at the falling in IRQ2
nterrupt request is detected at the falling

All 0

R

Reserved

These bits are always read as 0. The write va

rising edges of pin IRQ2

15 to 8

Rev. 3.00 Jan. 18, 2010 Page 100 of 1154

IRQ01S	0	R/W	IRQ0 Sense Select
IRQ00S	0	R/W	Set the interrupt request detection mode for
			00: Interrupt request is detected at the low le
			01: Interrupt request is detected at the falling pin IRQ0
			<ol><li>10: Interrupt request is detected at the rising pin IRQ0</li></ol>
			11: Interrupt request is detected at both the rising edges of pin IRQ0

1

0

rising edges of pin IRQ1

				should always be 1.
11	IRQ3L	*	R	Indicates the state of pin IRQ3.
				0: State of pin IRQ3 is low
				1: State of pin IRQ3 is high
10	IRQ2L	*	R	Indicates the state of pin IRQ2.
				0: State of pin IRQ2 is low
				1: State of pin IRQ2 is high
9	IRQ1L	*	R	Indicates the state of pin IRQ1.
				0: State of pin IRQ1 is low
				1: State of pin IRQ1 is high
8	IRQ0L	*	R	Indicates the state of pin IRQ0.
				0: State of pin IRQ0 is low
				1: State of pin IRQ0 is high
7 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write vashould always be 0.

initiai

Value

All 1

**Bit Name** 

R/W

R

**Description** 

These bits are always read as 1. The write va

Reserved

Bit

15 to 12

Rev. 3.00 Jan. 18, 2010 Page 102 of 1154

				<ul> <li>Accepting an IRQ3 interrupt</li> </ul>
				1: An IRQ3 interrupt request has been deter
				[Setting condition]
				Detecting the specified edge of pin IRQ3
2	IRQ2F	0	R/W	Indicates the status of an IRQ2 interrupt rec
				When level detection mode is selected
				0: An IRQ2 interrupt has not been detected
				[Clearing condition]
				Driving pin IRQ2 high
				1: An IRQ2 interrupt has been detected
				[Setting condition]
				Driving pin IRQ2 low
				When edge detection mode is selected

REJ09

0: An IRQ2 interrupt has not been detected

Writing 0 after reading IRQ2F = 1
 Accepting an IRQ2 interrupt
 1: An IRQ2 interrupt request has been detected

Detecting the specified edge of pin IRQ2

[Clearing conditions]

[Setting condition]

When edge detection mode is selected
 An IRQ3 interrupt has not been detected

- Writing 0 after reading IRQ3F = 1

[Clearing conditions]

				[Clearing conditions]
				— Writing 0 after reading IRQ1F = 1
				<ul> <li>Accepting an IRQ1 interrupt</li> </ul>
				1: An IRQ1 interrupt request has been detect
				[Setting condition]
				Detecting the specified edge of pin IRQ1
0	IRQ0F	0	R/W	Indicates the status of an IRQ0 interrupt requ
				When level detection mode is selected
				0: An IRQ0 interrupt has not been detected
				[Clearing condition]
				Driving pin IRQ0 high
				1: An IRQ0 interrupt has been detected
				[Setting condition]
				Driving pin IRQ0 low
				When edge detection mode is selected
				0: An IRQ0 interrupt has not been detected

When eage detection mode is selected
 Can IRQ1 interrupt has not been detected.

Rev. 3.00 Jan. 18, 2010 Page 104 of 1154

the level on the pin is low.



The initial value is 1 when the level on the corresponding IRQ pin is high, and

[Clearing conditions]

[Setting condition]

Writing 0 after reading IRQ0F = 1
 Accepting an IRQ0 interrupt
 1: An IRQ0 interrupt request has been detect

Detecting the specified edge of pin IRQ0

Note:

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	IPR[15:12]	0000	R/W	Set priority levels for the corresponding into source.
				0000: Priority level 0 (lowest)
				0001: Priority level 1
				0010: Priority level 2
				0011: Priority level 3
				0100: Priority level 4
				0101: Priority level 5
				0110: Priority level 6
				0111: Priority level 7
				1000: Priority level 8
				1001: Priority level 9
				1010: Priority level 10
				1011: Priority level 11
				1100: Priority level 12
				1101: Priority level 13
				1110: Priority level 14
				1111: Priority level 15 (highest)

				1001: Priority level 9 1010: Priority level 10 1011: Priority level 11 1100: Priority level 12 1101: Priority level 13 1110: Priority level 14 1111: Priority level 15 (highest)
7 to 4	IPR[7:4]	0000	R/W	Set priority levels for the corresponding intersource.  0000: Priority level 0 (lowest)  0001: Priority level 1  0010: Priority level 2  0011: Priority level 3  0100: Priority level 4  0101: Priority level 5  0110: Priority level 6  0111: Priority level 7  1000: Priority level 8  1001: Priority level 9  1010: Priority level 9

1000: Priority level 8

Rev. 3.00 Jan. 18, 2010 Page 106 of 1154

1011: Priority level 11 1100: Priority level 12 1101: Priority level 13 1110: Priority level 14

1111: Priority level 15 (highest)

1000: Priority level 8
1001: Priority level 9
1010: Priority level 10
1011: Priority level 11
1100: Priority level 12
1101: Priority level 13
1110: Priority level 14
1111: Priority level 15 (highest)

Note: Name in the tables above is represented by a general name. Name in the list of ron the other hand, represented by a module name.



handler, the interrupt mask level bits (I3 to I0) in the status register (SR) are set to level 1

**IRQ3 to IRQ0 Interrupts:** IRQ interrupts are requested by input from pins IRQ0 to IRQ

the IRQ sense select bits (IRQ31S, IRQ30S to IRQ01S, and IRQ00S) in the IRQ control (IRQCR) to select the detection mode from low level detection, falling edge detection, ris detection, and both edge detection for each pin. The priority level can be set from 0 to 15 pin using the interrupt priority register A (IPRA).

In the case that the low level detection is selected, an interrupt request signal is sent to the while the IRQ pin is driven low. The interrupt request signal stops to be sent to the INTC IRQ pin becomes high. It is possible to confirm that an interrupt is requested by reading t flags (IRQ3F to IRQ0F) in the IRQ status register (IRQSR).

In the case that the edge detection is selected, an interrupt request signal is sent to the INTC.

the following change on the IRQ pin is detected: from high to low in falling edge detection from low to high in rising edge detection mode, and from low to high or from high to low

edge detection mode. The IRQ interrupt request by detecting the change on the pin is held interrupt request is accepted. It is possible to confirm that an IRQ interrupt request has be detected by reading the IRQ flags (IRQ3F to IRQ0F) in the IRQ status register (IRQSR). interrupt request by detecting the change on the pin can be withdrawn by writing 0 to an after reading 1.

In the IRQ interrupt exception handling, the interrupt mask bits (I3 to I0) in the status reg (SR) are set to the priority level value of the accepted IRQ interrupt. Figure 6.2 shows the diagram of the IRQ3 to IRQ0 interrupts.

### Figure 6.2 Block Diagram of IRQ3 to IRQ0 Interrupts Control

#### 6.4.2 **On-Chip Peripheral Module Interrupts**

On-chip peripheral module interrupts are interrupts generated by the following on-chip modules.

Since a different interrupt vector is allocated to each interrupt source, the exception hand routine does not have to decide which interrupt has occurred. Priority levels between 0 a be allocated to individual on-chip peripheral modules in interrupt priority registers D to M (IPRD to IPRF and IPRH to IPRM). On-chip peripheral module interrupt exception h sets the interrupt mask level bits (I3 to I0) in the status register (SR) to the priority level the on-chip peripheral module interrupt that was accepted.

#### 6.4.3 User Break Interrupt (SH7136 and SH7137 only)

A user break interrupt has a priority level of 15, and occurs when the break condition se user break controller (UBC) is satisfied. User break interrupt requests are detected by ed held until accepted. User break interrupt exception handling sets the interrupt mask leve to I0) in the status register (SR) to level 15. For more details on the user break interrupt, section 7, User Break Controller (UBC).




Rev. 3.00 Jan. 18, 2010 Page

and 15 for each pin or module by setting interrupt priority registers A, D to F and H to M IPRD to IPRF, and IPRH to IPRM). However, when interrupt sources whose priority leve allocated with the same IPR are requested, the interrupt of the smaller vector number has This priority cannot be changed. Priority levels of IRQ interrupts and on-chip peripheral interrupts are initialized to level 0 at a power-on reset. If the same priority level is allocated or more interrupt sources and interrupts from those sources occur simultaneously, they are processed by the default priority order shown in table 6.3.

INQ interrupts and on-emp peripheral module interrupt priorities can be set freely between

Table 6.3 **Interrupt Exception Handling Vectors and Priorities** 

Interrupt Source	Name	Vector No.	Vector Table Starting Address	IPR
User break*1		12	H'00000030	_
External pin	NMI	11	H'0000002C	_
	IRQ0	64	H'00000100	IPRA15 to IPRA12
	IRQ1	65	H'00000104	IPRA11 to IPRA8
	IRQ2	66	H'00000108	IPRA7 to IPRA4
	IRQ3	67	H'0000010C	IPRA3 to IPRA0
MTU2_0	TGIA_0	88	H'00000160	IPRD15 to IPRD12
	TGIB_0	89	H'00000164	_
	TGIC_0	90	H'00000168	_
	TGID_0	91	H'0000016C	_
	TCIV_0	92	H'00000170	IPRD11 to IPRD8
	TGIE_0	93	H'00000174	_
	TGIF_0	94	H'00000178	_



	TCIV_3	116	H'000001D0	IPRE3 to IPRE0
MTU2_4	TGIA_4	120	H'000001E0	IPRF15 to IPRF12
	TGIB_4	121	H'000001E4	
	TGIC_4	122	H'000001E8	
	TGID_4	123	H'000001EC	
	TCIV_4	124	H'000001F0	IPRF11 to IPRF8
MTU2_5	TGIU_5	128	H'00000200	IPRF7 to IPRF4
	TGIV_5	129	H'00000204	
	TGIW_5	130	H'00000208	<u></u>
POE (MTU2)	OEI1	132	H'00000210	IPRF3 to IPRF0
	OEI3	133	H'00000214	
I <sup>2</sup> C2* <sup>2</sup>	IINAKI	156	H'00000270	IPRH11 to IPRH8
MTU2S_3	TGIA_3S	160	H'00000280	IPRH7 to IPRH4
	TGIB_3S	161	H'00000284	
	TGIC_3S	162	H'00000288	<del></del>
	TGID_3S	163	H'0000028C	<del></del>
	TCIV_3S	164	H'00000290	IPRH3 to IPRH0

112

113

114

115

1010\_2

TGIA\_3

TGIB\_3

TGIC\_3

TGID\_3

MTU2\_3



110000010-

H'000001C0

H'000001C4

H'000001C8

H'000001CC

IPRE7 to IPRE4

Rev. 3.00 Jan. 18, 2010 Page

	<del>-</del> -			
	TXI_0	218	H'00000368	
	TEI_0	219	H'0000036C	
SCI_1	ERI_1	220	H'00000370	
	RXI_1	221	H'00000374	
	TXI_1	222	H'00000378	
	TEI_1	223	H'0000037C	
SCI_2	ERI_2	224	H'00000380	
	RXI_2	225	H'00000384	
	TXI_2	226	H'00000388	
	TEI_2	227	H'0000038C	
SSU	SSERI	232	H'000003A0	
	SSRXI	233	H'000003A4	
	SSTXI	234	H'000003A8	

1 01111\_00

OEI2

CMI\_0

CMI\_1

ADI\_3

ADI\_4

ERI\_0

RXI\_0

ITI

POE (MTU2S)

CMT\_0

CMT\_1

WDT

A/D\_0

A/D\_1

SCI\_0

RENESAS

1100000200

H'000002D0

H'000002E0

H'000002F0

H'00000310

H'00000340

H'00000350

H'00000360

H'00000364

180

184

188

196

208

212

216

217

IPRM15 to IPRM12

IPRL7 to IPRL4

IPRI3 to IPRI0

IPRJ15 to IPRJ12

IPRJ11 to IPRJ8

IPRJ3 to IPRJ0

IPRK7 to IPRK4

IPRK3 to IPRK0

IPRL15 to IPRL12

IPRL11 to IPRL8





Rev. 3.00 Jan. 18, 2010 Page 112 of 1154



REJ09B0402-0300

		SLE_0	243	H'000003CC
Notes:	1.	SH7136 and SH7137 only		


2. Of the I<sup>2</sup>C2 interrupts, the vector address for the IINAKI interrupt is separated others.

interrupt are ignored\*. If interrupts that have the same priority level or interrupts with module occur simultaneously, the interrupt with the highest priority is selected accord the default priority shown in table 6.3.

- 3. The interrupt controller compares the priority level of the selected interrupt request w interrupt mask bits (I3 to I0) in the status register (SR) of the CPU. If the priority level selected request is equal to or less than the level set in bits I3 to I0, the request is ignor the priority level of the selected request is higher than the level in bits I3 to I0, the introller accepts the request and sends an interrupt request signal to the CPU.
- When the interrupt controller accepts an interrupt, a low level is output from the IRQ
   The CPU detects the interrupt request sent from the interrupt controller in the decode an instruction to be executed. Instead of executing the decoded instruction, the CPU s interrupt exception handling.
  - 6. SR and PC are saved onto the stack.
  - 7. The priority level of the accepted interrupt is copied to bits (I3 to I0) in SR.8. When the accepted interrupt is sensed by level or is from an on-chip peripheral modul.
- level is output from the <u>IRQOUT</u> pin. When the accepted interrupt is sensed by edge, level is output from the <u>IRQOUT</u> pin at the moment when the CPU starts interrupt ex processing instead of instruction execution as noted in 5. above. However, if the inter controller accepts an interrupt with a higher priority than the interrupt just to be accepted IRQOUT pin holds low level.

  9. The CPU reads the start address of the exception handling routine from the exception
- 9. The CPU reads the start address of the exception handling routine from the exception table for the accepted interrupt, branches to that address, and starts executing the programs that is not a delayed branch.

Rev. 3.00 Jan. 18, 2010 Page



Notes: I3 to I0 are interrupt mask bits in the status register (SR) of the CPU

- IRQOUT is the same signal as the interrupt request signal to the CPU (see figure 6.1).
   Therefore, IRQOUT is output when the request priority level is higher than the level in bits I3–I0 of SR.
- When the accepted interrupt is sensed by edge, a high level is output from the IRQOUT pin at the moment wher the CPU starts interrupt exception processing instead of instruction execution (namely, before saving SR to stac However, if the interrupt controller accepts an interrupt with a higher priority than the interrupt just to be accepte and has output an interrupt request to the CPU, the IRQOUT pin holds low level.
- The IRQOUT pin change timing depends on a frequency dividing ratio between the internal (Iφ) and bus (Bφ) clocks. This flowchart shows that the frequency dividing ratios of the internal (Iφ) and bus (Bφ) clocks are the sa

Figure 6.3 Interrupt Sequence Flowchart

Rev. 3.00 Jan. 18, 2010 Page 116 of 1154 REJ09B0402-0300



Notes: 1. PC is the start address of the next instruction (instruction at the return address) after the

2. Always make sure that SP is a multiple of 4

### Figure 6.4 Stack after Interrupt Exception Handling

#### **6.7 Interrupt Response Time**

Table 6.4 lists the interrupt response time, which is the time from the occurrence of an in request until the interrupt exception handling starts and fetching of the first instruction of interrupt handling routine begins.



Rev. 3.00 Jan. 18, 2010 Page

exception fetch of first	start of interrupt handling until st instruction of handling routine	$8 \times lcyc + $ m1 + m2 + m3	$8 \times \text{lcyc} + $ m1 + m2 + m3	$8 \times \text{lcyc} + $ m1 + m2 + m3
Interrupt response time	Total:	$9 \times lcyc + 2 \times Pcyc + m1 + m2 + m3 + X$	$9 \times lcyc + 1 \times Pcyc + 2 \times Bcyc + m1 + m2 + m3 + X$	Pcyc + m1 + m2
	Minimum*:	12 × lcyc + 2 × Pcyc	12 × lcyc + 1 × Pcyc + 2 × Bcyc	12 × lcyc + 3 × Pcyc
	Maximum:	16 × lcyc + 2 × Pcyc + 2 × (m1 + m2 + m3)	16 × lcyc + 1 × Pcyc + 2 × Bcyc + 2 ×	16 × lcyc + 3 × Pcyc + 2 × (m1 + m2 + m3)

+ m4

m1: SR save (longword write) m2: PC save (longword write)

m4: Fetch first instruction of interrupt service routine

Rev. 3.00 Jan. 18, 2010 Page 118 of 1154

m3: Vector address read (longword read)

In the case that  $m1 = m2 = m3 = m4 = 1 \times lcyc$ .

(m1 + m2 + m3) + m4

m1 to m4 are the number of cycles needed for the following memory accesses

+ m4

error exceptio  $(X = 7 \times lcyc +$ + m3 + m4). If interrupt-mask instruction foll however, the t be even longe

Performs the s

and SR, and v

address fetch.

SR, PC, and v

are all in on-cl

RENESAS

Notes: \*

executed by CPU

Figures 6.5 and 6.6 show control block diagrams.




Figure 6.5 IRQ Interrupt Control Block Diagram

Rev. 3.00 Jan. 18, 2010 Page

REJ09

# Figure 6.6 On-Chip Module Interrupt Control Block Diagram

## 6.8.1 Handling Interrupt Request Signals as Sources for DTC Activation and Cl **Interrupts**

- 1. For DTC, set the corresponding DTCE bits and DISEL bits to 1.
- 2. When an interrupt occurs, an activation request is sent to the DTC.
- 3. When completing a data transfer, the DTC clears the DTCE bit to 0 and sends an inte request to the CPU. The activation source is not cleared.
- 4. The CPU clears the interrupt source in the interrupt handling routine then checks the counter value. When the transfer counter value is not 0, the CPU sets the DTCE bit to allows the next data transfer. If the transfer counter value = 0, the CPU performs the 1 end processing in the interrupt processing routine.

### 6.8.2 Handling Interrupt Request Signals as Sources for DTC Activation, but N **Interrupts**

- 1. For DTC, set the corresponding DTCE bits to 1 and clear the DISEL bits to 0.
- 2. When an interrupt occurs, an activation request is sent to the DTC.
- 3. When completing a data transfer, the DTC clears the activation source. No interrupt r sent to the CPU because the DTCE bit is held at 1.
- 4. However, when the transfer counter value = 0, the DTCE bit is cleared to 0 and an int request is sent to the CPU.
- 5. The CPU performs the necessary end processing in the interrupt handling routine.

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 120 of 1154

source that should have been cleared is not inadvertently accepted again, read the interrupt flag after it has been cleared, confirm that it has been cleared, and then execute an RTE instruction.



REJ09

Rev. 3.00 Jan. 18, 2010 Page 122 of 1154

REJ09B0402-0300



# The UBC has the following features:

1. The following break comparison conditions can be set.

Number of break channels: two channels (channels A and B)

User break can be requested as either the independent or sequential condition on cha and B (sequential break setting: channel A and then channel B match with break con but not in the same bus cycle).

— Address

Comparison bits are maskable in 1-bit units.

One of the two address buses (L-bus address (LAB) and I-bus address (IAB)) can selected.

— Data

32-bit maskable.

One of the two data buses (L-bus data (LDB) and I-bus data (IDB)) can be select

— Bus cycle

Instruction fetch or data access

— Read/write

Operand sizeByte, word, and longword

2. A user-designed user-break interrupt exception processing routine can be run.

- 3. In an instruction fetch cycle, whether a user break is set before or after execution of
- instruction can be selected.

  4. Maximum repeat times for the break condition (only for channel B): 2<sup>12</sup> 1 times.
- 5. Four pairs of branch source/destination buffers.



REJ09




Figure 7.1 Block Diagram of UBC

Rev. 3.00 Jan. 18, 2010 Page 124 of 1154 REJ09B0402-0300



Rev. 3.00 Jan. 18, 2010 Page

Break address register B	BARB	R/W	H'00000000
Break address mask register B	BAMRB	R/W	H'00000000
Break bus cycle register B	BBRB	R/W	H'0000
Break data register B	BDRB	R/W	H'00000000
Break data mask register B	BDMRB	R/W	H'00000000
Break control register	BRCR	R/W	H'00000000
Branch source register	BRSR	R	H'0xxxxxxx
Branch destination register	BRDR	R	H'0xxxxxxx
Execution times break register	BETR	R/W	H'0000

**BBRA** 

**BDRA** 

**BDMRA** 

H'0000

H'00000000

H'00000000

H'FFFFF308

H'FFFFF310

H'FFFFF314

H'FFFFF320

H'FFFFF324

H'FFFFF328

H'FFFFF330

H'FFFFF334

H'FFFFF3C0

H'FFFFF3D0

H'FFFFF3D4

H'FFFFF3DC

16

32

32

32

32

16

32

32

32

32

32

16

R/W

R/W

R/W

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 126 of 1154

Break bus cycle register A

Break data mask register A

Break data register A

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BAA31 to	All 0	R/W	Break Address A
	BAA 0		Store the address on the LAB or IAB specifyir	

R/W

# 7.3.2 Break Address Mask Register A (BAMRA)

R/W: R/W

BAMRA is a 32-bit readable/writable register. BAMRA specifies bits masked in the bre specified by BARA.

Bit	: 31	30	29	28	27	26	25	24	23	22	21	20	19	18
	BAMA31	BAMA30	BAMA29	BAMA28	BAMA27	BAMA26	BAMA25	BAMA24	BAMA23	BAMA22	BAMA21	BAMA20	BAMA19	BAMA18
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2
	BAMA15	BAMA14	BAMA13	BAMA12	BAMA11	BAMA10	BAMA9	BAMA8	BAMA7	BAMA6	BAMA5	BAMA4	ВАМАЗ	BAMA2
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0
D/4		D 444	D 04/	D 444	D 04/	D 0 4 /								

REJ09

### 7.3.3 Break Bus Cycle Register A (BBRA)

Initial

BBRA is a 16-bit readable/writable register, which specifies (1) bus master for I bus cycl bus cycle or I bus cycle, (3) instruction fetch or data access, (4) read or write, and (5) ope in the break conditions of channel A.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	
[	-	-	-	-	-		CPA[2:0]	l	CDA	(1:0]	IDA	[1:0]	RWA	A[1:0]	
Initial value:	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F

Bit	Bit Name	Value	R/W	Description
15 to 11	I —	All 0	R	Reserved
				These bits are always read as 0. The write valualways be 0.
10 to 8	CPA[2:0]	000	R/W	Bus Master Select A for I Bus
10 10 0				Select the bus master when the I bus is selected bus cycle of the channel A break condition. How when the L bus is selected as the bus cycle, the of the CPA2 to CPA0 bits is disabled.
				000: Condition comparison is not performed
				xx1: The CPU cycle is included in the break cor
				x1x: Setting prohibited
				1xx: The DTC cycle is included in the break cor

Rev. 3.00 Jan. 18, 2010 Page 128 of 1154 REJ09B0402-0300

RENESAS

				01: The break condition is the instruction fetch
				<ol><li>The break condition is the data access cyc</li></ol>
				<ol> <li>The break condition is the instruction fetch data access cycle</li> </ol>
3, 2	RWA[1:0]	00	R/W	Read/Write Select A
				Select the read cycle or write cycle as the bus the channel A break condition.
				00: Condition comparison is not performed
				01: The break condition is the read cycle
				10: The break condition is the write cycle
				11: The break condition is the read cycle or w
1, 0	SZA[1:0]	00	R/W	Operand Size Select A
				Select the operand size of the bus cycle for th

[Legend]

x: Don't care.

A break condition.

Note:

When specifying the operand size, sp

size which matches the address bour

the bus cycle of the channel A break condition oo: Condition comparison is not performed

00: The break condition does not include open01: The break condition is byte access10: The break condition is word access11: The break condition is longword access

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BDA31 to		R/W	Break Data Bit A
	BDA0			Stores data which specifies a break condition in A.
				If the I bus is selected in BBRA, the break data set in BDA31 to BDA0.
				If the L bus is selected in BBRA, the break data is set in BDA31 to BDA0.
Notes:	1. Specify a	n operand	size whe	n including the value of the data bus in the break

- condition.
  - 2. When the byte size is selected as a break condition, the same byte data must bits 15 to 8 and 7 to 0 in BDRA as the break data.

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 130 of 1154

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	BDMA31 to	All 0	R/W	Break Data Mask A
	BDMA 0			Specifies bits masked in the break data of chaspecified by BDRA (BDA31 to BDA0).
				0: Break data BDAn of channel A is included i break condition
				Break data BDAn of channel A is masked a included in the break condition.

R/W

R/W R/W R/W R/W R/W

R/W: R/W R/W R/W R/W

Notes: 1. Specify an operand size when including the value of the data bus in the breat condition.

2. When the byte size is selected as a break condition, the same byte data mus bits 15 to 8 and 7 to 0 in BDMRA as the break mask data in BDRA.

Note: n = 31 to 0

Bit	Bit Name	Initial Value	R/W	Description
	BAB31 to	All 0	R/W	Break Address B
	BAB 0			Stores an address which specifies a break cor channel B.
				If the I bus or L bus is selected in BBRB, an IA address is set in BAB31 to BAB0.

R/W

R/W

R/W

R/W

R/W

R/W R/W R/W

R/W R/W F

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 132 of 1154

Initial value:

R/W: R/W

R/W R/W R/W



		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	1 to 0 BAMB31 to BAMB 0	All 0	R/W	Break Address Mask B
				Specifies bits masked in the break address of specified by BARB (BAB31 to BAB0).
				0: Break address BABn of channel B is includ break condition
				1: Break address BABn of channel B is masked not included in the break condition
				Note: n = 31 to 0

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0 BDB31 to	All 0	R/W	Break Data Bit B	
	BDB0			Stores data which specifies a break condition in B.
				If the I bus is selected in BBRB, the break data set in BDB31 to BDB0.
				If the L bus is selected in BBRB, the break data is set in BDB31 to BDB0.

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W F

R/W

- Notes: 1. Specify an operand size when including the value of the data bus in the break condition. 2. When the byte size is selected as a break condition, the same byte data must
  - bits 15 to 8 and 7 to 0 in BDRB as the break data.

Rev. 3.00 Jan. 18, 2010 Page 134 of 1154

R/W: R/W

R/W R/W R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	BDMB31 to	All 0	R/W	Break Data Mask B
BDI	BDMB 0			Specifies bits masked in the break data of chaspecified by BDRB (BDB31 to BDB0).
				0: Break data BDBn of channel B is included i break condition
				1: Break data BDBn of channel B is masked a included in the break condition

R/W

R/W R/W R/W

R/W

R/W: R/W R/W R/W

Notes: 1. Specify an operand size when including the value of the data bus in the breat condition.

2. When the byte size is selected as a break condition, the same byte data mus bits 15 to 8 and 7 to 0 in BDMRB as the break mask data in BDRB.

Note: n = 31 to 0

15 to 11		All 0	R	Reserved
				These bits are always read as 0. The write va should always be 0.
10 to 8	CPB[2:0]	000	R/W	Bus Master Select B for I Bus
				Select the bus master when the I bus is select the bus cycle of the channel B break condition. However, when the L bus is selected as the bithe setting of the CPB2 to CPB0 bits is disable 000: Condition comparison is not performed xx1: The CPU cycle is included in the break cox1x: Setting prohibited
				1xx: The DTC cycle is included in the break c
7, 6	CDB[1:0]	00	R/W	L Bus Cycle/I Bus Cycle Select B
				Select the L bus cycle or I bus cycle as the bu of the channel B break condition.
				00: Condition comparison is not performed
				01: The break condition is the L bus cycle
				10: The break condition is the I bus cycle

**Description** 

Bit

**Bit Name** 

Value

R/W

11: The break condition is the L bus cycle

Rev. 3.00 Jan. 18, 2010 Page 136 of 1154

				Select the read cycle or write cycle as the buthe channel B break condition.
				00: Condition comparison is not performed
				01: The break condition is the read cycle
				10: The break condition is the write cycle
				11: The break condition is the read cycle or v
1, 0	SZB[1:0]	00	R/W	Operand Size Select B
				Select the operand size of the bus cycle for t channel B break condition.
				00: The break condition does not include ope

01: The break condition is byte access 10: The break condition is word access 11: The break condition is longword access

[Legend] x:

Don't care.

Note:

RENESAS

size which matches the address both

Rev. 3.00 Jan. 18, 2010 Page

REJ09

When specifying the operand size,

- 5. Enables PC trace.
- 6. Selects the pulse width of the  $\overline{UBCTRG}$  output.
- 7. Specifies whether to request a user break interrupt on a match of channels A and B co-conditions.

BRCR is a 32-bit readable/writable register that has break conditions match flags and bits setting a variety of break conditions.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	-	-	-	-	-	-	-	-	-	-	UTRG	W[1:0]	UBIDB	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	SCM FCA	SCM FCB	SCM FDA	SCM FDB	PCTE	РСВА	-	-	DBEA	PCBB	DBEB	1	SEQ	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Rev. 3.00 Jan. 18, 2010 Page 138 of 1154

REJ09B0402-0300

RENESAS

				Note:	$t_{\mbox{\tiny Bcyc}}$ indicates the period of one cycle external bus clock (B $\phi$ = CK).
19	UBIDB	0	R/W	User B	reak Disable B
					s or disables the user break interrupt he channel B break conditions are sat
					r break interrupt request is enabled wl litions are satisfied
					r break interrupt request is disabled w ditions are satisfied
18	_	0	R	Reserv	red
				This bit	t is always read as 0. The write value be 0.

R/W

R

0

0

17

16

**UBIDA** 

Reserved

always be 0.

User Break Disable A

conditions are satisfied

conditions are satisfied

11: UBCTRG output pulse width is 15 to 16 to

Enables or disables the user break interrupt when the channel A break conditions are sat 0: User break interrupt request is enabled when

1: User break interrupt request is disabled w

This bit is always read as 0. The write value

				0: The L bus cycle condition for channel B doe match
				1: The L bus cycle condition for channel B ma
13	SCMFDA	0	R/W	I Bus Cycle Condition Match Flag A
				When the I bus cycle condition in the break co set for channel A is satisfied, this flag is set to order to clear this flag, write 0 into this bit.
				<ol><li>The I bus cycle condition for channel A doe match</li></ol>
				1: The I bus cycle condition for channel A mat

R/W

R/W

set for channel B is satisfied, this flag is set to order to clear this flag, write 0 into this bit.

I Bus Cycle Condition Match Flag B

When the I bus cycle condition in the break co set for channel B is satisfied, this flag is set to order to clear this flag, write 0 into this bit. 0: The I bus cycle condition for channel B doe

1: The I bus cycle condition for channel B mat



match

PC Trace Enable 0: Disables PC trace 1: Enables PC trace

12

11

**SCMFDB** 

**PCTE** 

0

0

Rev. 3.00 Jan. 18, 2010 Page 140 of 1154

6	PCBB	0	R/W	PC Break Select B
				Selects the break timing of the instruction fet for channel B as before or after instruction ex
				0: PC break of channel B is set before instru execution
				1: PC break of channel B is set after instruct execution
5	DBEB	0	R/W	Data Break Enable B
				Selects whether or not the data bus condition included in the break condition of channel B.
				0: No data bus condition is included in the conchannel B
				<ol> <li>The data bus condition is included in the condition is included in the condition.</li> </ol>
4	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.

7

**DBEA** 

0

R/W

should always be 0.

channel A

channel A

Data Break Enable A

Selects whether or not the data bus condition included in the break condition of channel A. 0: No data bus condition is included in the co

1: The data bus condition is included in the o

				should always be 0.
0	ETBE	0	R/W	Number of Execution Times Break Enable
				Enables the execution-times break condition of channel B. If this bit is 1 (break enable), a use issued when the number of break conditions rewith the number of execution times that is specified.
				<ol> <li>The execution-times break condition is disa channel B</li> </ol>
				The execution-times break condition is ena channel B

Rev. 3.00 Jan. 18, 2010 Page 142 of 1154 REJ09B0402-0300



Bit	Bit Name	Value	R/W	Description
15 to 12	_	All 0	R	Reserved
				These bits are always read as 0. The write vashould always be 0.
11 to 0	BET[11:0]	All 0	R/W	Number of Execution Times

Initial

Bit	Bit Name	Initial Value	R/W	Description
31	SVF	0	R	BRSR Valid Flag
				Indicates whether the branch source address This flag bit is set to 1 when a branch occurs. is cleared to 0 when BRSR is read, the setting enable PC trace is made, or BRSR is initialize power-on reset.
				0: The value of BRSR register is invalid
				1: The value of BRSR register is valid
30 to 28	_	All 0	R	Reserved
				These bits are always read as 0. The write va should always be 0.
27 to 0	BSA27 to	Undefined	R	Branch Source Address
	BSA0			Store bits 27 to 0 of the branch source address

Bit: 15

R/W: R

Initial value:

12

R

BSA15 BSA14 BSA13 BSA12 BSA11 BSA10

13

R

R

10

R

11

R

9

BSA9

R

8

BSA8

R

BSA7

R

6

BSA6

R

5

BSA5

R

Store bits 27 to 0 of the branch source address

BSA4

R

BSA3

R

BSA2

R



Bit	Bit Name	Initial Value	R/W	Description
31	DVF	0	R	BRDR Valid Flag
				Indicates whether a branch destination address stored. This flag bit is set to 1 when a branch This flag is cleared to 0 when BRDR is read, setting to enable PC trace is made, or BRDF initialized by a power-on reset.
				0: The value of BRDR register is invalid
				1: The value of BRDR register is valid
30 to 28	_	All 0	R	Reserved
				These bits are always read as 0. The write v should always be 0.
27 to 0	BDA27 to	Undefined	R	Branch Destination Address
	BDA0			Store bits 27 to 0 of the branch destination a

Bit: 15

R/W: R

Initial value:

13

R

R

12

R

11

BDA15 BDA14 BDA13 BDA12 BDA11 BDA10 BDA9 BDA8 BDA7

R

10

R

9

R

8

R

7

R

6

R

5

R

BDA4

R

BDA3

R

BDA6 BDA5

2

BDA2

R

generated if even one of these groups is set with B'00. The respective conditions are s bits of the break control register (BRCR). Make sure to set all registers related to brea setting BBRA or BBRB. 2. When the break conditions are satisfied, the UBC issues a user break interrupt reques CPU and sets the L bus condition match flag (SCMFCA or SCMFCB) and the I bus c

instruction fetch/data access select, and read/write select) are each set. No user break

- match flag (SCMFDA or SCMFDB) for the appropriate channel. 3. The appropriate condition match flags (SCMFCA, SCMFDA, SCMFCB, and SCMFI be used to check if the set conditions match or not. The matching of the conditions se but they are not reset. Before using them again, 0 must first be written to them and the
- flags. 4. There is a possibility that matches of the break conditions set in channels A and B occ almost at the same time. In this case, only one user break interrupt request may be ser CPU with both of the two condition match flags set.
- 5. When selecting the I bus as the break condition, note the following:
  - all bus masters that are selected by the CPA2 to CPA0 bits in BBRA or the CPB2 bits in BBRB, and compares for a condition match.
    - I bus cycles resulting from instruction fetches on the L bus by the CPU are defined instruction fetch cycles on the I bus, while other bus cycles are defined as data acc cycles.

— The CPU and DTC are connected to the I bus. The UBC monitors bus cycles gene

- The DTC only issue data access cycles for I bus cycles.
- If a break condition is specified for the I bus, even when the condition matches in cycle resulting from an instruction executed by the CPU, at which instruction the

to be accepted cannot be clearly defined.



REJ09B0402-0300

break is generated before the execution of the instruction, the user break is generated point when it has become deterministic that the instruction will be executed after it i This means this feature cannot be used on instructions fetched by overrun (instruction at a branch or during an interrupt transition, but not executed). When this kind of bre condition is set for the delay slot of a delayed branch instruction, a user break is gene prior to execution of the delayed branch instruction.

If a branch does not occur at a delay condition branch instruction, the subsection instruction is not recognized as a delay slot.

- 3. When the break condition is specified so that a user break is generated after execution instruction, the instruction that has met the break condition is executed and then the is generated before the next instruction is executed. As with pre-execution user break cannot be used with overrun fetch instructions. When this kind of break condition is delayed branch instruction and its delay slot, a user break is not generated until the p
- 4. When an instruction fetch cycle is set, the break data register (BDRA or BDRB) is in Therefore, break data cannot be set for the user break of the instruction fetch cycle.

jumps to the first instruction at the branch destination.

7.4.1, Flow of the User Break Operation.

5. If the I bus is set as the condition for a user break on instruction fetch cycle, the I bu monitored for instruction fetch cycles to detect condition match. For details, see 5 in operand size is listed in table 7.3.

**Access Size** 

Table 7.3 **Data Access Cycle Addresses and Operand Size Comparison Condition** 

**Address Compared** 

•	Longword	Compares break address register bits 31 to 2 to address bus bits
	Word	Compares break address register bits 31 to 1 to address bus bits
	Byte	Compares break address register bits 31 to 0 to address bus bits

This means that when address H'00001003 is set in the break address register (BARA BARB), for example, the bus cycle in which the break condition is satisfied is as follows: (where other conditions are met).

Longword access at H'00001000

Word access at H'00001002 Byte access at H'00001003

3. When the data value is included in the break conditions:

When the data value is included in the break conditions, either longword, word, or by specified as the operand size of the break bus cycle register (BBRA or BBRB). When values are included in break conditions, a user break is generated when the address co and data conditions both match. To specify byte data for this case, set the same data in bytes at bits 15 to 8 and bits 7 to 0 of the break data register (BDRA or BDRB) and be

mask register (BDMRA or BDMRB). When word or byte is set, bits 31 to 16 of BDR BDRB and BDMRA or BDMRB are ignored. 4. If the L bus is selected, a user break is generated on ending execution of the instruction

matches the break condition, and immediately before the next instruction is executed. However, when data is also specified as the break condition, the break may occur on execution of the instruction following the instruction that matches the break condition

the I bus is selected, the instruction at which the user break is generated cannot be det

RENESAS

channel B condition match has not yet occurred when a sequential break has been sp clear the SEQ bit in BRCR and channel A condition match flag to 0 by writing a 0 to

2. In sequential break specification, the L or I bus can be selected and the execution time condition can be also specified. For example, when the execution times break condition specified, the break condition is satisfied when a channel B condition matches with H'0001 after a channel A condition has matched.

# 7.4.5 Value of Saved Program Counter

is saved in the stack.

saved in the stack, and the exception handling state is entered. If the L bus is specified a condition, the instruction at which the user break should occur can be clearly determined for when data is included in the break condition). If the I bus is specified as a break condition at which the user break should occur cannot be clearly determined.

1. When instruction fetch (before instruction execution) is specified as a break condition

When a user break occurs, the address of the instruction from where execution is to be r

- The address of the instruction that matched the break condition is saved in the stack, instruction that matched the condition is not executed, and the user break occurs bef However when a delay slot instruction matches the condition, the address of the delabranch instruction is saved in the stack.
- 2. When instruction fetch (after instruction execution) is specified as a break condition. The address of the instruction following the instruction that matched the break conditions aved in the stack. The instruction that matches the condition is executed, and the break the next instruction is executed. However when a delayed branch instruction as slot matches the condition, these instructions are executed, and the branch destination.

REJ09

the stack. If the instruction following the instruction that matches the break condition branch instruction, the break may occur after the branch instruction or delay slot has f In this case, the branch destination address is saved in the stack.

#### 7.4.6 **PC Trace**

exception) is generated, the branch source address and branch destination address are BRSR and BRDR, respectively.

1. Setting PCTE in BRCR to 1 enables PC traces. When branch (branch instruction, and

- 2. The values stored in BRSR and BRDR are as given below due to the kind of branch.
  - If a branch occurs due to a branch instruction, the address of the branch instruction in BRSR and the address of the branch destination instruction is saved in BRDR.

— If a branch occurs due to an interrupt or exception, the value saved in stack due to

- exception occurrence is saved in BRSR and the start address of the exception hand routine is saved in BRDR.
- 3. BRSR and BRDR have four pairs of queue structures. The top of queues is read first address stored in the PC trace register is read. BRSR and BRDR share the read pointe BRSR and BRDR in order, the queue only shifts after BRDR is read. After switching PCTE bit (in BRCR) off and on, the values in the queues are invalid.
- 4. Since four pairs of queue are shared with the AUD, set the PCTE bit in BRCR to 1 af the MSTP25 bit in STBCR5 to 0 and the AUDSRST bit in STBCR6 to 1. This setting necessary even though this LSI does not have the AUD function.
  - 5. A status of FIFO is initialized by a power-on reset, manual reset, or AUD software re the status of FIFO is initialized by a manual reset or an AUD software reset, clear the in the BRCR register to 0 once, set the PCTE bit to 1, and then the PC trace can start.

<Channel A>

Address: H'00000404, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (after instruction execution)/read (operand size is included in the condition)

<Channel B>

Address: H'00008010, Address mask: H'00000006

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/read (operand size included in the condition)

A user break occurs after an instruction of address H'00000404 is executed or before

A user break occurs after an instruction of address H'00000404 is executed or be instructions of addresses H'00008010 to H'00008016 are executed.

# (Example 1-2)

• Register specifications

BARA = H'00037226, BAMRA = H'00000000, BBRA = H'0056, BDRA = H'00000 BDMRA = H'00000000, BARB = H'0003722E, BAMRB = H'00000000, BBRB = H

BDRB = H'00000000, BDMRB = H'00000000, BRCR = H'00000008 Specified conditions: Channel A/channel B sequential mode

Specified Conditions. Channel A/Channel B sequential index

Address: H'00037226, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/read/word



REJ09

BDMRA = H'000000000, BARB = H'00031415, BAMRB = H'000000000, BBRB = H'00000000

BDRB = H'00000000, BDMRB = H'00000000, BRCR = H'00000000

Specified conditions: Channel A/channel B independent mode

<Channel A> Address: H'00027128, Address mask: H'00000000

H'00000000. Data mask: H'00000000 Data:

Bus cycle: L bus/instruction fetch (before instruction execution)/write/word <Channel B>

Address: H'00031415, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/read (operand size i

included in the condition)

On channel A, no user break occurs since instruction fetch is not a write cycle. On ch no user break occurs since instruction fetch is performed for an even address.

(Example 1-4)

Register specifications

BARA = H'00037226, BAMRA = H'00000000, BBRA = H'005A, BDRA = H'00000

BDMRA = H'00000000, BARB = H'0003722E, BAMRB = H'00000000, BBRB = H' BDRB = H'00000000, BDMRB = H'00000000, BRCR = H'00000008

Specified conditions: Channel A/channel B sequential mode

<Channel A> Address: H'00037226, Address mask: H'00000000

H'00000000, Data mask: H'00000000 Data:

Bus cycle: L bus/instruction fetch (before instruction execution)/write/word

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 152 of 1154

BDRB = H'00000000, BDMRB = H'00000000, BRCR = H'00000001, BETR = H'00

Specified conditions: Channel A/channel B independent mode

<Channel A>

Address: H'00000500, Address mask: H'00000000

H'00000000, Data mask: H'00000000 Data:

Bus cycle: L bus/instruction fetch (before instruction execution)/read/longword The number of execution-times break enable (5 times)

<Channel B> Address: H'00001000, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/read/longword

On channel A, a user break occurs after the instruction of address H'00000500 is exe times and before the fifth time.

On channel B, a user break occurs before an instruction of address H'00001000 is ex

(Example 1-6)

Register specifications

BARA = H'00008404, BAMRA = H'00000FFF, BBRA = H'0054, BDRA = H'00000

BDMRA = H'00000000, BARB = H'00008010, BAMRB = H'00000006, BBRB = H

BDRB = H'00000000, BDMRB = H'00000000, BRCR = H'00000400

Specified conditions: Channel A/channel B independent mode

<Channel A>

Address: H'00008404, Address mask: H'00000FFF

H'00000000, Data mask: H'00000000 Data:



Rev. 3.00 Jan. 18, 2010 Page

REJ09

Break Condition Specified for L Bus Data Access Cycle:

(Example 2-1)

Register specifications

BARA = H'00123456, BAMRA = H'000000000, BBRA = H'0064, BDRA = H'123456 BDMRA = H'FFFFFFFF, BARB = H'000ABCDE, BAMRB = H'000000FF, BBRB =

BDRB = H'0000A512, BDMRB = H'00000000, BRCR = H'00000080

Specified conditions: Channel A/channel B independent mode

<Channel A>

Address: H'00123456, Address mask: H'00000000

Data: H'12345678, Data mask: H'FFFFFFF

Bus cycle: L bus/data access/read (operand size is not included in the condition)

<Channel B>

Address: H'000ABCDE, Address mask: H'000000FF

Data: H'0000A512, Data mask: H'00000000

Bus cycle: L bus/data access/write/word

On channel A, a user break occurs with longword read from address H'00123454, wo from address H'00123456, or byte read from address H'00123456. On channel B, a us occurs when word H'A512 is written in addresses H'000ABC00 to H'000ABCFE.

Data: H'12345678, Data mask: H'FFFFFFF

Bus cycle: I bus (CPU cycle)/instruction fetch/read (operand size is not included in condition)

<Channel B>

Address: H'00055555, Address mask: H'00000000

H'00000078, Data mask: H'0000000F Data:

Bus cycle: I bus (CPU cycle)/data access/write/byte

On channel A, a user break occurs when instruction fetch is performed for address F

in the external memory space. On channel B, a user break occurs when byte data H'7x is written in address H'0005.

external memory space by the CPU.

if a bus cycle in which an A-channel match and a channel B match occur simultaneou 4. When a user break and another exception occur at the same instruction, which has hig priority is determined according to the priority levels defined in table 5.1 in section 5. Exception Handling. If an exception with higher priority occurs, the user break is not

match occurs in another bus cycle in sequential break setting. Therefore, no user brea

- generated. — Pre-execution break has the highest priority.

  - When a post-execution break or data access break occurs simultaneously with a reexecution-type exception (including pre-execution break) that has higher priority,
  - exception in the following note). The user break will occur and the condition mate will be set only after the exception source of the re-execution-type exception has I cleared by the exception handling routine and re-execution of the same instruction ended. — When a post-execution break or data access break occurs simultaneously with a

execution-type exception is accepted, and the condition match flag is not set (see

completion-type exception (TRAPA) that has higher priority, a user break does no

CPU address error by data access, the CPU address error takes priority over the user by

break does not occur until the branch destination of the RTE instruction.

- but the condition match flag is set. 5. Note the following exception for the above note.
- If a post-execution break or data access break is satisfied by an instruction that generation
  - Note that the UBC condition match flag is set in this case.
  - 6. Note the following when a user break occurs in a delay slot.
  - If a pre-execution break is set at the delay slot instruction of the RTE instruction, the

RENESAS

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page

Rev. 3.00 Jan. 18, 2010 Page 158 of 1154

REJ09B0402-0300



Chain transfer is only possible after data transfer has been done for the specified hur times (i.e. when the transfer counter is 0)

Three transfer modes

Normal/repeat/block transfer modes selectable

Transfer source and destination addresses can be selected from increment/decrement

- address space directly
- Size of data for data transfer can be specified as byte, word, or longword
- A CPU interrupt can be requested for the interrupt that activated the DTC

A CPU interrupt can be requested after one data transfer completion A CPU interrupt can be requested after the specified data transfer completion

The transfer source and destination addresses can be specified by 32 bits to select a

- Read skip of the transfer information specifiable
- Writeback skip executed for the fixed transfer source and destination addresses
- Module stop mode specifiable
- Short address mode specifiable Bus release timing selectable from five types
- Priority of the DTC activation selectable from two types

Figure 8.1 shows a block diagram of the DTC. The DTC transfer information can be alle the data area.\*

Note: \* When the transfer information is stored in the on-chip RAM, the RAME bit is

RAMCR must be set to 1.




Figure 8.1 Block Diagram of DTC

CPU.

# **Table 8.1** Register Configuration

	Abbrevia-				
Register Name	tion	R/W	Initial Value	Address	A
DTC enable register A	DTCERA	R/W	H'0000	H'FFFFCC80	8,
DTC enable register B	DTCERB	R/W	H'0000	H'FFFFCC82	8,
DTC enable register C	DTCERC	R/W	H'0000	H'FFFFCC84	8,
DTC enable register D	DTCERD	R/W	H'0000	H'FFFFCC86	8,
DTC enable register E	DTCERE	R/W	H'0000	H'FFFFCC88	8,
DTC control register	DTCCR	R/W	H'00	H'FFFFCC90	8
DTC vector base register	DTCVBR	R/W	H'000000000	H'FFFFCC94	8,
Bus function extending register	BSCEHR	R/W	H'0000	H'FFFFE89A	8,

5, 4	Sz[1:0]	Undefi

SM[1:0]

3, 2

01: Repeat mode 10: Block transfer mode

00: Normal mode

11: Setting prohibited

Specify DTC transfer mode.

ined — DTC Data Transfer Size 1 and 0

Specify the size of data to be transferred. 00: Byte-size transfer 01: Word-size transfer

Undefined -

10: Longword-size transfer 11: Setting prohibited Source Address Mode 1 and 0

Specify an SAR operation after a data transfer. 0x: SAR is fixed (SAR writeback is skipped) 10: SAR is incremented after a transfer

(by 1 when Sz1 and Sz0 = B'00; by 2 when Sz0 = B'00; by 2 when Sz0 = B'00; by 2 when Sz0 = B'00; Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10)

(by 1 when Sz1 and Sz0 = B'00; by 2 when S Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10)

11: SAR is decremented after a transfer

Rev. 3.00 Jan. 18, 2010 Page 162 of 1154 RENESAS REJ09B0402-0300

Bit:	7	6	5	4	3	2	1	0
	CHNE	CHNS	DISEL	DTS	DM[	1:0]	-	-
Initial value:	-	-	-	-	-	-	-	-
R/W:	-	-	-	-	-	-	-	-

		Initial		
Bit	Bit Name	Value	R/W	Description
7	CHNE	Undefined		DTC Chain Transfer Enable
				Specifies the chain transfer. For details, see se 8.5.6, Chain Transfer. The chain transfer condit selected by the CHNS bit.
				0: Disables the chain transfer
				1: Enables the chain transfer
6	CHNS	Undefined		DTC Chain Transfer Select
				Specifies the chain transfer condition. If the following transfer is a chain transfer, the completion check specified transfer count is not performed and account growing or DTCER is not cleared.
				0: Chain transfer every time
				1: Chain transfer only when transfer counter = 0

			<ol><li>Specifies the destination as repeat or block ar</li></ol>
			1: Specifies the source as repeat or block area
3, 2	DM[1:0]	Undefined —	Destination Address Mode 1 and 0
			Specify a DAR operation after a data transfer.
			0x: DAR is fixed
			(DAR writeback is skipped)
			10: DAR is incremented after a transfer
			(by 1 when Sz1 and Sz0 = B'00; by 2 when S

The write value should always be 0.

Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10)

11: SAR is decremented after a transfer

(by 1 when Sz1 and Sz0 = B'00; by 2 when Sc20 = B'01; by 4 when Sz1 and Sz0 = B'10)

1, 0 — Undefined — Reserved

[Legend]

x: Don't care

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 164 of 1154

RENESAS

Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W:	-	-	-	-	-	-	-	-	-	-	-	-	-	-

<sup>\*:</sup> Undefined

## 8.2.4 DTC Destination Address Register (DAR)

DAR is a 32-bit register that designates the destination address of data to be transferred DTC.

DAR cannot be accessed directly from the CPU.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
R/W:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
R/W:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	

<sup>\*:</sup> Undefined



eight bits (CRAL). CRAH holds the number of transfers while CRAL functions as an 8-b transfer counter (1 to 256). CRAL is decremented by 1 every time data is transferred, and contents of CRAH are sent to CRAL when the count reaches H'00. The transfer count is CRAH = CRAL = H'01, 255 when CRAH = CRAL = H'FF, and 256 when CRAH = CRA H'00.

In block transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and t

eight bits (CRAL). CRAH holds the block size while CRAL functions as an 8-bit block-s counter (1 to 256 for byte, word, or longword). CRAL is decremented by 1 every time a l (word or longword) data is transferred, and the contents of CRAH are sent to CRAL whe count reaches H'00. The block size is 1 byte (word or longword) when CRAH = CRAL = 255 bytes (words or longwords) when CRAH = CRAL = H'FF, and 256 bytes (words or

CRA cannot be accessed directly from the CPU.

longwords) when CRAH = CRAL = H'00.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W:	-	-	-	-	-	-	-	-	-	-	-	-	-	-

\*: Undefined

Rev. 3.00 Jan. 18, 2010 Page 166 of 1154

RENESAS

Initial value	: *	*	*	*	*	*	*	*	*	*	*	*	*	*
R/W		_		_	_	_				_			_	

\*: Undefined



15	DTCE15	0	R/W	DTC Activation Enable 15 to 0
14	DTCE14	0	R/W	If set to 1, the corresponding interrupt source is
13	DTCE13	0	R/W	as a DTC activation source. [Clearing conditions]
12	DTCE12	0	R/W	Writing 0 to the bit after reading 1 from it
11	DTCE11	0	R/W	When the DISEL bit is 1 and the data transfer
10	DTCE10	0	R/W	ended
9	DTCE9	0	R/W	When the specified number of transfers have
8	DTCE8	0	R/W	These bits are not cleared when the DISEL bit is the specified number of transfers have not ender
7	DTCE7	0	R/W	[Setting condition]
6	DTCE6	0	R/W	<ul> <li>Writing 1 to the bit after reading 0 from it</li> </ul>
5	DTCE5	0	R/W	5
4	DTCE4	0	R/W	
3	DTCE3	0	R/W	
2	DTCE2	0	R/W	
1	DTCE1	0	R/W	
0	DTCE0	0	R/W	

Description

R/W

Bit

Bit Name Value

				read. A DTC vector number is always compare vector number for the previous activation. If the numbers match and this bit is set to 1, the DTC transfer is started without reading a vector addit transfer information. If the previous DTC activat chain transfer, the vector address read and transformation read are always performed. However, when the DTPR bit in the bus function extending register (BSCEHR) is set to 1, transformation read skip is not performed regardle setting of this bit.
				0: Transfer read skip is not performed.
				<ol> <li>Transfer read skip is performed when the ve- numbers match.</li> </ol>
3	RCHNE	0	R/W	Chain Transfer Enable After DTC Repeat Trans
				Enables/disables the chain transfer while transf (CRAL) is 0 in repeat transfer mode.
				In repeat transfer mode, the CRAH value is wri CRAL when CRAL is 0. Accordingly, chain tran not occur when CRAL is 0. If this bit is set to 1, transfer is enabled when CRAH is written to CF
				0: Disables the chain transfer after repeat trans
				1: Enables the chain transfer after repeat transf

All 0

0

R

R/W

Reserved

always be 0.

These bits are always read as 0. The write valu

DTC Transfer Information Read Skip Enable Controls the vector address read and transfer i

7 to 5

4

RRS



Rev. 3.00 Jan. 18, 2010 Page

O. N. intermity data.

0: No interrupt occurs1: An interrupt occurs

[Clearing condition]

When writing 0 after reading 1

Note: \* Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed visiting to the only allowed vis

Rev. 3.00 Jan. 18, 2010 Page 170 of 1154

REJ09B0402-0300



Bit	Bit Name	Initial Value	R/W	Description
31 to 12		All 0	R/W	Bits 11 to 0 are always read as 0. The write val
11 to 0	_	All 0	R	always be 0.

## 8.2.10 Bus Function Extending Register (BSCEHR)

BSCEHR is a 16-bit register that specifies the timing of bus release by the DTC and oth functions. This register can be used to give higher priority to the transfer by the DTC an configure the functions that can reduce the number of cycles over which the DTC is actimore details, see section 9.4.4, Bus Function Extending Register (BSCEHR).



located at the address that is a multiple of four (4n). Otherwise, the lower two bits are ign during access ([1:0] = B'00.) Transfer information located in the data area is shown in fig

Only in the case where all transfer sources/transfer destinations are in on-chip RAM and peripheral modules, short address mode can be selected by setting the DTSA bit in the bufunction extending register (BSCEHR) to 1 (see section 9.4.4, Bus Function Extending R (BSCEHR)).

Normally, four longwords of transfer information has to be read. But if short address models are to be read.

Normally, four longwords of transfer information has to be read. But if short address most selected, the size of transfer information is reduced to three longwords, which can shorter period over which the DTC is active.

The DTC reads the start address of the transfer information from the vector table for ever activation source and reads the transfer information from this start address. Figure 8.3 she correspondences between the DTC vector table and transfer information.

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 172 of 1154




Figure 8.2 Transfer Information on Data Area




Figure 8.3 Correspondence between DTC Vector Address and Transfer Information 1.

Rev. 3.00 Jan. 18, 2010 Page

MTU2_3	TGIA_3	112	H'5C0	DTCERB7
	TGIB_3	113	H'5C4	DTCERB6
	TGIC_3	114	H'5C8	DTCERB5
	TGID_3	115	H'5CC	DTCERB4
MTU2_4	TGIA_4	120	H'5E0	DTCERB3
	TGIB_4	121	H'5E4	DTCERB2
	TGIC_4	122	H'5E8	DTCERB1
	TGID_4	123	H'5EC	DTCERB0
	TCIV_4	124	H'5F0	DTCERC15
MTU2_5	TGIU_5	128	H'600	DTCERC14
	TGIV_5	129	H'604	DTCERC13



DTCERC12

Arbitrary\*2

DTCERB15

DTCERB14

DTCERB13

DTCERB12

DTCERB11

DTCERB10

DTCERB9

DTCERB8

Arbitrary\*2

Arbitrary\*2

Arbitrary\*2 Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

MTU2\_0

MTU2\_1

MTU2\_2

TGIA\_0

TGIB\_0

TGIC\_0

TGID\_0

TGIA\_1

TGIB\_1

TGIA\_2

TGIB\_2

TGIW\_5

88

89

90

91

96

97

104

105

H'560

H'564

H'568

H'56C

H'580

H'584

H'5A0

H'5A4

H'608

_	_				ADDR7
A/D_1	ADI_4	212	H'750	DTCERD1	ADDR8 to ADDR15
SCI_0	RXI_0	217	H'764	DTCERE15	SCRDR_0
	TXI_0	218	H'768	DTCERE14	Arbitrary*2
SCI_1	RXI_1	221	H'774	DTCERE13	SCRDR_1
	TXI_1	222	H'778	DTCERE12	Arbitrary*2
SCI_2	RXI_2	225	H'784	DTCERE11	SCRDR_2
	TXI_2	226	H'788	DTCERE10	Arbitrary*2
SSU	SSRXI	233	H'7A4	DTCERE7	SSRDR0 to SSRDR3
	SSTXI	234	H'7A8	DTCERE6	Arbitrary*2
I <sup>2</sup> C2	IITXI	238	H'7B8	DTCERE5	Arbitrary*2
	IIRXI	239	H'7BC	DTCERE4	ICDRR
RCAN-ET_0	RM0_0	242	H'7C8	DTCERE3	CONTROLO

H'6AC

H'6B0

H'6C0

H'6C4

H'6C8

H'6E0

H'6F0

H'740

TGID\_4S

TCIV\_4S

TGIU\_5S

TGIV 5S

TGIW\_5S

CMI\_0

CMI\_1

ADI\_3

MTU2S\_5

CMT\_0

CMT\_1

A/D 0

171

172

176

177

178

184

188

208





Arbitrary\*

Arbitrary\*

Arbitrary\*

Arbitrary\*

Arbitrary\*

Arbitrary\*

Arbitrary\*

Arbitrary\*

Arbitrary\*

Arbitrary\* SCTDR\_0

Arbitrary\*

SCTDR\_

Arbitrary\*

Arbitrary\*

Arbitrary\*

REJ09

CONTROLOH to CONTROL1L\*3

Rev. 3.00 Jan. 18, 2010 Page

SCRDR 2 Arbitrary\* Arbitrary\*2 SCTDR\_2

DTCERD12 Arbitrary\*2

DTCERD11 Arbitrary\*2

DTCERD10 Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

Arbitrary\*2

ADDR0 to

DTCERD9

DTCERD8

DTCERD7

DTCERD6

DTCERD2

SSTDR0

Rev. 3.00 Jan. 18, 2010 Page 176 of 1154

REJ09B0402-0300



Table 8.3 shows the DTC transfer modes.

#### **Table 8.3 DTC Transfer Modes**

Transfer Mode	Size of Data Transferred at One Transfer Request	Memory Address Increment or Decrement	C
Normal	1 byte/word/longword	Incremented/decremented by 1, 2, or 4, or fixed	1
Repeat*1	1 byte/word/longword	Incremented/decremented by 1, 2, or 4, or fixed	1
Block*2	Block size specified by CRAH (1 to 256 bytes/words/longwords)	Incremented/decremented by 1, 2, or 4, or fixed	1
Notes: 1. Either source or destination is specified to repeat area.			
2. Either source or destination is specified to block area.			

- 3. After transfer of the specified transfer count, initial state is recovered to contin operation.
- 4. Number of transfers of the specified block size of data.

chain transfer performed only when the transfer counter value is 0.

Figure 8.4 shows a flowchart of DTC operation, and table 8.4 summarizes the condition transfers including chain transfer (combinations for performing the second and third transfers) omitted).

Setting the CHNE bit in MRB to 1 makes it possible to perform a number of transfers w single activation (chain transfer). Setting the CHNS bit in MRB to 1 can also be made to




Figure 8.4 Flowchart of DTC Operation

Rev. 3.00 Jan. 18, 2010 Page 178 of 1154

REJ09B0402-0300



										tra
1	1	_	1	Not 0	_	_	_	_	_	En trai Inte rec
1	1	_	_	0	0	_	_	0	Not 0	En tra
					0	_	_	0	0	En
					0	_	_	1	_	trai Inte rec

1

0

Not 0



Not 0

0

0

trai En

trai Inte

En

1 1 — 0 Not 0 —  1 1 — 1 Not 0 —	_
1 1 — 1 Not 0 —	
	_
1 1 0 0 0*2 —	_
1 1 0 1 0*2 —	
1 1 1 — 0*2 0	_
0	

1

0

1

Ends trans Inter requ Ends trans Ends trans Inter requ Ends trans Ends trans Inter requ

Ends trans

Ends trans Inter requ

Rev. 3.00 Jan. 18, 2010 Page 180 of 1154

1	1	_	0	_	_	_	_	_	_
1	1	_	1	Not 0	_	_	_	_	_
1	1	_	1	0	0	_	_	0	Not (
					0	_	_	0	0
					0	_	_	1	_

0

0

1

0

En trai

Inte req

En trai En trai Inte req

En trai En trai Inte req

Notes: 1. CRA in normal mode transfer, CRAL in repeat transfer mode, or CRB in block

2. When the contents of the CRAH is written to the CRAL in repeat transfer mod

cleared to 0, the stored vector number is deleted, and the updated vector table and transfe information are read at the next activation.

If the DTPR bit in the bus function extending register (BSCEHR) is set to 1, this function always disabled.




Figure 8.5 Transfer Information Read Skip Timing (Activated by On-Chip Peripheral Module; Iφ: Βφ: Pφ =1: 1/2: 1/2; Data Transferred from On-Chip Peripheral Module to On-Chip RAM; Transfer Information is Written in 3 States)

Rev. 3.00 Jan. 18, 2010 Page 182 of 1154 REJ09B0402-0300



0	0	Skipped	Skipped
0	1	Skipped	Written back
1	0	Written back	Skipped
1	1	Written back	Written back

#### 8.5.3 **Normal Transfer Mode**

In normal transfer mode, data are transferred in one byte, one word, or one longword un response to a single activation request. From 1 to 65,536 transfers can be specified. The source and destination addresses can be specified as incremented, decremented, or fixed specified number of transfers ends, an interrupt can be requested to the CPU.

Table 8.6 lists the register function in normal transfer mode. Figure 8.6 shows the memo

normal transfer mode.

Register Function in Normal Transfer Mode **Table 8.6** 

Register	Function	Written Back Value
SAR	Source address	Incremented/decremented/fix
DAR	Destination address	Incremented/decremented/fix
CRA	Transfer count A	CRA – 1
CRB	Transfer count B	Not updated
Noto: *	Transfer information writehack is skinned	

Note: I ransfer information writeback is skipped.

Figure 8.6 Memory Map in Normal Transfer Mode

## 8.5.4 Repeat Transfer Mode

In repeat transfer mode, data are transferred in one byte, one word, or one longword units response to a single activation request. By the DTS bit in MRB, either the source or destican be specified as a repeat area. From 1 to 256 transfers can be specified. When the spec number of transfers ends, the transfer counter and address register specified as the repeat restored to the initial state, and transfer is repeated. The other address register is then incredecremented, or left fixed. In repeat transfer mode, the transfer counter (CRAL) is update value specified in CRAH when CRAL becomes H'00. Thus the transfer counter value doer reach H'00, and therefore a CPU interrupt cannot be requested when DISEL = 0.

Table 8.7 lists the register function in repeat transfer mode. Figure 8.7 shows the memory repeat transfer mode.

Rev. 3.00 Jan. 18, 2010 Page 184 of 1154 REJ09B0402-0300

	storage		
CRAL	Transfer count A	CRAL – 1	CRAH
CRB	Transfer count B	Not updated	Not updated

Note: \* Transfer information writeback is skipped.





Figure 8.7 Memory Map in Repeat Transfer Mode (When Transfer Source is Specified as Repeat Area)

Table 8.8 lists the register function in block transfer mode. Figure 8.8 shows the memory block transfer mode.

**Register Function in Block Transfer Mode Table 8.8** 

Register	Function	Written Back Value
SAR	Source address	DTS = 0: Incremented/decremented/fixed*
		DTS = 1: SAR initial value
DAR	Destination address	DTS = 0: DAR initial value
		DTS = 1: Incremented/decremented/fixed*
CRAH	Block size storage	CRAH
CRAL	Block size counter	CRAH
CRB	Block transfer counter	CRB – 1

Note: \* Transfer information writeback is skipped.



# Figure 8.8 Memory Map in Block Transfer Mode (When Transfer Destination is Specified as Block Area)

### 8.5.6 Chain Transfer

consecutively in response to a single transfer request. Setting the CHNE and CHNS bits set to 1 enables a chain transfer only when the transfer counter reaches 0. SAR, DAR, CMRA, and MRB, which define data transfers, can be set independently. Figure 8.9 show chain transfer operation.

Setting the CHNE bit in MRB to 1 enables a number of data transfers to be performed

In the case of transfer with CHNE set to 1, an interrupt request to the CPU is not general end of the specified number of transfers or by setting the DISEL bit to 1, and the interruftlag for the activation source and DTCER are not affected.

In repeat transfer mode, setting the RCHNE bit in DTCCR and the CHNE and CHNS bit to 1 enables a chain transfer after transfer with transfer counter = 1 has been completed.



Rev. 3.00 Jan. 18, 2010 Page




Figure 8.9 Operation of Chain Transfer

Internal address Transfer information Data Transfer information transfer read write Note: The DTC request signal indicates the state of internal bus request after the DTC activation source has been determined.

> Figure 8.10 Example of DTC Operation Timing: Normal Transfer Mode or Repeat Transfer Mode (Activated by On-Chip Peripheral Module;  $I\phi$ :  $B\phi$ :  $P\phi = 1$ : 1/2: 1/2; Data Transferred from On-Chip Peripheral Module to On-Chip RAM; **Transfer Information is Written in 3 Cycles)**




Figure 8.11 Example of DTC Operation Timing: **Block Transfer Mode with Block Size = 2** (Activated by On-Chip Peripheral Module;  $I\phi$ :  $B\phi$ :  $P\phi$  =1: 1/2: 1/2; Data Transferred from On-Chip Peripheral Module to On-Chip RAM;

**Transfer Information is Written in 3 Cycles)** 

RENESAS

Rev. 3.00 Jan. 18, 2010 Page

Figure 8.12 Example of DTC Operation Timing: Chain Transfer (Activated by On-Chip Peripheral Module; Iφ: Bφ: Pφ =1: 1/2: 1/2; Data Transferred from On-Chip Peripheral Module to On-Chip RAM; Transfer Information is Written in 3 Cycles)




Figure 8.13 Example of DTC Operation Timing:
Normal or Repeat Transfer in Short Address Mode
(Activated by On-Chip Peripheral Module; Iφ: Βφ: Pφ=1: 1/2: 1/2;
Data Transferred from On-Chip Peripheral Module to On-Chip RAM;
Transfer Information is Written in 3 Cycles)

### Figure 8.14 Example of DTC Operation Timing: Normal or Repeat Transfer with DTPR = 1

(Activated by On-Chip Peripheral Module;  $I\phi$ :  $B\phi$ :  $P\phi$  =1: 1/2: 1/2;

Data Transferred from On-Chip Peripheral Module to On-Chip RAM;

Transfer Information is Written in 3 Cycles)




Figure 8.15 Example of DTC Operation Timing:

**Normal or Repeat Transfer** 

(Activated by IRQ;  $I\phi$ :  $B\phi$ :  $P\phi$  =1: 1/2: 1/2;

Data Transferred from On-Chip Peripheral Module to On-Chip RAM;

Transfer Information is Written in 3 Cycles)

Repeat	1	0*1	4	3*4	0*1	3	2*2	1* <sup>3</sup>	1	1	1
Block transfer	1	0*1	4	3*4	0*1	3	2* <sup>2</sup>	<b>1</b> * <sup>3</sup>	1•P	1•P	1
[Legend]											

P: Block size (initial setting of CRAH and CRAL) Notes: 1. When transfer information read is skipped

2. When the SAR or DAR is in fixed mode

- 3. When the SAR and DAR are in fixed mode
- 4. When short address mode

Rev. 3.00 Jan. 18, 2010 Page 192 of 1154

	II.D. 4.4	OD.	OD.	
		Read	Write	
Notes:	Values for on-chip R	AM. Number of cy	cles varies dependir	ng on the ratio of Id
	Internal operation $S_{\scriptscriptstyle N}$		1	
	Longword data write S <sub>M</sub>	1Βφ to 3Βφ* <sup>1</sup>	$1B\varphi + 4P\varphi^{*^3}$	2Βφ* <sup>5</sup>
	Word data write S <sub>м</sub>	1Βφ to 3Βφ* <sup>1</sup>	$1B\phi + 2P\phi^{*3}$	2B $\phi^{*^5}$
	Byte data write S <sub>M</sub>	1Βφ to 3Βφ* <sup>1</sup>	$1B\phi + 2P\phi^{*3}$	2Βφ* <sup>5</sup>
	Longword data read S <sub>L</sub>	1Βφ to 3Βφ*'	1Bφ + 4Pφ*°	9Вф

1Bφ to 3Bφ\*1

	Read	Write	
Ιφ:Βφ = 1:1	3Вф	3Вф	<u>.</u>
Iφ:Βφ = 1:1/2	2Βφ	1Вф	
Ιφ:Βφ = 1:1/3	2Βφ	1Вф	
$I\phi:B\phi = 1:1/4 \text{ or less}$	1Вф	1Вф	

2. Values for on-chip ROM. Number of cycles varies depending on the ratio of lo

 $1B\phi + 2P\phi^{*3}$ 

Word data read S

- 4. Values are different depending on the BSC register setting. The values in the the sample for the case with no wait cycles and the WM bit in CSnWCR = 1.

- 5. Values are different depending on the bus state.

Master.

- 3. The values in the table are those for the fastest case. Depending on the state internal bus, replace 1B\( \phi \) by 1P\( \phi \) in a slow case.
- are the same as on-chip RAM. Only vector read is possible.

5Вφ 9Вф 2Bφ\*<sup>5</sup> 2Bφ\*5 2B<sub>0</sub>\*⁵


The number of cycles increases when many external wait cycles are inserted case where writing is frequently executed, such as block transfer, and when t external bus is in use because the write buffer cannot be used efficiently in si

For details on the write buffer, see section 9.5.7 (2), Access in View of LSI In

information writeback.

The bus mastership release timing can be specified through the bus function extending re (BSCEHR). For details see section 9.4.4, Bus Function Extending Register (BSCEHR). It difference in bus mastership release timing according to the register setting is summarize 8.11. Settings other than settings 1 to 5 are not allowed. The setting must not be changed DTC is active.

Figure 8.16 is a timing chart showing an example of bus mastership release timing.




Setting 4	. 0	1	*		1	X	X	X	X	O
Setting 5	1	1	*3	1	0	0	х	0	0	0
Notes:	1.		mastersh er a vecto	•	,	sed for	the exte	rnal space	access	request fro
	2.	There ar	e followir	na restr	ictions i	n settino	ı 4.			

- Clock setting by the frequency control register (FRQCR) must be  $I_{\phi}:B_{\phi}:P_{\phi}:MI_{\phi}:MP_{\phi} = 8:4:4:4:4, 4:2:2:2:2, \text{ or } 2:1:1:1:1.$ 
  - Locate vector information in on-chip ROM or on-chip RAM.
  - Locate transfer information in on-chip RAM. • Transfer is allowed between on-chip RAM and on-chip peripheral module

between external memory and on-chip peripheral module.

3. Don't care.





 $\label{eq:conflict} Figure~8.16~~Example~of~DTC~Operation~Timing: \\ Conflict~of~Two~Activation~Requests~in~Normal~Transfer~Mode\\ (Activated~by~On-Chip~Peripheral~Module;~I\varphi:~B\varphi:~P\varphi=1:~1/2:~1/2;\\ Data~Transfer~red~from~On-Chip~Peripheral~Module~to~On-Chip~RAM;\\ Transfer~Information~is~Written~in~3~Cycles)$ 

Rev. 3.00 Jan. 18, 2010 Page 196 of 1154 REJ09B0402-0300






Figure 8.17 Example of DTC Activation in Accordance with Priority




Figure 8.18 Activation of DTC by Interrupt

Rev. 3.00 Jan. 18, 2010 Page 198 of 1154

REJ09B0402-0300



- 2. Set the start address of the transfer information for an RXI interrupt at the DTC vect
  - 3. Set the corresponding bit in DTCER to 1. 4. Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable th
- end (RXI) interrupt. Since the generation of a receive error during the SCI reception will disable subsequent reception, the CPU should be enabled to accept receive error interrupts.

5. Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is se

DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. Termination

An example is shown in which a 128-kbyte input buffer is configured. The input buffer

- RXI interrupt is generated, and the DTC is activated. The receive data is transferred to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag automatically cleared to 0. 6. When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is hel
  - processing should be performed in the interrupt handling routine. 8.7.2 Chain Transfer when Counter = 0

By executing a second data transfer and performing re-setting of the first data transfer o the counter value is 0, it is possible to perform 256 or more repeat transfers.

to have been set to start at lower address H'0000. Figure 8.19 shows the chain transfer w counter value is 0. 1. For the first transfer, set the normal transfer mode for input data. Set the fixed transf

- address, CRA = H'0000 (65,536 times), CHNE = 1, CHNS = 1, and DISEL = 0.
- 2. Prepare the upper 8-bit addresses of the start addresses for 65,536-transfer units for for 65,536-transfe data transfer in a separate area (in ROM, etc.). For example, if the input buffer is con

addresses H'200000 to H'21FFFF, prepare H'21 and H'20.

data transfer to H'20. The lower 16 bits of the transfer destination address of the first transfer and the transfer counter are H'0000.

6. Steps 4 and 5 are repeated endlessly. As repeat mode is specified for the second data no interrupt request is sent to the CPU.




Figure 8.19 Chain Transfer when Counter = 0

#### 8.9.1 Module Standby Mode Setting

setting is for operation of the DTC to be disabled. DTC operation is disabled in module mode but register access is available. Module standby mode cannot be set while the DTC activated. Before entering software standby mode or module standby mode, all DTCER must be cleared. For details, refer to section 24, Power-Down Modes.

Operation of the DTC can be disabled or enabled using the standby control register. The

### 8.9.2 On-Chip RAM

Transfer information can be located in on-chip RAM. In this case, the RAME bit in RAI not be cleared to 0.

## 8.9.3 DTCE Bit Setting

To set a DTCE bit, disable the corresponding interrupt, read 0 from the bit, and then write While DTC transfer is in progress, do not modify the DTCE bits.

#### 8.9.4 Chain Transfer

When chain transfer is used, clearing of the activation source or DTCER is performed w last of the chain of data transfers is executed. SCI and A/D converter interrupt/activation on the other hand, are cleared when the DTC reads or writes to the relevant register.

# 8.9.5 Transfer Information Start Address, Source Address, and Destination Ad

The transfer information start address to be specified in the vector table should be addre Transfer information should be placed in on-chip RAM or external memory space.



an interrupt to the CPU (transfer counter = 0 or DISEL = 1), the IRQ signal must be k until the CPU accepts the interrupt.

#### 8.9.8 Notes on SCI as DTC Activation Sources

When the TXI interrupt from the SCI is specified as a DTC activation source, the TEI
in the SCI must not be used as the transfer end flag.

#### 8.9.9 Clearing Interrupt Source Flag

The interrupt source flag set when the DTC transfer is completed should be cleared in the handler in the same way as for general interrupt source flags. For details, refer to section Usage Note.

#### 8.9.10 Conflict between NMI Interrupt and DTC Activation

When a conflict occurs between the generation of the NMI interrupt and the DTC activat NMI interrupt has priority. Thus the ERR bit is set to 1 and the DTC is not activated.

It takes  $1 \times Bcyc + 3 \times Pcyc$  for determining DTC stop by NMI,  $2 \times Bcyc$  for determining activation by IRQ, and  $1 \times Pcyc$  for determining DTC activation by peripheral modules.

# 8.9.11 Operation When a DTC Activation Request is Cancelled While in Progress

Once the DTC has accepted an activation request, the DTC does not accept the next active request until the sequence of DTC processing that ends with writeback has been complete.



- The data bus width is fixed to 8 bits for each address space
  - Controls the insertion of the wait state for each address space.
  - Controls the insertion of the wait state for each read access and write access
  - Can set the independent idling cycle in the continuous access for five cases: read
  - same space/different space), read-read (in same space/different space), the first c write access.
- 2. Normal space interface
  - Supports the interface that can directly connect to the SRAM




Figure 9.1 Block Diagram of BSC



WRL	Output	Indicates byte write through D7 to D0.
WAIT	Input	External wait input
BREQ	Input	Bus request input
BACK	Output	Bus acknowledge output

## 9.3 Area Overview

#### 9.3.1 Area Division

In the architecture, this LSI has 32-bit address spaces.

As listed in tables 9.2 to 9.7, this LSI can connect two areas to each type of memory, an

## 9.3.2 Address Map

The external address space has a capacity of 2 Mbytes and is used by dividing into two a The memory to be connected and the data bus width are specified in each space. The adfor the entire address space is listed in tables 9.2 to 9.7.

outputs chip select signals ( $\overline{CS0}$  and  $\overline{CS1}$ ) for each of them.  $\overline{CS0}$  is asserted during area

H'FFFFFFF modules

Note: Do not access the reserved area. If the reserved area is accessed, the correct open cannot be guaranteed. Only the on-chip ROM, on-chip RAM, and on-chip peripher modules can be accessed: the other areas cannot be accessed.

**Table 9.3** Address Map: SH7131/SH7132/SH7136/SH7137 (256-Kbyte Flash Men Version) in Single-Chip Mode

Address	Area	Memory Type	Capacity	Bus Wid
H'00000000 to H'0003FFFF	On-chip ROM		256 Kbytes	32 bits
H'00040000 to H'FFFF7FFF	Reserved			
H'FFFF8000 to	On-chip RAM		16 Kbytes	32 bits

16 Kbytes

8 or 16 bi

H'FFFFC000 to On-chip peripheral modules **H'FFFFFFF** 

Note: Do not access the reserved area. If the reserved area is accessed, the correct ope cannot be guaranteed. Only the on-chip ROM, on-chip RAM, and on-chip peripher modules can be accessed; the other areas cannot be accessed.

Rev. 3.00 Jan. 18, 2010 Page 206 of 1154

H'04000000 to H'040FFFF	CS1 space	Normal space	1 Mbyte	8 bits
H'04100000 to H'FFFF9FFF	Reserved			
H'FFFFA000 to H'FFFFBFFF	On-chip RAM		8 Kbytes	32 bits
H'FFFFC000 to H'FFFFFFF	On-chip peripheral modules		16 Kbytes	8 or 16 l
	cess the reserved are		,	•

H'03FFFFFF

Note: Do not access the reserved area. If the reserved area is accessed, the correct op cannot be guaranteed. In single-chip mode, only the on-chip ROM, on-chip RAM, chip peripheral modules can be accessed; the other areas cannot be accessed.

H'FFFFA000 to H'FFFFBFFF	On-chip RAM	8 Kbytes	32 bits
H'FFFFC000 to H'FFFFFFF	On-chip peripheral modules	16 Kbytes	8 or 16 b
Note: Do not acc	cess the reserved area. If the res	served area is accessed, t	he correct ope

No cannot be guaranteed.

Rev. 3.00 Jan. 18, 2010 Page 208 of 1154



H'FFFF9FFF

H'04000000 to H'040FFFFF	CS1 space	Normal space	1 Mbyte	8 bits
H'04100000 to H'FFFF7FFF	Reserved			
H'FFFF8000 to H'FFFFBFFF	On-chip RAM		16 Kbytes	32 bits
H'FFFFC000 to H'FFFFFFF	On-chip peripheral modules		16 Kbytes	8 or 10
Note: Do not acc	ess the reserved are	a. If the reserved a	area is accessed. t	he correct

H'03FFFFFF

Note: Do not access the reserved area. If the reserved area is accessed, the correct op cannot be guaranteed. In single-chip mode, only the on-chip ROM, on-chip RAM, chip peripheral modules can be accessed; the other areas cannot be accessed.

H'FFFF8000 to H'FFFFBFFF	On-chip RAM	16 Kbytes	32 bits
H'FFFFC000 to H'FFFFFFF	On-chip peripheral modules	16 Kbytes	8 or 16 bi
Note: Do not acc	cess the reserved area. If the re-	served area is accessed, t	ne correct ope

No cannot be guaranteed.

Rev. 3.00 Jan. 18, 2010 Page 210 of 1154

RENESAS

H'FFFF7FFF

CS1 space bus control register	CS1BCR	R/W	H'36DB0600	H'FFFFF008	32
CS0 space wait control register	CS0WCR	R/W	H'00000500	H'FFFFF028	32
CS1 space wait control register	CS1WCR	R/W	H'00000500	H'FFFFF02C	32
Bus function extending register	BSCEHR	R/W	H'0000	H'FFFFE89A	8,

#### 9.4.1 **Common Control Register (CMNCR)**

CMNCR is a 32-bit register that controls the common items for each area.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	-	-	-	-	-	-	1	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	-	-	-	-	-	1	-	-	-	-	-	-	- H
Initial value:	0	0	0	1	0	0	0	0	0	0	0	1	0	0
₽/M·	D	D	D	D	D	D	D	D	D	D	D	D	D	D

4	_	1	R	Reserved
				This bit is always read as 1. The write value shalways be 1.
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write valual always be 0.
1	HIZMEM	0	R/W	High-Z Memory Control
				Specifies the pin state in software standby mode A19 to A0, CSn, WRL, and RD. While the bus released, these pins are in high-impedance staregardless of this bit setting.
				0: High impedance in software standby mode
				1: Driven in software standby mode
0		0	R	Reserved
				This bit is always read as 0. The write value shalways be 0.

Rev. 3.00 Jan. 18, 2010 Page 212 of 1154



R/W: R R R R R/W R/W R R R R R R R

Note: \* When the on-chip ROM is disabled, this bit is 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
31, 30	_	All 0	R	Reserved
				These bits are always read as 0. The write valuays be 0.
29, 28	IWW[1:0]	11	R/W	Specification for Idle Cycles between Write-R Write Cycles
				Specify the number of idle cycles to be inserted access to memory that is connected to the specific target cycles are write-read cycles and write-cycles.
				00: No idle cycle inserted
				01: 1 idle cycle inserted
				10: 2 idle cycles inserted
				11: 4 idle cycles inserted
27	_	0	R	Reserved
				This bit is always read as 0. The write value s always be 0.

24	_	0	R	Reserved
				This bit is always read as 0. The write value slalways be 0.
23, 22	IWRWS[1:0]	11	R/W	Specification for Idle Cycles between Read-W Cycles in the Same Space
				Specify the number of idle cycles to be inserte access to memory that is connected to the spatarget cycles are continuous read-write cycles same space.
				00: No idle cycle inserted
				01: 1 idle cycle inserted
				10: 2 idle cycles inserted
				11: 4 idle cycles inserted
21	_	0	R	Reserved
				This bit is always read as 0. The write value shalways be 0.
20, 19	IWRRD[1:0]	11	R/W	Specification for Idle Cycles between Read-Re Cycles in Different Spaces
				Specify the number of idle cycles to be inserte access to memory that is connected to the spatarget cycles are continuous read-read cycles different spaces.
				00: No idle cycle inserted
				01: 1 idle cycle inserted

11: 4 idle cycles inserted

10: 2 idle cycles inserted 11: 4 idle cycles inserted

Rev. 3.00 Jan. 18, 2010 Page 214 of 1154 RENESAS

				01: 1 idle cycle inserted			
				10: 2 idle cycles inserted			
				11: 4 idle cycles inserted			
15 to 11 —		All 0	R	Reserved			
				These bits are always read as 0. The write value always be 0.			
10, 9	BSZ[1:0]	01/11*	R/W	Data Bus Size Specification			
				Specify the data bus size of the space. When chip ROM is enabled, write B'01 to specify the			

10.

of the space. When chip ROM is enabled, write B'01 to specify the width as 8-bit before accessing the CSn space Note: When the on-chip ROM is disabled, th

width of area 0 is 8 bits regardless of t BSZ[1:0] bit setting in CS0BCR.

00: No idle cycle inserted

8 to 0 All 0 R Reserved These bits are always read as 0. The write va

always be 0. Note: B'01 when the on-chip ROM is disabled.

Bit	Bit Name	Initial Value	R/W	Description
31 to 19	_	All 0	R	Reserved
				These bits are always read as 0. The write valualways be 0.
18 to 16	WW[2:0]	000	R/W	Number of Wait Cycles in Write Access
				Specify the number of cycles required for write
				000: The same cycles as WR3 to WR0 settings access wait)
				001: 0 cycles
				010: 1 cycle
				011: 2 cycles
				100: 3 cycles
				101: 4 cycles
				110: 5 cycles
				111: 6 cycles
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value

R/W R/W R/W R/W R/W

R/W

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 216 of 1154

R/W: R

RENESAS

always be 0.

 •
Specify the number of wait cycles required fo access.
0000: 0 cycles
0001: 1 cycle
0010: 2 cycles
0011: 3 cycles
0100: 4 cycles
0101: 5 cycles
0110: 6 cycles

R/W

0: External wait input is valid
1: External wait input is ignored

0

6

WM



0111: 8 cycles 1000: 10 cycles 1001: 12 cycles 1010: 14 cycles 1011: 18 cycles 1100: 24 cycles

1101: Reserved (setting prohibited)1110: Reserved (setting prohibited)1111: Reserved (setting prohibited)

External Wait Mask Specification

number of access wait cycles is 0.

Specifies whether or not the external wait inp The specification by this bit is valid even whe

#### 9.4.4 Bus Function Extending Register (BSCEHR)

BSCEHR is a 16-bit register that specifies the timing of bus release by the DTC. It also s the application of priority in transfer operations and enables or disables the functions that effect of decreasing numbers of cycles over which the DTC is active. The differences in 1 operation made by the combinations of the DTLOCK, CSSTP1, and DTBST bits settings described in section 8.5.9, DTC Bus Release Timing.

Setting the CSSTP2 bit can improve the transfer performance of the DTC transfer when t DTLOCK bit is 0. Furthermore, setting the CSSTP3 bit selects whether or not access to the external space by the CPU takes priority over DTC transfer.

The DTC short address mode is implemented by setting the DTSA bit. For details of the address mode, see section 8.4, Location of Transfer Information and DTC Vector Table.

A DTC activation priority order can be set up for the DTC activation sources. The DTPR selects whether or not this priority order is valid or invalid when multiple sources issue a requests before DTC activation. Do not modify this register while the DTC is active.

Bit	t: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	DTLOCK	CSSTP1	-	CSSTP2	DTBST	DTSA	CSSTP3	DTPR	-	-	-	-	-	-	
Initial value	e: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	/: R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	

Rev. 3.00 Jan. 18, 2010 Page 218 of 1154

REJ09B0402-0300



				generation of the NOP cycle that follows readir vector address.
				If, however, the CSSTP2 bit is 1, bus mastersh retained until all transfer is complete, regardles setting of this bit.
				<ol><li>The bus is released on generation of the NC the DTC.</li></ol>
				<ol> <li>The bus is not released on generation of the cycle by the DTC.</li> </ol>
13	_	0	R	Reserved
				This bit is always read as 0. The write value sh always be 0.
12	CSSTP2	0	R/W	Select Bus Release during DTC Transfer
				This setting applies to DTC transfer when the I bit is 0. The value specifies whether the bus m is or is not to be released after each round of the response to a request from the CPU for access external space.
				0: When the DTLOCK and CSSTP1 bits are 0, released on generation of the NOP cycle aft of the vector address. When the DTLOCK bithe CSSTP1 bit is 1, the bus is released after round of data transfer.
				<ol> <li>Only release the bus mastership after all dat is complete.</li> </ol>

R/W

CSSTP1 0

Rev. 3.00 Jan. 18, 2010 Page

Select Bus Release on NOP Cycle Generation Specifies whether or not the bus is released in to requests from the CPU for external space as

and an on-chip peripheral module or b

0: Transfer information is read out as 4 longwork transfer information is arranged as shown in f

and DAR are considered to be all 1.

Notes: When this bit is set to 1, the following resapply.  1. Clock setting with the frequency contro (FRQCR) must be lot: Bot: Pot: MIo: MP 4: 4: 4, 4: 2: 2: 2: 2, or 2: 1: 1: 1: 1: 1
<ol><li>The vector information must be in on-order or on-chip RAM.</li></ol>
<ol><li>The transfer information must be in or RAM.</li></ol>
4. Transfer must be between the on-chip

				external memory and an on-chip perip module.
10	DTSA	0	R/W	DTC Short Address Mode
				In this mode, the information that specifies a DT transfer takes up only 3 longwords.

(normal address mode). 1: Transfer information is read out as 3 longwork transfer information is arranged as shown in f (short address mode).

Note: Transfer in short address mode is only av between on-chip peripheral modules and RAM, because the higher-order 8 bits of t

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 220 of 1154

			be triggered will be that with the highest DTC a priority.
			<ol><li>Start transfer in response to the first request been generated.</li></ol>
			<ol> <li>Start transfer in accord with DTC activation in priority.</li> </ol>
			Notes: When this bit is set to 1, the following reapply.
			<ol> <li>The vector information must be in on- or on-chip RAM.</li> </ol>
			<ol><li>The transfer information must be in o RAM.</li></ol>
			<ol><li>Skipping of transfer information readi always disabled.</li></ol>
7 to 0 —	All 0	R	Reserved
			These bits are always read as 0. The write valual always be 0.
			Rev. 3.00 Jan. 18, 2010 Page

requests.

R/W

8

**DTPR** 

0

Application of Priority in DTC Activation

When multiple DTC activation requests are ge before the DTC is activated, specify whether tr starts from the first request to have been gene in accord with the priority order for DTC activat

However, when multiple DTC activation reques been issued while the DTC is active, the next t Table 9.9 shows the relationship between device data width and access unit.

Table 9.9 8-Bit External Device Access and Data Alignment

Data Bus			Data Bus	Strobe Signals			
Operation	1	D15 to D8	D7 to D0	WRH	WRL		
Byte acces	ss at 0	_	Data 7 to Data 0	_	Assert		
Byte acces	ss at 1		Data 7 to Data 0	_	Assert		
Byte acces	ss at 2	_	Data 7 to Data 0	_	Assert		
Byte acces	ss at 3	_	Data 7 to Data 0	Data 7 to Data 0 —			
Word access	1st time at 0	_	Data 15 to Data 8	_	Assert		
at 0	2nd time at 1	_	Data 7 to Data 0	_	Assert		
Word access	1st time at 2	_	Data 15 to Data 8	_	Assert		
at 2	2nd time at 3	_	Data 7 to Data 0	_	Assert		
Longword access	1st time at 0	_	Data 31 to Data 24	_	Assert		
at 0	2nd time at 1	_	Data 23 to Data 16	_	Assert		
	3rd time at 2		Data 15 to Data 8		Assert		
	4th time at 3	_	Data 7 to Data 0	_	Assert		






Figure 9.2 Normal Space Basic Access Timing (Access Wait 0)

It is necessary to control of outputing the data that has been read using  $\overline{RD}$  when a buffer established in the data bus.

Figures 9.3 and 9.4 show the basic timings of continuous accesses to normal space. If the in CSnWCR is cleared to 0, a Tnop cycle is inserted to evaluate the external wait (figure the WM bit in CSnWCR is set to 1, external waits are ignored and no Tnop cycle is inset (figure 9.4).



Rev. 3.00 Jan. 18, 2010 Page




Figure 9.3 Continuous Access for Normal Space 1
Bus Width = 8 Bits, Word Access, WM Bit in CSnWCR = 0
(Access Wait = 0, Cycle Wait = 0)

Rev. 3.00 Jan. 18, 2010 Page 224 of 1154

REJ09B0402-0300






Figure 9.4 Continuous Access for Normal Space 2
Bus Width = 8 Bits, Word Access, WM Bit in CSnWCR = 1
(Access Wait = 0, Cycle Wait = 0)




Figure 9.5 Example of 8-Bit Data-Width SRAM Connection

Rev. 3.00 Jan. 18, 2010 Page




Figure 9.6 Wait Timing for Normal Space Access (Software Wait Only)




Figure 9.7 Wait State Timing for Normal Space Access (Wait State Insertion Using  $\overline{WAIT}$  Signal)

Rev. 3.00 Jan. 18, 2010 Page




Figure 9.8 CSn Assert Period Extension

Rev. 3.00 Jan. 18, 2010 Page 228 of 1154

REJ09B0402-0300



- 1. Continuous accesses are write-read or write-write
- 2. Continuous accesses are read-write for different spaces
- 3. Continuous accesses are read-write for the same space
- 4. Continuous accesses are read-read for different spaces
- 5. Continuous accesses are read-read for the same space

Besides the wait cycles between access cycles (idle cycles) described above, idle cycles inserted to reserve the minimum pulse width for a multiplexed pin (WRL), and an interfan internal bus.

- 6. Idle cycle of the external bus for the interface with the internal bus
  - A. Insert one idle cycle immediately before a write access cycle after an external bu cycle or a read cycle.
  - B. Insert one idle cycle to transfer the read data to the internal bus when a read cycle external bus terminates.Insert two to three idle cycles including the idle cycle in A. for the write cycle in

after a read cycle.

Tables 9.10 and 9.11 list the minimum number of idle cycles to be inserted. The CSnBC Setting column in the tables describes the number of idle cycles to be set for IWW, IWF IWRWS, IWRRD, and IWRRS.

0	2	2/2/2/2	2/2/2/2	2/2/2/2	2/2/2/2	3/3/3/4	2
1	4	4/4/4/4	4/4/4/4	4/4/4/4	4/4/4/4	4/4/4/4	4
0	4	4/4/4/4	4/4/4/4	4/4/4/4	4/4/4/4	4/4/4/4	4
Notes:	The minimu	m numbers of i	dle cycles a	re described	sequentially	for $I\phi:B\phi=4$ :	:1, 3:

and 1:1. 1. Minimum number of idle cycles between the byte access to address 0 and the

3/3/3/4

- access to address 1 in the 16-bit access with an 8-bit bus width, and minimum number of idle cycles between the byte accesses to address 0, to ac to address 2, and to address 3 in the 32-bit access with an 8-bit bus width.
- 2. Other than the above cases

	2	2	2	2
	2	2	2	2
	4	4	4	4
	4	4	4	4
•				

Notes: DTC is operated by Bφ. The minimum number of idle cycles is not affected by choclock ratio.

- 1. Minimum number of idle cycles between the byte access to address 0 and the access to address 1 in the 16-bit access with an 8-bit bus width, and minimum number of idle cycles between the byte accesses to address 0, to a to address 2, and to address 3 in the 32-bit access with an 8-bit bus width.
- 2. Other than the above cases.

1

REJ09

2

4

when the Coote 2 of is 1 in the bus function extending register (bochter), the external access request from the CPU has lower priority than the DTC transfer request with DTLC in the bus function extending register (BSCHER).

In addition, because the write buffer operates as described in section 9.5.7 (2), Access in LSI Internal Bus Master, arbitration between the CPU and DTC is different depending or the external space access by the CPU is a write or read access. Figure 9.9 shows the bus a when a DTC activation request is generated while an external space is accessed by the Cl

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 232 of 1154




Figure 9.9 Bus Arbitration When DTC Activation Request Occur during Extern Access from CPU

RENESAS

Rev. 3.00 Jan. 18, 2010 Page

connected to these control signals.

mastership is released immediately after receiving a bus request when a bus cycle is not be performed. The release of bus mastership is delayed until the bus cycle is complete when cycle is in progress. Even when from outside the LSI it looks like a bus cycle is not being performed, a bus cycle may be performing internally, started by inserting wait cycles betwaccess cycles. Therefore, it cannot be immediately determined whether or not bus master been released by looking at the CSn signal or other bus control signals.

Bus mastership is transferred to the external device at the boundary of bus cycles. Namel

The external bus release by the  $\overline{BREQ}$  and  $\overline{BACK}$  signal handshaking requires some over the slave has many tasks, multiple bus cycles should be executed in a bus mastership acq Reducing the cycles required for master to slave bus mastership transitions streamlines the design.

The LSI has the bus mastership until a bus request is received from the external device. U

acknowledging the assertion (low level) of the external bus request signal BREQ, the LST the bus at the completion of the current bus cycle and asserts the  $\overline{BACK}$  signal. After the acknowledges the negation (high level) of the  $\overline{BREQ}$  signal that indicates the slave has rethe bus, it negates the  $\overline{BACK}$  signal and resumes the bus usage.

Processing by this LSI continues even while bus mastership is released to an external devulues an external device is accessed. When an external device is accessed, the LSI enters of waiting for bus mastership to be returned.

While the bus is released, sleep mode, software standby mode, and deep software standby cannot be entered.

The bus release sequence is as follows. The address bus and data bus are placed in a high impedance state synchronized with the rising edge of CK. The bus mastership acknowled is asserted 0.5 cycles after the above high impedance state, synchronized with the falling



After  $\overline{BREQ}$  assertion (low level; bus request), the  $\overline{BREQ}$  signal should be negated (hig bus release) only after the  $\overline{BACK}$  is asserted (low level; bus acknowledge). If  $\overline{BREQ}$  is before  $\overline{BACK}$  is asserted,  $\overline{BACK}$  may be asserted only for one cycle depending on the  $\overline{BACK}$  negation timing, and a bus conflict may occur between the external device and this LSI.




Figure 9.10 Bus Arbitration Timing

Acceptance of mastership for the DTC in bus arbitration does not require the insertion of so bus access proceeds continuously.

Rev. 3.00 Jan. 18, 2010 Page

manual teset signal assertion.

#### (2) Access in View of LSI Internal Bus Master

There are three types of LSI internal buses: L bus, I bus, and peripheral bus. The CPU is connected to the L bus. The DTC and bus state controller are connected to the I bus. Low peripheral modules are connected to the peripheral bus. On-chip memories are connected bidirectionally to the L bus and I bus.

For an access of an external space or an on-chip peripheral module, the access is initiated bus. Thus, the DTC can be activated without bus arbitration with the CPU while the CPU

accessing an on-chip memory.

Since the bus state controller (BSC) incorporates a one-stage write buffer, the BSC can exaccess via the I bus before the previous external bus cycle is completed in a write cycle. I chip peripheral module is read or written after the external low-speed memory is written, chip peripheral module can be accessed before the completion of the external low-speed write cycle.

In read cycles, the CPU is placed in the wait state until read operation has been complete continue the process after the data write to the device has been completed, perform a dun to the same address to check for completion of the write before the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the complete of the next process to be executed by the next process to be execute

The write buffer of the BSC functions in the same way for an access by the DTC.

Since access cannot be performed correctly if any BSC register values are modified while write buffer is operating, do not modify BSC registers immediately after a write access. I register need to be modified immediately after a write access, execute dummy read to concompletion of the write access, then modify the BSC register.

RENESAS

by the Cr C

### Table 9.12 Number of Cycles for Access to On-Chip Peripheral I/O Registers

#### **Number of Access Cycles**

Write	$(3 + n) \times I\phi + (1 + m) \times B\phi + 2 \times P\phi$
Read	$(3+n)\times I\phi + (1+m)\times B\phi + 2\times P\phi + 2\times I\phi$

n and m depend on the internal execution state.
2. The clock ratio of MIφ and MPφ does not affect the number of access cycles.

are input and output in synchronization with rising edges of the corresponding clock sig bus, I bus, and peripheral bus are synchronized with the I $\phi$ , B $\phi$ , and P $\phi$  clock, respective 9.11 shows an example of the timing of write access to a register in 2P $\phi$  cycle access wi connected peripheral bus width of 16 bits when I $\phi$ :B $\phi$ :P $\phi$  = 4:2:2. In access to the on-ch peripheral I/O registers, the CPU requires three cycles of I $\phi$  for preparation of data transbus after the data has been output to the L bus. After these three cycles, data can be tranthe I bus in synchronization with rising edges of B $\phi$ . However, as there are two I $\phi$  clock a single B $\phi$  clock cycle when I $\phi$ : B $\phi$  = 4:2, transfer of data from the L bus to the I bus ta

Synchronous logic and a layered bus structure have been adopted for this LSI. Data on e




Figure 9.11 Timing of Write Access to On-Chip Peripheral I/O Registers When  $I\phi:B\phi:P\phi=4:2:2$ 

4:2:1. Transfer from the L bus to the peripheral bus is performed in the same way as for values of reading, however, values output onto the peripheral bus need to be transferred CPU. Although transfers from the peripheral bus to the I bus and from the I bus to the L by performed in synchronization with the rising edge of the respective bus clocks, a period of is actually required because  $I\phi \ge B\phi \ge P\phi$ . In the case shown in the figure, where n = 0 are the time required for access is  $3 \times I\phi + 2 \times B\phi + 2 \times P\phi + 2 \times I\phi$ .

Figure 9.12 shows an example of timing of read access to the peripheral bus when Iφ:Βφ:




Figure 9.12 Timing of Read Access to On-Chip Peripheral I/O Registers When  $I\phi$ : $B\phi$ : $P\phi$  = 4:2:1

Rev. 3.00 Jan. 18, 2010 Page 238 of 1154

RENESAS

REJ09B0402-0300

		Read	$(1+n)\times I\phi + (3+m)\times B\phi + 1\times (2+o)\times E$
	Longword	Write	$(1+n)\times I\varphi + (3+m)\times B\varphi + 3\times (2+o)\times E$
		Read	$(1+n)\times I\varphi + (3+m)\times B\varphi + 3\times (2+o)\times E$
Notes: n:	When I	$\phi$ :B $\phi$ = 8:1, n = 0	0 to 7
	When I	$\phi$ :B $\phi$ = 4:1, n = 0	0 to 3
	When I	$\phi$ :B $\phi$ = 3:1, n = 0	0 to 2
	\	I.D.I. 0.1 - 4	0 to 4

bus are input and output in synchronization with rising edges of the corresponding clock. The L bus and I bus are synchronized with the I $\phi$  and B $\phi$  clocks, respectively. Figure 9. an example of the timing of write access to a word of data over the external bus, with a of 8 bits, when I $\phi$ :B $\phi$  = 2:1. Once the CPU has output the data to the L bus, data are trar the I bus in synchronization with rising edges of B $\phi$ . There are two I $\phi$  clock cycles in a clock cycle when I $\phi$ : B $\phi$  = 2:1. Thus, when I $\phi$ : B $\phi$  = 2:1, data transfer from the L bus to takes (1 + n) × I $\phi$  (n = 0 to 1) (2 × I $\phi$  is indicated in figure 9.13). The relation between the data output to the L bus and the rising edge of B $\phi$  depends on the state of program ex Data output to the I bus are transferred to the external bus after one cycle of B $\phi$ . External

 $(1 + n) \times I\phi + (3 + m) \times B\phi + 1 \times I\phi$ 

 $(1 + n) \times I_{\phi} + (3 + m) \times B_{\phi} + 1 \times (2 + o) \times B_{\phi}$ 

When  $I\phi:B\phi=2:1$ , n=0 to 1 When  $I\phi:B\phi=1:1$ , n=0

m, o: m: Wait setting, o: Wait setting + idle setting

Read

Write

Word

For details, see section 9.4, Register Descriptions.

Synchronous logic and a layered bus structure have been adopted for this LSI circuit. Descriptions.

each data takes at least two cycles, and this can be prolonged by the BSC register setting o in the formulae for number of access cycles). In the case shown in figure 9.13, since n 0, and o = 0, access takes  $2 \times I\phi + 3 \times B\phi + 2 \times B\phi$ .

# Figure 9.13 Timing of Write Access to Word Data in External Memory When $I\phi:B\phi=2:1$ and External Bus Width is 8 Bits

Figure 9.14 shows an example of the timing of read access when the external bus width is than or equal to the data width and  $I\phi$ :  $B\phi = 4:1$ . Transfer from the L bus to the external bus performed in the same way as for write access. In the case of reading, however, values out the external bus must be transferred to the CPU. Transfers from the external bus to the L brown the I bus to the L bus are again performed in synchronization with rising edges of the respective bus clocks. In the actual operation, transfer from the external bus to the L bus to  $\Phi$  period. In the case shown in the figure, where  $\Phi$  and  $\Phi$  access takes  $\Phi$  access takes  $\Phi$  and  $\Phi$  and  $\Phi$  access takes  $\Phi$  and  $\Phi$  access takes  $\Phi$  and  $\Phi$  a




Figure 9.14 Timing of Read Access with Condition Iφ:Bφ = 4:1 and External Bus Width ≥ Data Width

For access by the DTC, the access cycles are obtained by subtracting the cycles of  $I\phi$  required L-bus access from the access cycles required for access by the CPU.

Rev. 3.00 Jan. 18, 2010 Page 240 of 1154 REJ09B0402-0300

RENESAS

	<ul> <li>— Simultaneous clearing by compare match and input capture is possible</li> </ul>
	— Register simultaneous input/output is possible by synchronous counter operation
	— A maximum 12-phase PWM output is possible in combination with synchronous
•	Buffer operation settable for channels 0, 3, and 4
•	Phase counting mode settable independently for each of channels 1 and 2
•	Cascade connection operation
•	Fast access via internal 16-bit bus

A total of six-phase waveform output, which includes complementary PWM output,

• AC synchronous motor (brushless DC motor) drive mode using complementary PW

— Multiple timer counters (TCNT) can be written to simultaneously

- 28 interrupt sources
- Automatic transfer of register data
- A/D converter start trigger can be generated

— Waveform output at compare match

Input capture functionCounter clear operation

- Module standby mode can be settable
- positive and negative phases of reset PWM output by interlocking operation of chan 4, is possible.
- and reset PWM output is settable by interlocking operation of channels 0, 3, and 4, a selection of two types of waveform outputs (chopping and level) is possible.
- Dead time compensation counter available in channel 5
- In complementary PWM mode, interrupts at the crest and trough of the counter valu converter start triggers can be skipped.



General registers/ buffer registers		TGRC_0 TGRD_0 TGRF_0	_	_	TGRC_3 TGRD_3
		TIOCOA TIOCOB TIOCOC TIOCOD	TIOC1A TIOC1B	TIOC2A TIOC2B	TIOC3A TIOC3B TIOC3C TIOC3D
Counter cl function	ear	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
Compare	0 output	√	V	V	√
match output	1 output	√	V	V	√
output	Toggle output	√	√	√	√
Input capto function	ure	V	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
Synchrono operation	ous	√	V	V	V
PWM mod	e 1	√	V	V	√
PWM mod	e 2	√	V	V	_
Compleme PWM mod	•	_	_	_	$\sqrt{}$
Reset PW	M mode	_	_	_	√
AC synchronous motor drive mode		$\sqrt{}$	_	_	√

TGRB\_0

TGRE\_0

TGRB\_1

TGRB\_2

TGRB\_3

TGRB\_4

TGRC\_4 TGRD\_4

TIOC4A

TIOC4B

TIOC4C

TIOC4D

compare

match or

input capture

TGR

 $\sqrt{}$ 

 $\sqrt{}$ 

 $\sqrt{}$ 

TG

TG

Inp

TIC

TIC

TIC

TG

cor

ma

inp

=< ^<

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 242 of 1154

					underflow	
A/D converter start trigger	TGRA_0 compare match or input capture	TGRA_1 compare match or input capture	TGRA_2 compare match or input capture	TGRA_3 compare match or input capture	TGRA_4 compare match or input capture	
	TGRE_0 compare match				TCNT_4 underflow (trough) in complement ary PWM mode	

REJ09

and TCNT

overflow or

Ca

- Gridomon	0.1.401.11011
input capture 0C	input input in capture 3C capture 4C c
<ul> <li>Compare match or input capture 0D</li> <li>Compare</li> </ul>	<ul> <li>Compare match or input input capture 3D</li> <li>Overflow</li> <li>Compare match or input capture 4D</li> <li>Overflow</li> </ul>
match 0E	underflow
<ul> <li>Compare match 0F</li> </ul>	
<ul> <li>Overflow</li> </ul>	

					request at a match between TADCORB _4 and TCNT_4
Interrupt skipping function	_	_	_	• Skips TGRA_3 compare match interrupts	Skips — TCIV_4 interrupts
l egendî					

### [Legend

√: Possible

-: Not possible

REJ09

start




Figure 10.1 Block Diagram of MTU2

Rev. 3.00 Jan. 18, 2010 Page 246 of 1154 REJ09B0402-0300



	TIOC1B	I/O	TGRB_1 input capture input/output compare output/PWM
2	TIOC2A	I/O	TGRA_2 input capture input/output compare output/PWM
	TIOC2B	I/O	TGRB_2 input capture input/output compare output/PWM
3	TIOC3A	I/O	TGRA_3 input capture input/output compare output/PWM
	TIOC3B	I/O	TGRB_3 input capture input/output compare output/PWM
	TIOC3C	I/O	TGRC_3 input capture input/output compare output/PWM
	TIOC3D	I/O	TGRD_3 input capture input/output compare output/PWM
4	TIOC4A	I/O	TGRA_4 input capture input/output compare output/PWM
	TIOC4B	I/O	TGRB_4 input capture input/output compare output/PWM
	TIOC4C	I/O	TGRC_4 input capture input/output compare output/PWM
	TIOC4D	I/O	TGRD_4 input capture input/output compare output/PWM
5	TIC5U	Input	TGRU_5 input capture input/external pulse input pin
	TIC5V	Input	TGRV_5 input capture input/external pulse input pin
	TIC5W	Input	TGRW_5 input capture input/external pulse input pin

Input External clock D input pin

(Channel 2 phase counting mode B phase input)

TGRA\_0 input capture input/output compare output/PWM

TGRB\_0 input capture input/output compare output/PWM

TGRC 0 input capture input/output compare output/PWM

TGRD\_0 input capture input/output compare output/PWM

TGRA\_1 input capture input/output compare output/PWM

TCLKD

TIOC0A

TIOC0B

TIOC0C

TIOC0D

TIOC1A

I/O

I/O

I/O

I/O

I/O

0

1



Timer mode register_3	TMDR_3	R/W	H'00	H'FFFFC202	8, 1
Timer mode register_4	TMDR_4	R/W	H'00	H'FFFFC203	8
Timer I/O control register H_3	TIORH_3	R/W	H'00	H'FFFFC204	8, 1
Timer I/O control register L_3	TIORL_3	R/W	H'00	H'FFFFC205	8
Timer I/O control register H_4	TIORH_4	R/W	H'00	H'FFFFC206	8, 1
Timer I/O control register L_4	TIORL_4	R/W	H'00	H'FFFFC207	8
Timer interrupt enable register_3	TIER_3	R/W	H'00	H'FFFFC208	8, 1
Timer interrupt enable register_4	TIER_4	R/W	H'00	H'FFFFC209	8
Timer output master enable register	TOER	R/W	H'C0	H'FFFFC20A	8
Timer gate control register	TGCR	R/W	H'80	H'FFFFC20D	8
Timer output control register 1	TOCR1	R/W	H'00	H'FFFFC20E	8, 1
Timer output control register 2	TOCR2	R/W	H'00	H'FFFFC20F	8
Timer counter_3	TCNT_3	R/W	H'0000	H'FFFFC210	16,
Timer counter_4	TCNT_4	R/W	H'0000	H'FFFFC212	16
Timer cycle data register	TCDR	R/W	H'FFFF	H'FFFFC214	16,
Timer dead time data register	TDDR	R/W	H'FFFF	H'FFFFC216	16
Timer general register A_3	TGRA_3	R/W	H'FFFF	H'FFFFC218	16,
Timer general register B_3	TGRB_3	R/W	H'FFFF	H'FFFFC21A	16
Timer general register A_4	TGRA_4	R/W	H'FFFF	H'FFFFC21C	16,
Timer general register B_4	TGRB_4	R/W	H'FFFF	H'FFFFC21E	16
Rev. 3.00 Jan. 18, 2010 Page 248 REJ09B0402-0300	of 1154	H/W ENES		n FFFFG21E	10

ICH\_3

TCR\_4

H/VV

R/W

HUU

H'00

HTFFFFC200

H'FFFFC201

8, I

8

Timer control register\_3

Timer control register\_4

register					
Timer output level buffer register	TOLBR	R/W	H'00	H'FFFFC236	8
Timer buffer operation transfer mode register_3	TBTM_3	R/W	H'00	H'FFFFC238	8,
Timer buffer operation transfer mode register_4	TBTM_4	R/W	H'00	H'FFFFC239	8
Timer A/D converter start request control register	TADCR	R/W	H'0000	H'FFFFC240	16
Timer A/D converter start request cycle set register A_4	TADCORA_4	R/W	H'FFFF	H'FFFFC244	16
Timer A/D converter start request cycle set register B_4	TADCORB_4	R/W	H'FFFF	H'FFFFC246	16
Timer A/D converter start request cycle set buffer register A_4	TADCOBRA_4	R/W	H'FFFF	H'FFFFC248	16
Timer A/D converter start request cycle set buffer register B_4	TADCOBRB_4	R/W	H'FFFF	H'FFFFC24A	16

1011\_7

**TITCR** 

TITCNT

**TBTER** 

**TDER** 

Timer interrupt skipping set

Timer interrupt skipping

Timer buffer transfer set

Timer dead time enable

register

counter

register

11/11 1100

R/W

R

R/W

R/W

H'00

H'00

H'00

H'01









1111110220

H'FFFFC230

H'FFFFC231

H'FFFFC232

H'FFFFC234

8,

8

8



/W         H'00         H'FFFFC302         8           /W         H'00         H'FFFFC303         8           /W         H'00         H'FFFFC304         8           /W         H'00         H'FFFFC305         8           /W         H'0000         H'FFFFC306         1           /W         H'FFFF         H'FFFFC308         1           /W         H'FFFF         H'FFFFC30C         1           /W         H'FFFF         H'FFFFC30E         1           /W         H'FFFF         H'FFFFC320         1           /W         H'FFFF         H'FFFFC322         1           /W         H'00         H'FFFFC325         8           /W         H'00         H'FFFFC326         8
/W H'00 H'FFFC304 8  /W H'C0 H'FFFC305 8  /W H'0000 H'FFFFC306 1  /W H'FFFF H'FFFFC30A 1  /W H'FFFF H'FFFFC30C 1  /W H'FFFF H'FFFFC30E 1  /W H'FFFF H'FFFFC320 1  /W H'FFFF H'FFFFC320 1  /W H'FFFF H'FFFFC322 1  /W H'O0 H'FFFFC324 8
/W H'C0 H'FFFC305 8 /W H'0000 H'FFFFC306 1 /W H'FFFF H'FFFFC308 1 /W H'FFFF H'FFFFC30A 1 /W H'FFFF H'FFFFC30C 1 /W H'FFFF H'FFFFC30E 1 /W H'FFFF H'FFFFC320 1 /W H'FFFF H'FFFFC322 1 /W H'O0 H'FFFFC324 8
/W         H'0000         H'FFFFC306         1           /W         H'FFFF         H'FFFFC308         1           /W         H'FFFF         H'FFFFC30A         1           /W         H'FFFF         H'FFFFC30C         1           /W         H'FFFF         H'FFFFC30E         1           /W         H'FFFF         H'FFFFC320         1           /W         H'FFFF         H'FFFFC322         1           /W         H'00         H'FFFFC324         8           /W         H'C0         H'FFFFC325         8
/W         H'FFFF         H'FFFFC308         1           /W         H'FFFF         H'FFFFC30A         1           /W         H'FFFF         H'FFFFC30C         1           /W         H'FFFF         H'FFFFC30E         1           /W         H'FFFF         H'FFFFC320         1           /W         H'FFFF         H'FFFFC322         1           /W         H'00         H'FFFFC324         8           /W         H'C0         H'FFFFC325         8
/W         H'FFFF         H'FFFFC30A         1           /W         H'FFFF         H'FFFFC30C         1           /W         H'FFFF         H'FFFFC30E         1           /W         H'FFFF         H'FFFFC320         1           /W         H'FFFF         H'FFFFC322         1           /W         H'00         H'FFFFC324         8           /W         H'C0         H'FFFFC325         8
/W H'FFFF H'FFFC30C 1 /W H'FFFF H'FFFFC320 1 /W H'FFFF H'FFFFC322 1 /W H'FFFF H'FFFFC322 8 /W H'OO H'FFFFC325 8
/W H'FFFF H'FFFFC30E 1 /W H'FFFF H'FFFFC320 1 /W H'FFFF H'FFFFC322 1 /W H'00 H'FFFFC324 8 /W H'C0 H'FFFFC325 8
/W H'FFFF H'FFFFC320 1 /W H'FFFF H'FFFFC322 1 /W H'00 H'FFFFC324 8 /W H'C0 H'FFFFC325 8
/W H'FFFF H'FFFFC322 1 /W H'00 H'FFFFC324 8 /W H'C0 H'FFFFC325 8
/W H'00 H'FFFFC324 8 /W H'C0 H'FFFFC325 8
/W H'C0 H'FFFFC325 8
/W H'00 H'FFFC326 8
/W H'00 H'FFFC380 8
/W H'00 H'FFFC381 8
/W H'00 H'FFFC382 8
/W H'00 H'FFFFC384 8
/W H'C0 H'FFFC385 8
/W /W /W

TMDR\_0

R/W

H'00

H FFFFC300

H'FFFFC301

ο, ι

rimer control register\_0

Timer mode register\_0

Timer counter U_5	TCNTU_5	R/W	H'0000	H'FFFFC480	16
Timer general register U_5	TGRU_5	R/W	H'FFFF	H'FFFFC482	16
Timer control register U_5	TCRU_5	R/W	H'00	H'FFFFC484	8
Timer I/O control register U_5	TIORU_5	R/W	H'00	H'FFFFC486	8
Timer counter V_5	TCNTV_5	R/W	H'0000	H'FFFFC490	16
Timer general register V_5	TGRV_5	R/W	H'FFFF	H'FFFFC492	16
Timer control register V_5	TCRV_5	R/W	H'00	H'FFFFC494	8
Timer I/O control register V_5	TIORV_5	R/W	H'00	H'FFFFC496	8
Timer counter W_5	TCNTW_5	R/W	H'0000	H'FFFFC4A0	16
Timer general register W_5	TGRW_5	R/W	H'FFFF	H'FFFFC4A2	16
Timer control register W_5	TCRW_5	R/W	H'00	H'FFFFC4A4	8
Timer I/O control register W_5	TIORW_5	R/W	H'00	H'FFFFC4A6	8
Timer status register_5	TSR_5	R/W	H'00	H'FFFFC4B0	8
Timer interrupt enable register_5	TIER_5	R/W	H'00	H'FFFFC4B2	8
Timer start register_5	TSTR_5	R/W	H'00	H'FFFFC4B4	8

TCNTCMPCLR R/W

TIER\_2

TSR<sub>2</sub>

TCNT\_2

TGRA\_2

TGRB\_2

R/W

R/W

R/W

R/W

R/W

H'00

H'C0

H'0000

H'FFFF

H'FFFF

Timer interrupt enable

Timer status register\_2

Timer general register A\_2

Timer general register B\_2

Timer compare match clear

register

Timer counter\_2

register\_2



H'00

H'FFFFC404

H'FFFFC405

H'FFFFC406

H'FFFFC408

H'FFFFC40A

8,

8

16

16

16

Rev. 3.00 Jan. 18, 2010 Page

				See tables 10.4 and 10.5 for details.
4, 3	CKEG[1:0]	00	R/W	Clock Edge 0 and 1
				These bits select the input clock edge. When the clock is counted using both edges, the input cloperiod is halved (e.g. MP $\phi$ /4 both edges = MPG edge). If phase counting mode is used on charmand 2, this setting is ignored and the phase counted setting has priority. Internal clock edges is valid when the input clock is MP $\phi$ /4 or slowe MP $\phi$ /1, or the overflow/underflow of another charmal selected for the input clock, although values can written, counter operation compiles with the initial clock.
				00: Count at rising edge
				01: Count at falling edge
				1x: Count at both edges
2 to 0	TPSC[2:0]	000	R/W	Time Prescaler 0 to 2
				These bits select the TCNT counter clock. The source can be selected independently for each See tables 10.6 to 10.10 for details.
[Legen	d]			
x:	Don't care			

Initial

Value

000

R/W

R/W

Description

Counter Clear 0 to 2

These bits select the TCNT counter clearing se

Bit

7 to 5

**Bit Name** 

CCLR[2:0]



REJ09B0402-0300

			-	_	3				
				1	TCNT cleared by TGRC compare mate capture*2				
			1	0	TCNT cleared by TGRD compare mate capture*2				
			1	TCNT cleared by counter clearing for a channel performing synchronous clear synchronous operation* <sup>1</sup>					
Notes:	1.	Synchronous	Synchronous operation is set by setting the SYNC bit in TSYR to 1.						
	2.	When TGRC	When TGRC or TGRD is used as a buffer register, TCNT is not cleared beca						

Bit 5

0

1

CCLR0

buffer register setting has priority, and compare match/input capture does no

**Description** 

capture

TCNT clearing disabled

TCNT cleared by TGRA compare ma

0

0

1

Bit 7

Channel

1, 2

Table 10.5 CCLR0 to CCLR2 (Channels 1 and 2)

0

Reserved\*2 CCLR1

Bit 6

	1	0	TCNT cleared by TGRB compare ma capture
		1	TCNT cleared by counter clearing for channel performing synchronous clear synchronous operation* <sup>1</sup>
Notes: 1.	Synchronous operation i	s selected b	by setting the SYNC bit in TSYR to 1.

- 2. Bit 7 is reserved in channels 1 and 2. It is always read as 0 and cannot be mo
  - 2. Bit 7 is reserved in channels 1 and 2. It is always read as 0 and cannot be r



Rev. 3.00 Jan. 18, 2010 Page

REJ09

synchronous operation\*

TCNT clearing disabled

1 External clock: counts on TCLKD pin in	1	0	External clock: counts on TCLKC pin in
		1	External clock: counts on TCLKD pin in

Bit 0

0

TPSC0

**Description** 

Internal clock: counts on MP<sub>0</sub>/1

Counts on TCNT\_2 overflow/underflow

Table 10.7 TPSC0 to TPSC2 (Channel 1)

Bit 1

0

TPSC1

Bit 2

0

TPSC2

Channel

1

			·
		1	Internal clock: counts on MPφ/4
	1	0	Internal clock: counts on MP <sub>\$\phi\$</sub> /16
		1	Internal clock: counts on MP <sub>\$\phi\$</sub> /64
1	0	0	External clock: counts on TCLKA pin ir
		1	External clock: counts on TCLKB pin ir
	1	0	Internal clock: counts on MP\$/256

Note: This setting is ignored when channel 1 is in phase counting mode.

1

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 254 of 1154

1 Internal clock: counts on MPφ/1024	1	0	External clock: counts on TCLKC pin i
		1	Internal clock: counts on MPφ/1024

Note: This setting is ignored when channel 2 is in phase counting mode.

Table 10.9 TPSC0 to TPSC2 (Channels 3 and 4)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
3, 4	0	0	0	Internal clock: counts on MPφ/1
			1	Internal clock: counts on MPφ/4
		1	0	Internal clock: counts on MPφ/16
			1	Internal clock: counts on MPφ/64
	1	0	0	Internal clock: counts on MPφ/256
			1	Internal clock: counts on MPφ/1024
		1	0	External clock: counts on TCLKA pin i
			1	External clock: counts on TCLKB pin i

### 10.3.2 Timer Mode Register (TMDR)

The TMDR registers are 8-bit readable/writable registers that are used to set the operating each channel. The MTU2 has five TMDR registers, one each for channels 0 to 4. TMDR settings should be changed only when TCNT operation is stopped.

Bit:	7	6	5	4	3	2	1	0
	-	BFE	BFB	BFA		MD	[3:0]	
Initial value:	0	0	0	0	0	0	0	0
R/W:	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	_	Reserved
				This bit is always read as 0. The write value shalways be 0.
6	BFE	0	R/W	Buffer Operation E
				Specifies whether TGRE_0 and TGRF_0 are to in the normal way or to be used together for but operation. Compare match with TGRF occurs when TGRF is used as a buffer register.
				In channels 1 to 4, this bit is reserved. It is always 0 and the write value should always be 0.
				0: TGRE_0 and TGRF_0 operate normally
				1: TGRE_0 and TGRF_0 used together for but operation

Rev. 3.00 Jan. 18, 2010 Page 256 of 1154

REJ09B0402-0300



				1: TGRB and TGRD used together for buffer
4	BFA	0	R/W	Buffer Operation A
				Specifies whether TGRA is to operate in the rway, or TGRA and TGRC are to be used toge buffer operation. When TGRC is used as a buregister, TGRC input capture/output compare take place in modes other than complementa mode, but compare match with TGRC occurs complementary PWM mode. Since the TGFC be set if a compare match occurs on channel Tb interval in complementary PWM mode, the bit in timer interrupt enable register 4 (TIER_4 be cleared to 0.

R/W

3 to 0

MD[3:0]

0000

cleared to 0.

\_\_\_\_\_

Modes 0 to 3

interrupt enable register 3/4 (TIER\_3/4) shou

In channels 1 and 2, which have no TGRD, b reserved. It is always read as 0 and cannot b 0: TGRB and TGRD operate normally

In channels 1 and 2, which have no TGRC, b reserved. It is always read as 0 and cannot b

These bits are used to set the timer operating

0: TGRA and TGRC operate normally1: TGRA and TGRC used together for buffer

See table 10.11 for details.

		1	Phase counting mode 4*2
0	0	0	Reset synchronous PWM mode*3
		1	Setting prohibited
	1	х	Setting prohibited
1	0	0	Setting prohibited
		1	Complementary PWM mode 1 (transmit at crest)*3
	1	0	Complementary PWM mode 2 (transmit at trough)*
		1	Complementary PWM mode 2 (transmit at crest and trough) $*^3$

Phase counting mode 3\*2

## [Legend]

1

x: Don't care

Notes: 1. PWM mode 2 cannot be set for channels 3 and 4.

1

0

- Notes. 1. I Will mode 2 cannot be set for charmers 5 and -
  - 2. Phase counting mode cannot be set for channels 0, 3, and 4.3. Reset synchronous PWM mode and complementary PWM mode can only be set for channels 0, 3, and 4.
    - channel 3 settings. However, do not set channel 4 to reset synchronous PWM complementary PWM mode. Reset synchronous PWM mode and complement mode cannot be set for channels 0, 1, and 2.

channel 3. When channel 3 is set to reset synchronous PWM mode or comple PWM mode, the channel 4 settings become ineffective and automatically confi

Rev. 3.00 Jan. 18, 2010 Page 258 of 1154

When TGRC or TGRD is designated for buffer operation, this setting is invalid and the operates as a buffer register.

TIORH\_0, TIOR\_1, TIOR\_2, TIORH\_3, TIORH\_4

Bit:	7	6	5	4	3	2	1	0
		IOB	[3:0]		IOA[3:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	IOB[3:0]	0000	R/W	I/O Control B0 to B3
				Specify the function of TGRB.
				See the following tables.
				TIORH_0: Table 10.12 TIOR_1: Table 10.14 TIOR_2: Table 10.15 TIORH_3: Table 10.16 TIORH_4: Table 10.18
3 to 0	IOA[3:0]	0000	R/W	I/O Control A0 to A3
				Specify the function of TGRA.
				See the following tables.
				TIORH_0: Table 10.20 TIOR_1: Table 10.22 TIOR_2: Table 10.23 TIORH 3: Table 10.24

TIORH\_4: Table 10.26

3 to 0 IOC[3:0] 0000 R/W I/O Control C0 to C3 Specify the function of TGRC. See the following tables. TIORL_0: Table 10.21 TIORL_3: Table 10.25 TIORL_4: Table 10.27					TIORL_0: Table 10.13 TIORL_3: Table 10.17 TIORL_4: Table 10.19
	3 to 0	IOC[3:0]	0000	R/W	Specify the function of TGRC. See the following tables. TIORL_0: Table 10.21 TIORL_3: Table 10.25

## • TIORU\_5, TIORV\_5, TIORW\_5

Bit:	7	6	5	4	3	2	1	0
[	-	-	-			IOC[4:0]		
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write valual always be 0.
4 to 0	IOC[4:0]	00000	R/W	I/O Control C0 to C4
				Specify the function of TGRU_5, TGRV_5, and TGRW_5.
				For details, see table 10.28.

Rev. 3.00 Jan. 18, 2010 Page 260 of 1154

2010 1 ago 200 of



					Toggle output at compare match
-	1	0	0	-	Output retained
	·-		1	<del>-</del>	Initial output is 1
					0 output at compare match
	·-	1	0	<del>-</del>	Initial output is 1
					1 output at compare match
		-	1	<del>-</del>	Initial output is 1
					Toggle output at compare match
	0	0	0		Input capture at rising edge
		1 register	register	Input capture at falling edge	
	1	1	Х	<del>-</del>	Input capture at both edges
-	1	Х	Х		Capture input source is channel 1/coun Input capture at TCNT_1 count-up/cour

initial output is 0

# [Legend]

x: Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

			1		ililiai output is o
					Toggle output at compare match
	1	0	0	•	Output retained
			1	•	Initial output is 1
					0 output at compare match
		1	0	•	Initial output is 1
					1 output at compare match
			1	•	Initial output is 1
					Toggle output at compare match
	0	• •			Input capture at rising edge
			1	register*2	Input capture at falling edge
		1	Х	•	Input capture at both edges
	1	х х		•	Capture input source is channel 1/count

Input capture at TCNT\_1 count-up/count

### [Legend] x:

1

Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFB bit in TMDR\_0 is set to 1 and TGRD\_0 is used as a buffer regis

setting is invalid and input capture/output compare is not generated.

					· · · · · · · · · · · · · · · · · · ·
	1	0	0	,	Output retained
			1	•	Initial output is 1
					0 output at compare match
		1	0	•	Initial output is 1
					1 output at compare match
			1	•	Initial output is 1
					Toggle output at compare match
1	0	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	х	· -	Input capture at both edges
	1	Х	х		Input capture at generation of TGRC_0 match/input capture
[Legend]	]				

Toggle output at compare match

x: Don't care

After power-on reset, 0 is output until TIOR is set. Note:

			1		Initial output is 0
					Toggle output at compare match
	1	0	0	•	Output retained
			1	•	Initial output is 1
					0 output at compare match
		1	0	•	Initial output is 1
					1 output at compare match
			1	•	Initial output is 1
					Toggle output at compare match
1	х	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	х	•	Input capture at both edges

## [Legend]

x: Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 264 of 1154

					Toggle output at compare match
	1	0	0	•	Output retained
		•	1	•	Initial output is 1
					0 output at compare match
	•	1	0	•	Initial output is 1
					1 output at compare match
		•	1	•	Initial output is 1
					Toggle output at compare match
	х	0	0		Input capture at rising edge
		•	1	register	Input capture at falling edge
	•	1	х	•	Input capture at both edges
gend.					

# [Legend]

Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

					Toggle output at compare match
	1	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0	<del>-</del>	Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	х	0	0		Input capture at rising edge
			1	register*2	Input capture at falling edge
		1	Х	-	Input capture at both edges
[Leas	endl				

## [Legen

x: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

 When the BFB bit in TMDR\_3 is set to 1 and TGRD\_3 is used as a buffer regis setting is invalid and input capture/output compare is not generated.

Rev. 3.00 Jan. 18, 2010 Page 266 of 1154

				loggle output at compare match
1	0	0	_	Output retained
		1	_	Initial output is 1
				0 output at compare match
	1	0	-	Initial output is 1
				1 output at compare match
		1	<u>-</u>	Initial output is 1
				Toggle output at compare match
Х	0	0		Input capture at rising edge
		1	register	Input capture at falling edge
	1	х	-	Input capture at both edges

## [Legend]

Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

					Toggle output at compare match
	1	0	0	_	Output retained
			1	_	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	<del>_</del>	Initial output is 1
					Toggle output at compare match
1	Х	0	0		Input capture at rising edge
			1	register*2	Input capture at falling edge
		1	х	_	Input capture at both edges
[Lea	endl				

## [Legend

x: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

 When the BFB bit in TMDR\_4 is set to 1 and TGRD\_4 is used as a buffer regis setting is invalid and input capture/output compare is not generated.

Rev. 3.00 Jan. 18, 2010 Page 268 of 1154

·			7		Initial output is 0
Initial output is 1 0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 1 output at compare match Initial output is 1 Toggle output at compare match  0 0 Input capture Input capture at rising edge Input capture at falling edge Input capture at both edges  1 x x Capture input source is channel 1/cour					Toggle output at compare match
0 output at compare match Initial output is 1 1 output at compare match Initial output is 1 1 Toggle output at compare match  0 0 Input capture Input capture at rising edge 1 register Input capture at falling edge Input capture at both edges  1 x x Capture input source is channel 1/cour	1	0	0	•	Output retained
1 0 Initial output is 1 1 output at compare match 1 Initial output is 1 Toggle output at compare match 0 0 Input capture Input capture at rising edge 1 register Input capture at falling edge 1 x X Capture input source is channel 1/cour			1	•	Initial output is 1
1 output at compare match Initial output is 1 Toggle output at compare match  0 0 Input capture Input capture at rising edge register Input capture at falling edge Input capture at both edges  1 x x Capture input source is channel 1/cour					0 output at compare match
1 Initial output is 1 Toggle output at compare match  0 0 Input capture Input capture at rising edge 1 register Input capture at falling edge 1 x X Capture input source is channel 1/cour		1	0		Initial output is 1
Toggle output at compare match  0 0 Input capture Input capture at rising edge 1 register Input capture at falling edge 1 x x Capture at both edges Capture input source is channel 1/cour					1 output at compare match
0 0 Input capture Input capture at rising edge 1 register Input capture at falling edge 1 x x Capture at both edges 1 x x Capture input source is channel 1/cour			1	•	Initial output is 1
1 register Input capture at falling edge 1 x Input capture at both edges 1 x x Capture input source is channel 1/cour					Toggle output at compare match
1 x Input capture at failing edge  1 x Input capture at both edges  1 x x Capture input source is channel 1/cour	0	0	0		Input capture at rising edge
1 x x Capture input source is channel 1/cour			1	register	Input capture at falling edge
·		1	х	•	Input capture at both edges
Input capture at TCNT_1 count-up/cou	1	х	х	•	Capture input source is channel 1/coun
					Input capture at TCNT_1 count-up/cou

[Legend]
x: Don't care

x. Don't ca

Note: \* After power-on reset, 0 is output until TIOR is set.

		1		Initial output is 0
				Toggle output at compare match
1	0	0	•	Output retained
		1	•	Initial output is 1
				0 output at compare match
	1	0	•	Initial output is 1
				1 output at compare match
		1	•	Initial output is 1
 				Toggle output at compare match
0	0	0		Input capture at rising edge
		1	register*2	Input capture at falling edge
	1	Х	•	Input capture at both edges
1	х	х	•	Capture input source is channel 1/count

## [Legend]

1

x: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

After power-on reset, 0 is output until 11OH is set.
 When the BFA bit in TMDR\_0 is set to 1 and TGRC\_0 is used as a buffer regis

setting is invalid and input capture/output compare is not generated.

Input capture at TCNT\_1 count-up/count

Rev. 3.00 Jan. 18, 2010 Page 270 of 1154

				_	
•	1	0	0	•	Output retained
			1	<del>-</del>	Initial output is 1
					0 output at compare match
		1	0	•	Initial output is 1
					1 output at compare match
			1	•	Initial output is 1
					Toggle output at compare match
1	0	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	х	<del>-</del>	Input capture at both edges
	1	Х	х		Input capture at generation of channel compare match/input capture
[Legend]	Ī				

Toggle output at compare match

x: Don't care

\* After power-on reset, 0 is output until TIOR is set. Note:



			1		Initial output is 0
					Toggle output at compare match
	1	0	0	•	Output retained
			1	•	Initial output is 1
					0 output at compare match
		1	0	•	Initial output is 1
					1 output at compare match
			1	•	Initial output is 1
					Toggle output at compare match
1	х	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	х	•	Input capture at both edges

[Legend]

x: Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 272 of 1154

1	0	0	_	Output retained
		1	_	Initial output is 1
				0 output at compare match
	1	0	_	Initial output is 1
				1 output at compare match
		1	_	Initial output is 1
				Toggle output at compare match
х	0	0		Input capture at rising edge
		1	<sup>–</sup> register	Input capture at falling edge
	1	х	=	Input capture at both edges
end]				

Toggle output at compare match

# [Leger

x: Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0	<del></del> ,	Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	х	0	0		Input capture at rising edge
			1	register*2	Input capture at falling edge
		1	Х		Input capture at both edges
[Lege	end]				

x: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFA bit in TMDR\_3 is set to 1 and TGRC\_3 is used as a buffer regis setting is invalid and input capture/output compare is not generated.

1	1 0	0		Output retained
		1		Initial output is 1
				0 output at compare match
	1	0	<u></u>	Initial output is 1
				1 output at compare match
		1	<u></u>	Initial output is 1
				Toggle output at compare match
Х	0	0		Input capture at rising edge
		1	register	Input capture at falling edge
	1	Х	<del></del>	Input capture at both edges
nd]				

Toggle output at compare match

# [Leger x:

Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	Х	0	0		Input capture at rising edge
			1	register*2	Input capture at falling edge
		1	Х		Input capture at both edges
Lege	end]				

Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFA bit in TMDR\_4 is set to 1 and TGRC\_4 is used as a buffer regis setting is invalid and input capture/output compare is not generated.

Rev. 3.00 Jan. 18, 2010 Page 276 of 1154

	1	X	X	Setting prohibited
1	0	0	0	Setting prohibited
			1	Measurement of low pulse width of external in
				Capture at trough of complementary PWM me
		1	0	Measurement of low pulse width of external ir
				Capture at crest of complementary PWM mod
			1	Measurement of low pulse width of external in
				Capture at crest and trough of complementary mode
	1	0	0	Setting prohibited
			1	Measurement of high pulse width of external
				Capture at trough of complementary PWM me
		1	0	Measurement of high pulse width of external
				Capture at crest of complementary PWM mod
			1	Measurement of high pulse width of external
				Capture at crest and trough of complementary mode

Setting prohibited

Setting prohibited

Input capture at rising edge

Input capture at falling edge

Input capture at both edges

1

0

1

Х

0

Х

0

1

Х

0

1

0

1

Input capture

register



				-
2	CMPCLR5U	0	R/W	TCNT Compare Clear 5U
				Enables or disables requests to clear TCNTU_ TCNTU_5 and TGRU_5 compare match or inp capture.
				0: Disables TCNTU_5 to be cleared to H'0000 TCNTU_5 and TGRU_5 compare match or i capture
				1: Enables TCNTU_5 to be cleared to H'0000 TCNTU_5 and TGRU_5 compare match or capture
1	CMPCLR5V	0	R/W	TCNT Compare Clear 5V
				Enables or disables requests to clear TCNTV_TCNTV_5 and TGRV_5 compare match or inparture.
				0: Disables TCNTV_5 to be cleared to H'0000 TCNTV_5 and TGRV_5 compare match or i capture

All 0

R

Reserved

always be 0.

capture

These bits are always read as 0. The write val

1: Enables TCNTV\_5 to be cleared to H'0000 a TCNTV\_5 and TGRV\_5 compare match or i

7 to 3



Rev. 3.00 Jan. 18, 2010 Page 278 of 1154

## 10.3.5 Timer Interrupt Enable Register (TIER)

The TIER registers are 8-bit readable/writable registers that control enabling or disablin interrupt requests for each channel. The MTU2 has seven TIER registers, two for channone each for channels 1 to 5.

• TIER\_0, TIER\_1, TIER\_2, TIER\_3, TIER\_4

Bit:	7	6	5	4	3	2	1	0
	TTGE	TTGE2	TCIEU	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	TTGE	0	R/W	A/D Converter Start Request Enable
				Enables or disables generation of A/D converged requests by TGRA input capture/compare materials.
				0: A/D converter start request generation disa
				1: A/D converter start request generation ena

Rev. 3.00 Jan. 18, 2010 Page

REJ09

				Enables or disables interrupt requests (TCIU) TCFU flag when the TCFU flag in TSR is set t channels 1 and 2.
				In channels 0, 3, and 4, bit 5 is reserved. It is read as 0 and the write value should always b
				0: Interrupt requests (TCIU) by TCFU disabled
				1: Interrupt requests (TCIU) by TCFU enabled
4	TCIEV	0	R/W	Overflow Interrupt Enable
				Enables or disables interrupt requests (TCIV) TCFV flag when the TCFV flag in TSR is set t
				0: Interrupt requests (TCIV) by TCFV disabled
				1: Interrupt requests (TCIV) by TCFV enabled
3	TGIED	0	R/W	TGR Interrupt Enable D
				Enables or disables interrupt requests (TGID) TGFD bit when the TGFD bit in TSR is set to channels 0, 3, and 4.
				In channels 1 and 2, bit 3 is reserved. It is alw as 0 and the write value should always be 0.
				0: Interrupt requests (TGID) by TGFD bit disa
				1: Interrupt requests (TGID) by TGFD bit enal

R/W

5

TCIEU

0

undernow (trough) enabled

Underflow Interrupt Enable

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 280 of 1154

REJ09B0402-0300

				Enables or disables interrupt requests (TGIB) TGFB bit when the TGFB bit in TSR is set to
				0: Interrupt requests (TGIB) by TGFB bit disa
				1: Interrupt requests (TGIB) by TGFB bit enat
0	TGIEA	0	R/W	TGR Interrupt Enable A
				Enables or disables interrupt requests (TGIA) TGFA bit when the TGFA bit in TSR is set to
				0: Interrupt requests (TGIA) by TGFA bit disa

REJ09

1: Interrupt requests (TGIA) by TGFA bit enal

				1: A/D converter start request generation by comatch between TCNT_0 and TGRE_0 enab
6 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write valualways be 0.
1	TGIEF	0	R/W	TGR Interrupt Enable F
				Enables or disables interrupt requests by compatch between TCNT_0 and TGRF_0.
				0: Interrupt requests (TGIF) by TGFE bit disab

R/W

IGKE\_0.

0: A/D converter start request generation by co match between TCNT\_0 and TGRE\_0 disab

1: Interrupt requests (TGIF) by TGFE bit enabl

Enables or disables interrupt requests by comp match between TCNT\_0 and TGRE\_0. 0: Interrupt requests (TGIE) by TGEE bit disab 1: Interrupt requests (TGIE) by TGEE bit enab

TGR Interrupt Enable E

0

REJ09B0402-0300

0

**TGIEE** 

Rev. 3.00 Jan. 18, 2010 Page 282 of 1154

				CMFV5 bit when the CMFV5 bit in TSR_5 is
				0: Interrupt requests (TGIV_5) disabled
				1: Interrupt requests (TGIV_5) enabled
0	TGIE5W	0	R/W	TGR Interrupt Enable 5W
				Enables or disables interrupt requests (TGINCMFW5 bit when the CMFW5 bit in TSR_5
				0: Interrupt requests (TGIW_5) disabled
				1: Interrupt requests (TGIW 5) enabled

2

1

TGIE5U

TGIE5V

0

0

R/W

R/W

TGR Interrupt Enable 5U

TGR Interrupt Enable 5V

Enables or disables interrupt requests (TGIU\_CMFU5 bit when the CMFU5 bit in TSR\_5 is 0: Interrupt requests (TGIU\_5) disabled 1: Interrupt requests (TGIU\_5) enabled

Enables or disables interrupt requests (TGIV)

BIT	Bit Name	value	R/W	Description
7	TCFD	1	R	Count Direction Flag
				Status flag that shows the direction in which TC counts in channels 1 to 4.
				In channel 0, bit 7 is reserved. It is always read the write value should always be 1.
				0: TCNT counts down
				1: TCNT counts up
6	_	1	R	Reserved
				This bit is always read as 1. The write value she always be 1.
5	TCFU	0	R/(W)*1	Underflow Flag
				Status flag that indicates that TCNT underflow occurred when channels 1 and 2 are set to phacounting mode. Only 0 can be written, for flag c
				In channels 0, 3, and 4, bit 5 is reserved. It is al read as 0 and the write value should always be
				[Setting condition]
				When the TCNT value underflows (changes H'0000 to H'FFFF)  TOLER  T
				[Clearing condition]
				<ul> <li>When 0 is written to TCFU after reading TC</li> </ul>

Initial

# When 0 is written to TCFV after reading TO In channel 4, when DTC is activated by TO interrupt and the DISEL bit of MRB in DTC flag is also cleared. 3 TGFD 0 R/(W)\*1 Input Capture/Output Compare Flag D Status flag that indicates the occurrence of TG capture or compare match in channels 0, 3, ar 0 can be written, for flag clearing. In channels bit 3 is reserved. It is always read as 0 and the

[Clearing condition]

value should always be 0. [Setting conditions]

capture register [Clearing conditions]

output compare register

When TCNT = TGRD and TGRD is function

When TCNT value is transferred to TGRD capture signal and TGRD is functioning as

When DTC is activated by TGID interrupt a

DISEL bit of MRB in DTC is 0

Rev. 3.00 Jan. 18, 2010 Page

			<ul> <li>When TCNT value is transferred to TGRC capture signal and TGRC is functioning as capture register</li> </ul>
			[Clearing conditions]
			<ul> <li>When DTC is activated by TGIC interrupt a DISEL bit of MRB in DTC is 0</li> </ul>
			When 0 is written to TGFC after reading TG
1	TGFB	0	R/(W)*1 Input Capture/Output Compare Flag B
			Status flag that indicates the occurrence of TG capture or compare match. Only 0 can be writt flag clearing.
			[Setting conditions]
			When TCNT = TGRB and TGRB is function
			output compare register
			<ul> <li>When TCNT value is transferred to TGRB</li> </ul>

capture signal and TGRB is functioning as i

• When DTC is activated by TGIB interrupt ar

When 0 is written to TGFB after reading TG

DISEL bit of MRB in DTC is 0

capture register [Clearing conditions]

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 286 of 1154

REJ09B0402-0300

capture register

- When 0 is written to TGFA after reading T0
- When 0 is written to TGFA after reading 10

  Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed
- Writing 0 to this bit after reading it as 1 clears the hag and is the only answed
   If another flag setting condition occurs before writing 0 to the bit after reading flag will not be cleared by writing 0 to it once. In this case, read the bit as 1 ag write 0 to it.

REJ09

				These bits are always read as 0. The write valualways be 0.
1	TGFF	0	R/(W)*1	Compare Match Flag F
				Status flag that indicates the occurrence of commatch between TCNT_0 and TGRF_0.
				[Setting condition]
				<ul> <li>When TCNT_0 = TGRF_0 and TGRF_0 is functioning as compare register</li> <li>[Clearing condition]</li> </ul>
				When 0 is written to TGFF after reading TG
0	TGFE	0	R/(W)*1	Compare Match Flag E
				Status flag that indicates the occurrence of commatch between TCNT_0 and TGRE_0.
				[Setting condition]
				<ul> <li>When TCNT_0 = TGRE_0 and TGRE_0 is functioning as compare register</li> </ul>
				[Clearing condition]

All 0

5 to 2

R

always be 1.

Reserved

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed via 2. If another flag setting condition occurs before writing 0 to the bit after reading if flag will not be cleared by writing 0 to it once. In this case, read the bit as 1 again.

· When 0 is written to TGFE after reading TG



write 0 to it.

Rev. 3.00 Jan. 18, 2010 Page 288 of 1154

input capture or compare match.
[Setting conditions]
<ul> <li>When TCNTU_5 = TGRU_5 and TGRU_5 i functioning as output compare register</li> </ul>
<ul> <li>When TCNTU_5 value is transferred to TGI input capture signal and TGRU_5 is function input capture register</li> </ul>
<ul> <li>When TCNTU_5 value is transferred to TGI TGRU_5 is functioning as a register for mean pulse width of the external input signal. The timing is specified by the IOC bits in timer I/register U_5 (TIORU_5)*2</li> <li>[Clearing conditions]</li> </ul>
<ul> <li>When DTC is activated by a TGIU 5 interrulation</li> </ul>

2

CMFU5

always be 0.

R/(W)\*1 Compare Match/Input Capture Flag U5

DISEL bit of MRB in DTC is 0

• When 0 is written to CMFU5 after reading 0

Status flag that indicates the occurrence of TG

- When TCNTV\_5 value is transferred to TGR TGRV\_5 is functioning as a register for measurement of the second of the
- pulse width of the external input signal. The t timing is specified by the IOC bits in timer I/C register V\_5 (TIORV\_5)\*2

- [Clearing conditions]
- When DTC is activated by a TGIV\_5 interrup DISEL bit of MRB in DTC is 0
  - When 0 is written to CMFV5 after reading CM

When TCNTW\_5 value is transferred to TG TGRW\_5 is functioning as a register for me the pulse width of the external input signal.

transfer timing is specified by the IOC bits in control register W\_5 (TIORW\_5)\*2 [Clearing conditions]

When DTC is activated by a TGIW\_5 interre

- the DISEL bit of MRB in DTC is 0
- When 0 is written to CMFW5 after reading 0

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed 2. The transfer timing is specified by the IOC bit in timer I/O control registers U\_5/V\_5/W\_5 (TIORU\_5, TIORV\_5, TIORW\_5).

REJ09

7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write val always be 0.
2	TTSE	0	R/W	Timing Select E
				Specifies the timing for transferring data from to TGRE_0 when they are used together for be operation.
				In channels 3 and 4, bit 2 is reserved. It is always as 0 and the write value should always be 0. Vusing channel 0 in other than PWM mode, do this bit to 1.
				0: When compare match E occurs in channel (
				1: When TCNT_0 is cleared
1	TTSB	0	R/W	Timing Select B
				Specifies the timing for transferring data from TGRB in each channel when they are used too buffer operation. When using a channel in other PWM mode, do not set this bit to 1.
				0: When compare match B occurs in each cha
				1: When TCNT is cleared in each channel
0	TTSA	0	R/W	Timing Select A
				Specifies the timing for transferring data from TGRA in each channel when they are used too buffer operation. When using a channel in othe PWM mode, do not set this bit to 1.
				0: When compare match A occurs in each cha
				1: When TCNT is cleared in each channel
Rev. 3.0	0 Jan. 18, 2010	Page 292 (	of 1154	
	0402-0300	g3 <b>-</b>		RENESAS



Bit

**Bit Name** 

Value

R/W

**Description** 

				TGRB_1 input capture conditions.
				<ol><li>Does not include the TIOC2B pin in the TG input capture conditions</li></ol>
				1: Includes the TIOC2B pin in the TGRB_1 in capture conditions
2	I2AE	0	R/W	Input Capture Enable
				Specifies whether to include the TIOC2A pin TGRA_1 input capture conditions.
				<ol><li>Does not include the TIOC2A pin in the TG input capture conditions</li></ol>
				1: Includes the TIOC2A pin in the TGRA_1 in capture conditions
1	I1BE	0	R/W	Input Capture Enable
				Specifies whether to include the TIOC1B pin TGRB_2 input capture conditions.
				0: Does not include the TIOC1B pin in the TG input capture conditions
				1: Includes the TIOC1B pin in the TGRB_2 in capture conditions

R

R/W

All 0

0

7 to 4

I2BE

3

Reserved

always be 0.

Input Capture Enable

These bits are always read as 0. The write va

Specifies whether to include the TIOC2B pin

Rev. 3.00 Jan. 18, 2010 Page 294 of 1154

REJ09B0402-0300



				1: Enables counter clearing by the TGFA flag
6	CE0B	0	R/W	Clear Enable 0B
				Enables or disables counter clearing when th flag of TSR_0 in the MTU2 is set.
				0: Disables counter clearing by the TGFB flag
				1: Enables counter clearing by the TGFB flag
5	CE0C	0	R/W	Clear Enable 0C
				Enables or disables counter clearing when th flag of TSR_0 in the MTU2 is set.
				0: Disables counter clearing by the TGFC flag
				1: Enables counter clearing by the TGFC flag
4	CE0D	0	R/W	Clear Enable 0D
				Enables or disables counter clearing when th flag of TSR_0 in the MTU2 is set.
				0: Disables counter clearing by the TGFD flag
				1: Enables counter clearing by the TGFD flag
3	CE1A	0	R/W	Clear Enable 1A
				Enables or disables counter clearing when th flag of TSR_1 in the MTU2 is set.
				0: Disables counter clearing by the TGFA flag

R/W

R/W

Value

0

**Description** 

Clear Enable 0A

Enables or disables counter clearing when th

0: Disables counter clearing by the TGFA flag

flag of TSR\_0 in the MTU2 is set.

Bit

**Bit Name** 

CE0A



Rev. 3.00 Jan. 18, 2010 Page

REJ09

1: Enables counter clearing by the TGFA flag

0	CE2B	0	R/W	Clear Enable 2B
				Enables or disables counter clearing when the flag of TSR_2 in the MTU2 is set.
				0: Disables counter clearing by the TGFB flag
				1: Enables counter clearing by the TGFB flag i

1: Enables counter clearing by the TGFA flag i

Rev. 3.00 Jan. 18, 2010 Page 296 of 1154

RENESAS

Bit	Bit Name	Value	R/W	Description
15, 14	BF[1:0]	00	R/W	TADCOBRA_4/TADCOBRB_4 Transfer Timir
				Select the timing for transferring data from TADCOBRA_4 and TADCOBRB_4 to TADCO and TADCORB_4.
				For details, see table 10.29.
13 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write va always be 0.
7	UT4AE	0	R/W	Up-Count TRG4AN Enable
				Enables or disables A/D converter start reque (TRG4AN) during TCNT_4 up-count operatio
				A/D converter start requests (TRG4AN) dis during TCNT_4 up-count operation
				A/D converter start requests (TRG4AN) en during TCNT_4 up-count operation
6	DT4AE	0*	R/W	Down-Count TRG4AN Enable
				Enables or disables A/D converter start reque (TRG4AN) during TCNT_4 down-count opera
				0: A/D converter start requests (TRG4AN) dis during TCNT_4 down-count operation
				A/D converter start requests (TRG4AN) en during TCNT_4 down-count operation

Initial

				<ol><li>A/D converter start requests (TRG4BN) disa during TCNT_4 down-count operation</li></ol>
				<ol> <li>A/D converter start requests (TRG4BN) ena during TCNT_4 down-count operation</li> </ol>
3	ITA3AE	0*	R/W	TGIA_3 Interrupt Skipping Link Enable
				Select whether to link A/D converter start required (TRG4AN) with TGIA_3 interrupt skipping open
				0: Does not link with TGIA_3 interrupt skipping
				1: Links with TGIA_3 interrupt skipping
2	ITA4VE	0*	R/W	TCIV 4 Interrupt Skipping Link Enable

R/W

(TRG4BN) during TCNT\_4 down-count operat

Select whether to link A/D converter start requ (TRG4AN) with TCIV\_4 interrupt skipping oper 0: Does not link with TCIV\_4 interrupt skipping 1: Links with TCIV\_4 interrupt skipping

Select whether to link A/D converter start requ (TRG4BN) with TGIA\_3 interrupt skipping oper 0: Does not link with TGIA\_3 interrupt skipping 1: Links with TGIA\_3 interrupt skipping

TGIA\_3 Interrupt Skipping Link Enable

0\*



1

ITB3AE

interrupt skipping operation (clear the ITA3AE, ITA4VE, ITB3AE, and ITB4VE timer A/D converter start request control register (TADCR) to 0).

3. If link with interrupt skipping is enabled while interrupt skipping is disabled, A

- converter start requests will not be issued.
  - Do not set to 1 when complementary PWM mode is not selected.

# Table 10.29 Setting of Transfer Timing by BF1 and BF0 Bits

Bit 6

Bit 7

BF1	BF0	Description
0	0	Does not transfer data from the cycle set buffer register to set register.
0	1	Transfers data from the cycle set buffer register to the cycle register at the crest of the TCNT_4 count.*1
1	0	Transfers data from the cycle set buffer register to the cycle register at the trough of the TCNT_4 count.*2
1	1	Transfers data from the cycle set buffer register to the cycle

crest of the TCNT 4 count is reached in complementary PWM mode, when c match occurs between TCNT\_3 and TGRA\_3 in reset-synchronized PWM me when compare match occurs between TCNT\_4 and TGRA\_4 in PWM mode

Notes: 1. Data is transferred from the cycle set buffer register to the cycle set register v

normal operation mode. 2. These settings are prohibited when complementary PWM mode is not selected

register at the crest and trough of the TCNT\_4 count.\*2

Note: TADCORA\_4 and TADCORB\_4 must not be accessed in eight bits; they should always be accessed in 16 b

# 10.3.12 Timer A/D Converter Start Request Cycle Set Buffer Registers (TADCOB and TADCOBRB 4)

TADCOBRA\_4 and TADCOBRB\_4 are 16-bit readable/writable registers. When the cre trough of the TCNT\_4 count is reached, these register values are transferred to TADCORTADCORB\_4, respectively.

TADCOBRA\_4 and TADCOBRB\_4 are initialized to H'FFFF.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	
[															
Initial value	: 1	1	1	1	1	1	1	1	1	1	1	1	1	1	
R/W	: R/W														

Note: TADCOBRA\_4 and TADCOBRB\_4 must not be accessed in eight bits; they should always be accessed in 1

Rev. 3.00 Jan. 18, 2010 Page 300 of 1154

REJ09B0402-0300

RENESAS


## 10.3.14 Timer General Register (TGR)

The TGR registers are 16-bit readable/writable registers. The MTU2 has 21 TGR register channel 0, two each for channels 1 and 2, four each for channels 3 and 4, and three for channels 3 are 4.

TGRA, TGRB, TGRC, and TGRD function as either output compare or input capture re TGRC and TGRD for channels 0, 3, and 4 can also be designated for operation as buffer TGR buffer register combinations are TGRA and TGRC, and TGRB and TGRD.

TGRE\_0 and TGRF\_0 function as compare registers. When the TCNT\_0 count matches TGRE\_0 value, an A/D converter start request can be issued. TGRF can also be designated operation as a buffer register. TGR buffer register combination is TGRE and TGRF.

TGRU\_5, TGRV\_5, and TGRW\_5 function as compare match, input capture, or externa width measurement registers.



Note: The TGR registers must not be accessed in eight bits; they should always be accessed in 16 bits. TGR registers are initialized to H'FFFF.

RENESAS

Rev. 3.00 Jan. 18, 2010 Page

Bit:	7	6	5	4	3	2	1	0
	CST4	CST3	-	-	-	CST2	CST1	CST0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	CST4	0	R/W	Counter Start 4 and 3
6	CST3	0	R/W	These bits select operation or stoppage for TC
				If 0 is written to the CST bit during operation we TIOC pin designated for output, the counter state the TIOC pin output compare output level is restricted in the TIOR is written to when the CST bit is cleared pin output level will be changed to the set initial value.
				0: TCNT_4 and TCNT_3 count operation is sto
				1: TCNT_4 and TCNT_3 performs count operation
5 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.

Rev. 3.00 Jan. 18, 2010 Page 302 of 1154

REJ09B0402-0300



## • TSTR\_5

Bit :	7	6	5	4	3	2	1	0
	-	-	-	-	-	CSTU5	CSTV5	CSTW5
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W

1: TCN1\_2 to TCN1\_0 performs count opera

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write valways be 0.
2	CSTU5	0	R/W	Counter Start U5
				Selects operation or stoppage for TCNTU_5
				0: TCNTU_5 count operation is stopped
				1: TCNTU_5 performs count operation
1	CSTV5	0	R/W	Counter Start V5
				Selects operation or stoppage for TCNTV_5
				0: TCNTV_5 count operation is stopped
				1: TCNTV_5 performs count operation
0	CSTW5	0	R/W	Counter Start W5
				Selects operation or stoppage for TCNTW_
				0: TCNTW_5 count operation is stopped
				1: TCNTW_5 performs count operation

Rev. 3.00 Jan. 18, 2010 Page

			synchronous clearing, in addition to the SYNC TCNT clearing source must also be set by meabits CCLR0 to CCLR2 in TCR.
			<ol><li>TCNT_4 and TCNT_3 operate independentl presetting/clearing is unrelated to other char</li></ol>
			<ol> <li>TCNT_4 and TCNT_3 performs synchronou operation TCNT synchronous presetting/synchronous is possible</li> </ol>
5 to 3 —	All 0	R	Reserved
			These bits are always read as 0. The write valual always be 0.

Value

0

0

R/W

R/W

R/W

Description

channel, are possible.

Timer Synchronous operation 4 and 3

These bits are used to select whether operation

independent of or synchronized with other cha When synchronous operation is selected, the synchronous presetting of multiple channels, a synchronous clearing by counter clearing on a

To set synchronous operation, the SYNC bits to least two channels must be set to 1. To set



Bit

7

6

**Bit Name** 

SYNC4

SYNC3

Rev. 3.00 Jan. 18, 2010 Page 304 of 1154

TCNT clearing source must also be set by me bits CCLR0 to CCLR2 in TCR.

- 0: TCNT\_2 to TCNT\_0 operates independent presetting /clearing is unrelated to other ch
- 1: TCNT\_2 to TCNT\_0 performs synchronous TCNT synchronous presetting/synchronou is possible

			the MTU2
			1: Specifies synchronous start for TCNT_0 in t
			[Clearing condition]
			<ul> <li>When 1 is set to the CST0 bit of TSTR in N while SCH0 = 1</li> </ul>
SCH1	0	R/(W)*	Synchronous Start
			Controls synchronous start of TCNT_1 in the N
			0: Does not specify synchronous start for TCN the MTU2
			1: Specifies synchronous start for TCNT_1 in t
			[Clearing condition]
			<ul> <li>When 1 is set to the CST1 bit of TSTR in M while SCH1 = 1</li> </ul>
SCH2	0	R/(W)*	Synchronous Start
			Controls synchronous start of TCNT_2 in the M
			0: Does not specify synchronous start for TCN the MTU2
			1: Specifies synchronous start for TCNT_2 in t
			[Clearing condition]
			<ul> <li>When 1 is set to the CST2 bit of TSTR in M</li> <li>while SCH2 = 1</li> </ul>

Initial Value

0

R/W

R/(W)\*

Description

Synchronous Start

Controls synchronous start of TCNT\_0 in the M 0: Does not specify synchronous start for TCN

Bit

7

**Bit Name** 

SCH<sub>0</sub>

				[Clearing condition]
				<ul> <li>When 1 is set to the CST4 bit of TSTR in while SCH4 = 1</li> </ul>
2	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
1	SCH3S	0	R/(W)*	Synchronous Start
				Controls synchronous start of TCNT_3S in the
				0: Does not specify synchronous start for TC the MTU2S
				1: Specifies synchronous start for TCNT_3S MTU2S
				[Clearing condition]
				• When 1 is set to the CST3 bit of TSTRS while SCH3S = 1

m/(w)\* Synchronous Start

the MTU2

Controls synchronous start of TCNT\_4 in the 0: Does not specify synchronous start for TCl

1: Specifies synchronous start for TCNT\_4 in

RENESAS

Rev. 3.00 Jan. 18, 2010 Page

Note: \* Only 1 can be written to set the register.

1154

В	it	
7	to	1
0		

**RWE** 1

Value

All 0

**Bit Name** 

R/W

R/W

R

always be 0. Read/Write Enable

Description

Reserved

Enables or disables access to the registers w write-protection capability against accidental modification. Disables read/write access to the registers 1: Enables read/write access to the registers [Clearing condition]

> When 0 is written to the RWE bit after rea RWE = 1

These bits are always read as 0. The write va

Registers and counters having write-protection capability against accidental modific 22 registers: TCR\_3, TCR\_4, TMDR\_3, TMDR\_4, TIORH\_3, TIORH\_4, TIORL\_3 TIORL\_4, TIER\_3, TIER\_4, TGRA\_3, TGRA\_4, TGRB\_3, TGRB\_4, TOER, TOC TOCR2, TGCR, TCDR, TDDR, TCNT\_3, and TCNT4.

Rev. 3.00 Jan. 18, 2010 Page

				always be 1.
5	OE4D	0	R/W	Master Enable TIOC4D
				This bit enables/disables the TIOC4D pin MTU
				0: MTU2 output is disabled (inactive level)*
				1: MTU2 output is enabled
4	OE4C	0	R/W	Master Enable TIOC4C
				This bit enables/disables the TIOC4C pin MTU
				0: MTU2 output is disabled (inactive level)*
				1: MTU2 output is enabled
3	OE3D	0	R/W	Master Enable TIOC3D
				This bit enables/disables the TIOC3D pin MTU
				0: MTU2 output is disabled (inactive level)*
				1: MTU2 output is enabled
2	OE4B	0	R/W	Master Enable TIOC4B
				This bit enables/disables the TIOC4B pin MTU
				0: MTU2 output is disabled (inactive level)*
				1: MTU2 output is enabled
1	OE4A	0	R/W	Master Enable TIOC4A
				This bit enables/disables the TIOC4A pin MTU
				0: MTU2 output is disabled (inactive level)*
				1: MTU2 output is enabled
	·		•	

Initial Value

All 1

R/W

R



**Description** 

These bits are always read as 1. The write val

Reserved

Bit

7, 6

**Bit Name** 

## 10.3.20 Timer Output Control Register 1 (TOCR1)

TOCR1 is an 8-bit readable/writable register that enables/disables PWM synchronized toutput in complementary PWM mode/reset synchronized PWM mode, and controls outpinversion of PWM output.

Bit:	7	6	5	4	3	2	1	0
	-	PSYE	-	-	TOCL	TOCS	OLSN	OLSP
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R/W	R	R	R/(W)*	R/W	R/W	R/W

Note: \* This bit can be set to 1 only once after a power-on reset. After 1 is written, 0 cannot be written to

		Initial		
Bit	Bit Name	value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value s always be 0.
6	PSYE	0	R/W	PWM Synchronous Output Enable
				This bit selects the enable/disable of toggle o synchronized with the PWM period.
				0: Toggle output is disabled
				1: Toggle output is enabled
5, 4	_	All 0	R	Reserved
				These bits are always read as 0. The write va always be 0.



Rev. 3.00 Jan. 18, 2010 Page

				be used for the output level in complementary mode and reset-synchronized PWM mode.  0: TOCR1 setting is selected
				1: TOCR2 setting is selected
1	OLSN	0	R/W	Output Level Select N*2
				This bit selects the reverse phase output level synchronized PWM mode/complementary PWI

- Notes: 1. Setting the TOCL bit to 1 prevents accidental modification when the CPU goes control.
  - 2. Clearing the TOCS0 bit to 0 makes this bit setting valid.

R/W

## **Table 10.30 Output Level Select Function**

0

Bit 1	Function						
				Compare Match Output			
OLSN	Initial Output	Active Level	Up Count	Down Count			
0	High level	Low level	High level	Low level			
1	Low level	High level	Low level	High level			

dead time after count start.

**OLSP** 

0

The reverse phase waveform initial output value changes to active level after elaps

This bit selects the positive phase output level synchronized PWM mode/complementary PW

Rev. 3.00 Jan. 18, 2010 Page 312 of 1154

See table 10.30.

See table 10.31.

Output Level Select P\*2

REJ09B0402-0300






Figure 10.2 Complementary PWM Mode Output Level Example

Rev. 3.00 Jan. 18, 2010 Page

7,0	Di [1.0]	00	1 t/ V V	TOLDIT Duller Transier Tillling Gelect
				These bits select the timing for transferring da TOLBR to TOCR2.
				For details, see table 10.32.
5	OLS3N	0	R/W	Output Level Select 3N*
				This bit selects the output level on TIOC4D in synchronized PWM mode/complementary PW See table 10.33.
4	OLS3P	0	R/W	Output Level Select 3P*
				This bit selects the output level on TIOC4B in synchronized PWM mode/complementary PW See table 10.34.
3	OLS2N	0	R/W	Output Level Select 2N*
				This bit selects the output level on TIOC4C in synchronized PWM mode/complementary PW See table 10.35.
2	OLS2P	0	R/W	Output Level Select 2P*
				This bit selects the output level on TIOC4A in synchronized PWM mode/complementary PW See table 10.36.
1	OLS1N	0	R/W	Output Level Select 1N*
				This bit selects the output level on TIOC3D in synchronized PWM mode/complementary PW See table 10.37.
0	OLS1P	0	R/W	Output Level Select 1P*
				This bit selects the output level on TIOC3B in synchronized PWM mode/complementary PW See table 10.38.
Note:	* Setting to	he TOCS	bit in TOCF	R1 to 1 makes this bit setting valid.
	00 Jan. 18, 20 <sup>-</sup>	10 Page 3 <sup>-</sup>		RENESAS
HEJU9E	30402-0300			

7, 6

BF[1:0]

00

R/W

TOLBR Buffer Transfer Timing Select

1	1	Transfers data from the buffer Setting prohregister (TOLBR) to TOCR2 at the crest and trough of the TCNT_4 count.	iibited
T-1-1-	10.22 TIOC4	ID October I and Calcat Francisco	

**Function** 

# **Table 10.33 TIOC4D Output Level Select Function**

Bit 5

			C	ompare Match Output		
OLS3N	Initial Output	<b>Active Level</b>	Up Count	Down Coun		
0	High level	Low level	High level	Low level		
1	Low level	High level	Low level	High level		

Note: The reverse phase waveform initial output value changes to the active level after the dead time after count start.

## **Table 10.34 TIOC4B Output Level Select Function**

Bit 4			Function			
				Compare Match Output		
OLS3P	Initial Output	<b>Active Level</b>	Up Count	Down Count		
0	High level	Low level	Low level	High level		
1	Low level	High level	High level	Low level		

#### Table 10.36 TIOC4A Output Level Select Function

Bit 2

Bit 1

			Compare Match Output		
OLS2P	Initial Output	<b>Active Level</b>	<b>Up Count</b>	Down Count	
0	High level	Low level	Low level	High level	
1	Low level	High level	High level	Low level	

**Function** 

**Function** 

**Compare Match Output** 

## Table 10.37 TIOC3D Output Level Select Function

OLS1	N Initial Output	<b>Active Level</b>	Up Count	Down Count			
0	High level	Low level	High level	Low level			
1	Low level	High level	Low level	High level			
Note:	The reverse phase waveform initial output value changes to the active leve						

## **Table 10.38 TIOC4B Output Level Select Function**

the dead time after count start.

Bit 0	Function							
				Compare Match Output				
OLS1P	Initial Output	Active Level	<b>Up Count</b>	Down Count				
0	High level	Low level	Low level	High level				
1	Low level	High level	High level	Low level				

Rev. 3.00 Jan. 18, 2010 Page 316 of 1154 REJ09B0402-0300



5	OLS3N	0	R/W	Specifies the buffer value to be transferred to OLS3N bit in TOCR2.
4	OLS3P	0	R/W	Specifies the buffer value to be transferred to OLS3P bit in TOCR2.
3	OLS2N	0	R/W	Specifies the buffer value to be transferred to OLS2N bit in TOCR2.
2	OLS2P	0	R/W	Specifies the buffer value to be transferred to OLS2P bit in TOCR2.
1	OLS1N	0	R/W	Specifies the buffer value to be transferred to OLS1N bit in TOCR2.
0	OLS1P	0	R/W	Specifies the buffer value to be transferred to

Reserved

always be 0.

OLS1P bit in TOCR2.

These bits are always read as 0. The write va

All 0

R

7, 6

Rev. 3.00 Jan. 18, 2010 Page

Figure 10.3 PWM Output Level Setting Procedure in Buffer Operation

#### **Timer Gate Control Register (TGCR)**

TGCR is an 8-bit readable/writable register that controls the waveform output necessary brushless DC motor control in reset-synchronized PWM mode/complementary PWM mo register settings are ineffective for anything other than complementary PWM mode/resetsynchronized PWM mode.

Bit:	7	6	5	4	3	2	1	0	
	-	BDC	N	Р	FB*	WF	VF	UF	
Initial value:	1	0	0	0	0	0	0	0	
R/W:	R	R/W							

		Initial		
Bit	Bit Name	value	R/W	Description
7	_	1	R	Reserved
				This bit is always read as 1. The write value shalways be 1.
6	BDC	0	R/W	Brushless DC Motor
				This bit selects whether to make the functions register (TGCR) effective or ineffective.
				0: Ordinary output
				1: Functions of this register are made effective

Rev. 3.00 Jan. 18, 2010 Page 318 of 1154 REJ09B0402-0300

RENESAS

				the positive pin (TIOC3B, TIOC4A, and TIOC output.
				0: Level output
				Reset synchronized PWM/complementary output
3	FB*	0	R/W	External Feedback Signal Enable
3 FB*			This bit selects whether the switching of the c the positive/reverse phase is carried out auto with the MTU2/channel 0 TGRA, TGRB, TGR capture signals or by writing 0 or 1 to bits 2 to TGCR.	
				<ol> <li>Output switching is external input (Input so channel 0 TGRA, TGRB, TGRC input capt</li> </ol>
				1: Output switching is carried out by software

2	WF	0	R/W	Output Phase Switch 2 to 0
1	VF	0	R/W	These bits set the positive phase/negative ph
0	UF	0	R/W	— phase on or off state. The setting of these bits only when the FB bit in this register is set to 1 case, the setting of bits 2 to 0 is a substitute f input. See table 10.39.

UF, VF, WF settings).

Note: \* When the MTU2S is used to set the BDC bit to 1, do not set the FB bit to 0.

Rev. 3.00 Jan. 18, 2010 Page

REJ09

This bit selects whether the level output or the synchronized PWM/complementary PWM out

		1	ON	OFF	OFF	OFF	ON	C
_	1	0	OFF	OFF	ON	ON	OFF	С
	•	1	OFF	OFF	OFF	OFF	OFF	С

## 10.3.24 Timer Subcounter (TCNTS)

TCNTS is a 16-bit read-only counter that is used only in complementary PWM mode.

The initial value of TCNTS is H'0000.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	: R	R	R	R	R	R	R	R	R	R	R	R	R	R	


Note: Accessing the TCNTS in 8-bit units is prohibited. Always access in 16-bit units.

Note: Accessing the TDDR in 8-bit units is prohibited. Always access in 16-bit units.

## 10.3.26 Timer Cycle Data Register (TCDR)

TCDR is a 16-bit register used only in complementary PWM mode. Set half the PWM c value as the TCDR register value. This register is constantly compared with the TCNTS complementary PWM mode, and when a match occurs, the TCNTS counter switches dis (decrement to increment).

The initial value of TCDR is H'FFFF.



Note: Accessing the TCDR in 8-bit units is prohibited. Always access in 16-bit units.



Rev. 3.00 Jan. 18, 2010 Page

#### Note:

## 10.3.28 Timer Interrupt Skipping Set Register (TITCR)

TITCR is an 8-bit readable/writable register that enables or disables interrupt skipping an specifies the interrupt skipping count. The MTU2 has one TITCR.

Bit:	7	6	5	4	3	2	1	0
	T3AEN	3.	ACOR[2:	0]	T4VEN	4'	VCOR[2:	0]
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	value	R/W	Description
7	T3AEN	0	R/W	T3AEN
				Enables or disables TGIA_3 interrupt skipping.
				0: TGIA_3 interrupt skipping disabled
				1: TGIA_3 interrupt skipping enabled
6 to 4	3ACOR[2:0]	000	R/W	These bits specify the TGIA_3 interrupt skippir within the range from 0 to 7.*
				For details, see table 10.40.
3	T4VEN	0	R/W	T4VEN
				Enables or disables TCIV_4 interrupt skipping.
				0: TCIV_4 interrupt skipping disabled
				1: TCIV_4 interrupt skipping enabled

Rev. 3.00 Jan. 18, 2010 Page 322 of 1154



0	0	0	Does not skip TGIA_3 interrupts.
0	0	1	Sets the TGIA_3 interrupt skipping count to 1.
0	1	0	Sets the TGIA_3 interrupt skipping count to 2.
0	1	1	Sets the TGIA_3 interrupt skipping count to 3.
1	0	0	Sets the TGIA_3 interrupt skipping count to 4.
1	0	1	Sets the TGIA_3 interrupt skipping count to 5.
1	1	0	Sets the TGIA_3 interrupt skipping count to 6.
1	1	1	Sets the TGIA_3 interrupt skipping count to 7.
1 Table 10.4 Bit 2	1 I1 Setting o	<u> </u>	Sets the TGIA_3 interrupt skipping count to 7.  Skipping Count by Bits 4VCOR2 to 4VCOR0
		of Interrupt	
Bit 2	Bit 1	of Interrupt	Skipping Count by Bits 4VCOR2 to 4VCOR0
Bit 2	Bit 1 4VCOR1	of Interrupt Bit 0 4VCOR0	Skipping Count by Bits 4VCOR2 to 4VCOR0  Description

Description

l	0	1	Sets the TCIV_4 interrupt skipping count to 5.
	1	0	Sets the TCIV_4 interrupt skipping count to 6.
	1	1	Sets the TCIV_4 interrupt skipping count to 7.

1

0 1

BIT 6

3ACOR2

BIT 5

1

0

0

3ACOR1

BIT 4

3ACOR0



Sets the TCIV\_4 interrupt skipping count to 3.

Sets the TCIV\_4 interrupt skipping count to 4.

				This bit is always read as 0.
6 to 4	3ACNT[2:0]	000	R	TGIA_3 Interrupt Counter
				While the T3AEN bit in TITCR is set to 1, the of these bits is incremented every time a TGIA_3 occurs.
				[Clearing conditions]
				When the 3ACNT2 to 3ACNT0 value in TI matches the 3ACOR2 to 3ACOR0 value in
				When the T3AEN bit in TITCR is cleared to
				<ul> <li>When the 3ACOR2 to 3ACOR0 bits in TITO cleared to 0</li> </ul>
3	_	0	R	Reserved
				This bit is always read as 0.
2 to 0	4VCNT[2:0]	000	R	TCIV_4 Interrupt Counter
				While the T4VEN bit in TITCR is set to 1, the of these bits is incremented every time a TCIV_4 occurs.
				[Clearing conditions]
				<ul> <li>When the 4VCNT2 to 4VCNT0 value in TIT matches the 4VCOR2 to 4VCOR2 value in</li> </ul>
				When the T4VEN bit in TITCR is cleared to
				<ul> <li>When the 4VCOR2 to 4VCOR2 bits in TIT cleared to 0</li> </ul>
Note:	To clear the TI	TCNT, clea	r the T3	AEN and T4VEN bits in TITCR to 0.
	0 Jan. 18, 2010	Page 324 o		Denies as
REJ09B	0402-0300		-	(ENESAS

0 R Reserved



Note:	*	Applicable buff	fer registers:					
		TGRC_3, TGP	RD_3, TGRC_4, TGRD_4, and TCBR					
Table 10.42 Setting of Bits BTE1 and BTE0								
Bit 1		Bit 0	I					
BTE1		BTE0	Description					
0		0	Enables transfer from the buffer registers to the temporary					
			and does not link the transfer with interrupt skipping operat					
0		1	Disables transfer from the buffer registers to the temporary					
1		0	Links transfer from the buffer registers to the temporary req					
			interrupt skipping operation.*2					
1		1	Setting prohibited					
Notes:	1.	Data is transfe	erred according to the MD3 to MD0 bit setting in TMDR. For det					
		to section 10.4	I.8, Complementary PWM Mode.					
	2.	When interrupt	t skipping is disabled (the T3AEN and T4VEN bits are cleared					

Bit

7 to 2

1, 0

**Bit Name** 

BTE[1:0]

Value

All 0

00

transfer will not be performed.

R/W

R/W

R

**Description** 

always be 0.

For details, see table 10.42.

These bits are always read as 0. The write va

These bits enable or disable transfer from the registers\* used in complementary PWM mod temporary registers and specify whether to lir transfer with interrupt skipping operation.

Reserved



timer interrupt skipping set register (TITCR) or the skipping count set bits (3A 4VCOR) in TITCR are cleared to 0)), be sure to disable link of buffer transfer interrupt skipping (clear the BTE1 bit in the timer buffer transfer set register (0). If link with interrupt skipping is enabled while interrupt skipping is disabled

7 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write valual always be 0.
0	TDER	1	R/(W)	Dead Time Enable
				Specifies whether to generate dead time.
				0: Does not generate dead time
				1: Generates dead time*
				[Clearing condition]
				When 0 is written to TDER after reading TI
Note:	* TDDR m	ust be set to	o 1 or a la	rger value.

**Description** 

Note: \* TDDR must be set to 1 or a larger value.

Value

R/W

Rev. 3.00 Jan. 18, 2010 Page 326 of 1154

Bit

**Bit Name** 

Bit	Bit Name	Initial Value	R/W	Description
7	CCE	0*	R/(W)	Compare Match Clear Enable
				Specifies whether to clear counters at TGRA compare match in complementary PWM mod
				0: Does not clear counters at TGRA_3 compa
				1: Clears counters at TGRA_3 compare mate
				[Setting condition]
				When 1 is written to CCE after reading Company
6 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.

Counter clearing synchronized with the MTO2 disabled by the SCC bit setting only when synd clearing occurs outside the Tb interval at the tr When synchronous clearing occurs in the Tb in

the trough including the period immediately aft TCNT\_3 and TCNT\_4 start operation, TCNT\_3 TCNT 4 in the MTU2S are cleared. For the Tb interval at the trough in complemen PWM mode, see figure 10.40.

In the MTU2, this bit is reserved. It is always re and the write value should always be 0.

When 1 is written to SCC after reading SC

- 0: Enables clearing of TCNT\_3 and TCNT\_4 in MTU2S by MTU2-MTU2S synchronous clear
- operation 1: Disables clearing of TCNT\_3 and TCNT\_4 i MTU2S by MTU2-MTU2S synchronous clear
- operation

[Setting condition]

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 328 of 1154

trough immediately after TCNT\_3 and TCNT\_operation.

For the Tb interval at the trough in compleme PWM mode, see figure 10.40.

0: Outputs the initial value specified in TOCR1: Suppresses initial output

[Setting condition]

• When 1 is written to WRE after reading W Note: \* Do not set to 1 when complementary PWM mode is not selected.

## 10.3.33 Bus Master Interface

timer A/D converter start request control register (TADCR), timer A/D converter start recycle set registers (TADCOR), and timer A/D converter start request cycle set buffer registers (TADCOBR) are 16-bit registers. A 16-bit data bus to the bus master enables 16-bit read/write is not possible. Always access in 16-bit units.

The timer counters (TCNT), general registers (TGR), timer subcounter (TCNTS), timer buffer register (TCBR), timer dead time data register (TDDR), timer cycle data register

All registers other than the above registers are 8-bit registers. These are connected to the 16-bit data bus, so 16-bit read/writes and 8-bit read/writes are both possible.

When one of bits CST0 to CST4 in TSTR or bits CSTU5, CSTV5, and CSTW5 in TSTR to 1, the TCNT counter for the corresponding channel begins counting. TCNT can operat free-running counter, periodic counter, for example.

1. Example of Count Operation Setting Procedure
Figure 10.4 shows an example of the count operation setting procedure.




Figure 10.4 Example of Counter Operation Setting Procedure

REJ09B0402-0300




Figure 10.5 Free-Running Counter Operation

relevant channel performs periodic count operation. The TGR register for setting the designated as an output compare register, and counter clearing by compare match is by means of bits CCLR0 to CCLR2 in TCR. After the settings have been made, TCN up-count operation as a periodic counter when the corresponding bit in TSTR is set to the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT to H'0000.

When compare match is selected as the TCNT clearing source, the TCNT counter for

If the value of the corresponding TGIE bit in TIER is 1 at this point, the MTU2 requirement. After a compare match, TCNT starts counting up again from H'0000.

Rev. 3.00 Jan. 18, 2010 Page

#### Figure 10.6 Periodic Counter Operation

#### **Waveform Output by Compare Match:**

The MTU2 can perform 0, 1, or toggle output from the corresponding output pin using comatch.

Example of Setting Procedure for Waveform Output by Compare Match
Figure 10.7 shows an example of the setting procedure for waveform output by comp




Figure 10.7 Example of Setting Procedure for Waveform Output by Compare M

Rev. 3.00 Jan. 18, 2010 Page 332 of 1154 REJ09B0402-0300






Figure 10.8 Example of 0 Output/1 Output Operation

Figure 10.9 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clear compare match B), and settings have been made such that the output is toggled by be compare match A and compare match B.




Figure 10.9 Example of Toggle Output Operation



Rev. 3.00 Jan. 18, 2010 Page

1. Example of Input Capture Operation Setting Procedure

Figure 10.10 shows an example of the input capture operation setting procedure.




Figure 10.10 Example of Input Capture Operation Setting Procedure





Figure 10.11 Example of Input Capture Operation

Rev. 3.00 Jan. 18, 2010 Page

Figure 10.12 shows an example of the synchronous operation setting procedure.



- operation.
- [2] When the TCNT counter of any of the channels designated for synchronous operation is written to, the same value is simultaneously written to the other TCNT counters.
- [3] Use bits CCLR2 to CCLR0 in TCR to specify TCNT clearing by input capture/output compare, etc. [4] Use bits CCLR2 to CCLR0 in TCR to designate synchronous clearing for the counter clearing source
- [5] Set to 1 the CST bits in TSTR for the relevant channels, to start the count operation.

Figure 10.12 Example of Synchronous Operation Setting Procedure

Rev. 3.00 Jan. 18, 2010 Page 336 of 1154

REJ09B0402-0300






Figure 10.13 Example of Synchronous Operation

Rev. 3.00 Jan. 18, 2010 Page


**Table 10.43 Register Combinations in Buffer Operation** 

Channel	Timer General Register	Buffer Register
0	TGRA_0	TGRC_0
	TGRB_0	TGRD_0
	TGRE_0	TGRF_0
3	TGRA_3	TGRC_3
	TGRB_3	TGRD_3
4	TGRA_4	TGRC_4
	TGRB_4	TGRD_4

• When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding of transferred to the timer general register.

This operation is illustrated in figure 10.14.



**Figure 10.14 Compare Match Buffer Operation** 

Rev. 3.00 Jan. 18, 2010 Page 338 of 1154 REJ09B0402-0300

RENESAS

### Figure 10.15 Input Capture Buffer Operation

**Example of Buffer Operation Setting Procedure:** Figure 10.16 shows an example of operation setting procedure.




Figure 10.16 Example of Buffer Operation Setting Procedure

RENESAS

Rev. 3.00 Jan. 18, 2010 Page




Figure 10.17 Example of Buffer Operation (1)

### 2. When TGR is an input capture register

Figure 10.18 shows an operation example in which TGRA has been designated as an capture register, and buffer operation has been designated for TGRA and TGRC.

Counter clearing by TGRA input capture has been set for TCNT, and both rising and edges have been selected as the TIOCA pin input capture input edge.

As buffer operation has been set, when the TCNT value is stored in TGRA upon the occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC.

Rev. 3.00 Jan. 18, 2010 Page 340 of 1154 REJ09B0402-0300



TGRC H'0532	TGRA	)	H'0532	H'0F07	H'09FB
TGRC \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		- '/		\	
Tario	TGRC			H'0532	H'0F07

Figure 10.18 Example of Buffer Operation (2)

Selecting Timing for Transfer from Buffer Registers to Timer General Registers in Operation: The timing for transfer from buffer registers to timer general registers can be in PWM mode 1 or 2 for channel 0 or in PWM mode 1 for channels 3 and 4 by setting to operation transfer mode registers (TBTM\_0, TBTM\_3, and TBTM\_4). Either compare (initial setting) or TCNT clearing can be selected for the transfer timing. TCNT clearing transfer timing is one of the following cases.

- When TCNT overflows (H'FFFF to H'0000)
- When H'0000 is written to TCNT during counting
- When TCNT is cleared to H'0000 under the condition specified in the CCLR2 to CC in TCR

Note: TBTM must be modified only while TCNT stops.

Figure 10.19 shows an operation example in which PWM mode 1 is designated for char buffer operation is designated for TGRA\_0 and TGRC\_0. The settings used in this exam TCNT\_0 clearing by compare match B, 1 output at compare match A, and 0 output at compare match B. The TTSA bit in TBTM\_0 is set to 1.



Rev. 3.00 Jan. 18, 2010 Page

TIOCA

Figure 10.19 Example of Buffer Operation When TCNT\_0 Clearing is Selected TGRC 0 to TGRA 0 Transfer Timing

#### 10.4.4 Cascaded Operation

In cascaded operation, two 16-bit counters for different channels are used together as a 32 counter.

This function works by counting the channel 1 counter clock upon overflow/underflow o TCNT 2 as set in bits TPSC0 to TPSC2 in TCR.

Underflow occurs only when the lower 16-bit TCNT is in phase-counting mode.

Table 10.44 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for channel 1, the counter clock setting is inval counters operates independently in phase counting mode.

#### **Table 10.44 Cascaded Combinations**

Combination	Upper 16 Bits	Lower 16 Bits
Channels 1 and 2	TCNT_1	TCNT_2

For simultaneous input capture of TCNT\_1 and TCNT\_2 during cascaded operation, add input capture input pins can be specified by the input capture control register (TICCR). F capture in cascade connection, refer to section 10.7.22, Simultaneous Capture of TCNT\_TCNT\_2 in Cascade Connection.

Rev. 3.00 Jan. 18, 2010 Page 342 of 1154

REJ09B0402-0300



	TIAE DIL = T	HOCZA, HOCTA
Input capture from TCNT_2 to	I1BE bit = 0 (initial value)	TIOC2B
TGRB_2	I1BE bit = 1	TIOC2B, TIOC1B

**Example of Cascaded Operation Setting Procedure:** Figure 10.20 shows an example setting procedure for cascaded operation.




Figure 10.20 Cascaded Operation Setting Procedure

**Cascaded Operation Example (a):** Figure 10.21 illustrates the operation when TCNT\_overflow/underflow counting has been set for TCNT\_1 and phase counting mode has be designated for channel 2.

TCNT\_1 is incremented by TCNT\_2 overflow and decremented by TCNT\_2 underflow

TCNT\_2 have been cascaded and the I2AE bit in TICCR has been set to 1 to include the pin in the TGRA\_1 input capture conditions. In this example, the IOA0 to IOA3 bits in T have selected the TIOC1A rising edge for the input capture timing while the IOA0 to IOATIOR 2 have selected the TIOC2A rising edge for the input capture timing.

Under these conditions, the rising edge of both TIOC1A and TIOC2A is used for the TG input capture condition. For the TGRA\_2 input capture condition, the TIOC2A rising edge




Figure 10.22 Cascaded Operation Example (b)




Figure 10.23 Cascaded Operation Example (c)

Cascaded Operation Example (d): Figure 10.24 illustrates the operation when TCNT\_TCNT\_2 have been cascaded and the I2AE bit in TICCR has been set to 1 to include the pin in the TGRA\_1 input capture conditions. In this example, the IOA0 to IOA3 bits in have selected TGRA\_0 compare match or input capture occurrence for the input capture while the IOA0 to IOA3 bits in TIOR\_2 have selected the TIOC2A rising edge for the i capture timing.

Under these conditions, as TIOR\_1 has selected TGRA\_0 compare match or input capture occurrence for the input capture timing, the TIOC2A edge is not used for TGRA\_1 input condition although the I2AE bit in TICCR has been set to 1.



Rev. 3.00 Jan. 18, 2010 Page




Figure 10.24 Cascaded Operation Example (d)

#### 1. PWM mode 1

TGRC with TGRD. The output specified by bits IOA0 to IOA3 and IOC0 to IOC3 is output from the TIOCA and TIOCC pins at compare matches A and C, and the output specified by bits IOB0 to IOB3 and IOD0 to IOD3 in TIOR is output at compare matches A and D. The initial output value is the value set in TGRA or TGRC. If the set values of TGRs are identical, the output value does not change when a compare match occurs.

In PWM mode 1, a maximum 8-phase PWM output is possible.

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with

### 2. PWM mode 2

The output specified in TIOR is performed by means of compare matches. Upon conclearing by a synchronization register compare match, the output value of each pin is value set in TIOR. If the set values of the cycle and duty registers are identical, the covalue does not change when a compare match occurs.

In PWM mode 2, a maximum 8-phase PWM output is possible in combination use we have the compare match occurs.

PWM output is generated using one TGR as the cycle register and the others as duty

synchronous operation.

The correspondence between PWM output pins and registers is shown in table 10.46.

3	TGRA_3	TIOC3A	Cannot be set
	TGRB_3		Cannot be set
	TGRC_3	TIOC3C	Cannot be set
	TGRD_3		Cannot be set
4	TGRA_4	TIOC4A	Cannot be set
	TGRB_4		Cannot be set
	TGRC_4	TIOC4C	Cannot be set
	TGRD_4		Cannot be set
Note:	Note: In PWM mode 2, PWM output is not possible for the TGR register in which the pe		

TIOC2A

TGRA\_2

TGRB\_2

TIOC2A

TIOC2B

REJ09B0402-0300

2

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 348 of 1154




Figure 10.25 Example of PWM Mode Setting Procedure

**Examples of PWM Mode Operation:** Figure 10.26 shows an example of PWM mode operation.

initial output value and output value, and 1 is set as the TGRB output value.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the

In this case, the value set in TGRA is used as the period, and the values set in the TGRE are used as the duty levels.




Figure 10.26 Example of PWM Mode Operation (1)



Rev. 3.00 Jan. 18, 2010 Page




Figure 10.27 Example of PWM Mode Operation (2)

REJ09B0402-0300






Figure 10.28 Example of PWM Mode Operation (3)

This can be used for two-phase encoder pulse input.

If overflow occurs when TCNT is counting up, the TCFV flag in TSR is set; if underflow when TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag reveals whether counting up or down.

Table 10.47 shows the correspondence between external clock pins and channels.

**Table 10.47 Phase Counting Mode Clock Input Pins** 

Ex		kternal Clock Pins	
Channels	A-Phase	B-Phase	
When channel 1 is set to phase counting mode	TCLKA	TCLKB	
When channel 2 is set to phase counting mode	TCLKC	TCLKD	

**Example of Phase Counting Mode Setting Procedure:** Figure 10.29 shows an example phase counting mode setting procedure.




Figure 10.29 Example of Phase Counting Mode Setting Procedure

Rev. 3.00 Jan. 18, 2010 Page 352 of 1154 REJ09B0402-0300






Figure 10.30 Example of Phase Counting Mode 1 Operation

## Table 10.48 Up/Down-Count Conditions in Phase Counting Mode 1

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Up-count
Low level	T.	
<u></u>	Low level	
<u></u>	High level	
High level	T.	Down-count
Low level		
<u></u>	High level	
<u> </u>	Low level	
[] a man all		

[Legend]

\_r: Rising edge

Ţ: Falling edge

Figure 10.31 Example of Phase Counting Mode 2 Operation

## Table 10.49 Up/Down-Count Conditions in Phase Counting Mode 2

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Don't care
Low level	Ŧ_	Don't care
<u>_</u>	Low level	Don't care
7_	High level	Up-count
High level	7_	Don't care
Low level	_	Don't care
	High level	Don't care
7_	Low level	Down-count

[Legend]

: Rising edge

L: Falling edge

REJ09B0402-0300






Figure 10.32 Example of Phase Counting Mode 3 Operation

## Table 10.50 Up/Down-Count Conditions in Phase Counting Mode 3

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level	<u>_</u>	Don't care
Low level	<b>T</b> _	Don't care
<u></u>	Low level	Don't care
7_	High level	Up-count
High level	<b>T</b> _	Down-count
Low level		Don't care
<u></u>	High level	Don't care
7_	Low level	Don't care

[Legend]

F: Rising edge

L: Falling edge




Figure 10.33 Example of Phase Counting Mode 4 Operation

## Table 10.51 Up/Down-Count Conditions in Phase Counting Mode 4

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level	_	Up-count
Low level	T.	
	Low level	Don't care
7_	High level	
High level	T_	Down-count
Low level	_	
	High level	Don't care
7_	Low level	
[Lawared]		

[Legend]

L: Falling edge

REJ09B0402-0300



source, and the pulse widths of 2-phase encoder 4-multiplication pulses are detected.

TGRA\_1 and TGRB\_1 for channel 1 are designated for input capture, and channel 0 TC TGRC\_0 compare matches are selected as the input capture source and store the up/dow values for the control periods.

This procedure enables the accurate detection of position and speed.






Figure 10.34 Phase Counting Mode Application Example



	TIOC3D	PWM output pin 1' (negative-phase waveform of PWM ou
4	TIOC4A	PWM output pin 2
	TIOC4C	PWM output pin 2' (negative-phase waveform of PWM ou
	TIOC4B	PWM output pin 3
	TIOC4D	PWM output pin 3' (negative-phase waveform of PWM ou
Table 10	.53 Register Set	ttings for Reset-Synchronized PWM Mode
		( O . W

#### Register **Description of Setting**

Description

PWM output pin 1

**Output Pin** 

TIOC3B

Channel

TGRB\_4

3

TCNT_3	Initial setting of H'0000
TCNT_4	Initial setting of H'0000
TGRA_3	Set count cycle for TCNT_3
TGRB_3	Sets the turning point for PWM waveform output by the TIOC3B and TIOC3
TGRA_4	Sets the turning point for PWM waveform output by the TIOC4A and TIOC4

Sets the turning point for PWM waveform output by the TIOC4B and TIOC4




Figure 10.35 Procedure for Selecting Reset-Synchronized PWM Mode




Figure 10.36 Reset-Synchronized PWM Mode Operation Example (When TOCR's OLSN = 1 and OLSP = 1)

uscu

A function to directly cut off the PWM output by using an external signal is supported as function.

**Table 10.54 Output Pins for Complementary PWM Mode** 

Channel	Output Pin	Description
3	TIOC3A	Toggle output synchronized with PWM period (or I/O
	TIOC3B	PWM output pin 1
	TIOC3C	I/O port*
	TIOC3D	PWM output pin 1' (non-overlapping negative-phase waveform of PWM of PWM output without non-overlapping interval is also a
4	TIOC4A	PWM output pin 2
	TIOC4B	PWM output pin 3
	TIOC4C	PWM output pin 2' (non-overlapping negative-phase waveform of PWM of PWM output without non-overlapping interval is also a
	TIOC4D	PWM output pin 3' (non-overlapping negative-phase waveform of PWM of PWM output without non-overlapping interval is also a

Note: \* Avoid setting the TIOC3C pin as a timer I/O pin in the complementary PWM m

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 362 of 1154

TGRC_4	PWM output 2/TGRA_4 buffer register	Always readable
TGRD_4	PWM output 3/TGRB_4 buffer register	Always readable
Timer dead time data register (TDDR)	Set TCNT_4 and TCNT_3 offset value (dead time value)	Maskable by TR\ setting*
Timer cycle data register (TCDR)	Set TCNT_4 upper limit value (1/2 carrier cycle)	Maskable by TR\ setting*
Timer cycle buffer register (TCBR)	TCDR buffer register	Always readable
Subcounter (TCNTS)	Subcounter for dead time generation	Read-only
Temporary register 1 (TEMP1)	PWM output 1/TGRB_3 temporary register	Not readable/wri
Temporary register 2 (TEMP2)	PWM output 2/TGRA_4 temporary register	Not readable/wri
Temporary register 3 (TEMP3)	PWM output 3/TGRB_4 temporary register	Not readable/wri
Note: * Access can be enable (timer read/write enable	d or disabled according to the setting e register).	of bit 0 (RWE) in

register

H'0000

Up-count start, initialized to

PWM output 2 compare register

PWM output 3 compare register

Maskable by TR

Maskable by TR

Maskable by TR

setting\*

setting\*

setting\*

4

TCNT\_4

TGRA\_4

TGRB\_4



Rev. 3.00 Jan. 18, 2010 Page




Figure 10.37 Block Diagram of Channels 3 and 4 in Complementary PWM M






Figure 10.38 Example of Complementary PWM Mode Setting Procedure

When the CST bit is set to 1, TCNT\_3 counts up to the value set in TGRA\_3, then sw down-counting when it matches TGRA\_3. When the TCNT3 value matches TDDR, t counter switches to up-counting, and the operation is repeated in this way.

TCNT\_4 is initialized to H'0000.

When the CST bit is set to 1, TCNT4 counts up in synchronization with TCNT\_3, and switches to down-counting when it matches TCDR. On reaching H'0000, TCNT4 switches up-counting, and the operation is repeated in this way.

TCNTS is a read-only counter. It need not be initialized.

When TCNT\_3 matches TCDR during TCNT\_3 and TCNT\_4 up/down-counting, do counting is started, and when TCNTS matches TCDR, the operation switches to up-counting the total terms of the total started and the total started are to H'0000.

When TCNT\_4 matches TDDR during TCNT\_3 and TCNT\_4 down-counting, up-co started, and when TCNTS matches TDDR, the operation switches to down-counting. TCNTS reaches H'0000, it is set with the value in TGRA\_3.

TCNTS is compared with the compare register and temporary register in which the P is set during the count operation only.




Figure 10.39 Complementary PWM Mode Counter Operation

Rev. 3.00 Jan. 18, 2010 Page 366 of 1154

REJ09B0402-0300

RENESAS

Data in a compare register is changed by writing the new data to the corresponding by register. The buffer registers can be read or written at any time.

The data written to a buffer register is constantly transferred to the temporary register interval. Data is not transferred to the temporary register in the Tb interval. Data wribuffer register in this interval is transferred to the temporary register at the end of the interval.

The value transferred to a temporary register is transferred to the compare register w TCNTS for which the Tb interval ends matches TGRA\_3 when counting up, or H'00 counting down. The timing for transfer from the temporary register to the compare r be selected with bits MD3 to MD0 in the timer mode register (TMDR). Figure 10.40 example in which the mode is selected in which the change is made in the trough.

In the Tb interval (Tb1 in figure 10.40) in which data transfer to the temporary regist performed, the temporary register has the same function as the compare register, and compared with the counter. In this interval, therefore, there are two compare match to for one-phase output, with the compare register containing the pre-change data, and temporary register containing the new data. In this interval, the three counters—TCN

temporary register containing the new data. In this interval, the three counters—TCN TCNT\_4, and TCNTS—and two registers—compare register and temporary register

compared, and PWM output controlled accordingly.




Figure 10.40 Example of Complementary PWM Mode Operation

Rev. 3.00 Jan. 18, 2010 Page 368 of 1154

REJ09B0402-0300



When dead time is not needed, the IDER bit in the timer dead time enable register ( should be cleared to 0, TGRC\_3 and TGRA\_3 should be set to 1/2 the PWM carrier and TDDR should be set to 1. Set the respective initial PWM duty values in buffer registers TGRD 3, TGRC 4, as

The values set in the five buffer registers excluding TDDR are transferred simultane the corresponding compare registers when complementary PWM mode is set.

Set TCNT\_4 to H'0000 before setting complementary PWM mode.

# Table 10.56 Registers and Counters Requiring Initialization

TGRD 4.

Register/Counter	Set Value
TGRC_3	1/2 PWM carrier cycle + dead time Td
	(1/2 PWM carrier cycle + 1 when dead time of is disabled by TDER)
TDDR	Dead time Td (1 when dead time generation disabled by TDER)
TCBR	1/2 PWM carrier cycle
TODD 2 TODG 4 TODD 4	Initial DMM duty value for each phace

TGRD\_3, TGRC\_4, TGRD\_4 Initial PWM duty value for each phase TCNT 4 H'0000 Note: The TGRC 3 set value must be the sum of 1/2 the PWM carrier cycle set in TCB dead time Td set in TDDR. When dead time generation is disabled by TDER, TG

must be set to 1/2 the PWM carrier cycle + 1.



The non-overlap time is set in the timer dead time data register (TDDR). The value se TDDR is used as the TCNT\_3 counter start value, and creates non-overlap between T and TCNT\_4. Complementary PWM mode should be cleared before changing the con

## 6. Dead Time Suppressing

TDDR.

register (TDER) to 0. TDER can be cleared to 0 only when 0 is written to it after read TDER = 1. TGRA\_3 and TGRC\_3 should be set to 1/2 PWM carrier cycle + 1 and the timer dead

Dead time generation is suppressed by clearing the TDER bit in the timer dead time e

data register (TDDR) should be set to 1.

By the above settings, PWM waveforms without dead time can be obtained. Figure 10 shows an example of operation without dead time.

Rev. 3.00 Jan. 18, 2010 Page 370 of 1154




Figure 10.41 Example of Operation without Dead Time

and TCDR in accordance with the transfer timing selected with bits MD3 to MD0 in mode register (TMDR).

The updated PWM cycle is reflected from the next cycle when the data update is perfethe crest, and from the current cycle when performed in the trough. Figure 10.42 illust operation when the PWM cycle is updated at the crest.

See the following section, Register Data Updating, for the method of updating the dat buffer register.




Figure 10.42 Example of PWM Cycle Updating

with bits MD3 to MD0 in the timer mode register (TMDK). Figure 10.43 shows an e data updating in complementary PWM mode. This example shows the mode in which updating is performed at both the counter crest and trough.

simultaneously for all five registers after the write to TGRD\_4. A write to TGRD\_4 must be performed after writing data to the registers to be updated when not updating all five registers, or when updating the TGRD 4 data. In this case written to TGRD\_4 should be the same as the data prior to the write operation.

When rewriting buffer register data, a write to TGRD 4 must be performed at the en update. Data transfer from the buffer registers to the temporary registers is performe




Figure 10.43 Example of Data Update in Complementary PWM Mode

Rev. 3.00 Jan. 18, 2010 Page 374 of 1154

REJ09B0402-0300






Figure 10.44 Example of Initial Output in Complementary PWM Mode (






Figure 10.45 Example of Initial Output in Complementary PWM Mode (2

PWM mode.

The positive phase/negative phase off timing is generated by a compare-match with line counter, and the on timing by a compare-match with the dotted-line counter ope a delay of the dead time behind the solid-line counter. In the T1 period, compare-ma

turns off the negative phase has the highest priority, and compare-matches occurring are ignored. In the T2 period, compare-match c that turns off the positive phase has priority, and compare-matches occurring prior to c are ignored.

In normal cases, compare-matches occur in the order  $\mathbf{a} \to \mathbf{b} \to \mathbf{c} \to \mathbf{d}$  (or  $\mathbf{c} \to \mathbf{d} \to \mathbf{c}$ as shown in figure 10.46.

If compare-matches deviate from the  $\mathbf{a} \to \mathbf{b} \to \mathbf{c} \to \mathbf{d}$  order, since the time for which

negative phase is off is less than twice the dead time, the figure shows the positive p being turned on. If compare-matches deviate from the  $\mathbf{c} \to \mathbf{d} \to \mathbf{a}' \to \mathbf{b}'$  order, since for which the positive phase is off is less than twice the dead time, the figure shows negative phase is not being turned on. If compare-match c occurs first following compare-match a, as shown in figure 10.4

compare-match b is ignored, and the negative phase is turned off by compare-match because turning off of the positive phase has priority due to the occurrence of compa (positive phase off timing) before compare-match **b** (positive phase on timing) (cons

the waveform does not change since the positive phase goes from off to off). Similarly, in the example in figure 10.48, compare-match a' with the new data in the temporary register occurs before compare-match c, but other compare-matches occu c, which turns off the positive phase, are ignored. As a result, the negative phase is n

on. Thus, in complementary PWM mode, compare-matches at turn-off timings take prec and turn-on timing compare-matches that occur before a turn-off timing compare-matches ignored.




Figure 10.46 Example of Complementary PWM Mode Waveform Output (




Figure 10.47 Example of Complementary PWM Mode Waveform Output (2)



Figure 10.48 Example of Complementary PWM Mode Waveform Output




Figure 10.49 Example of Complementary PWM Mode 0% and 100% Waveform




Figure 10.50 Example of Complementary PWM Mode 0% and 100% Waveform C




Figure 10.51 Example of Complementary PWM Mode 0% and 100% Waveform C

RENESAS



Figure 10.52 Example of Complementary PWM Mode 0% and 100% Waveform




Figure 10.53 Example of Complementary PWM Mode 0% and 100% Waveform

12. Toggle Output Synchronized with PWM Cycle

In complementary PWM mode, toggle output can be performed in synchronization w PWM carrier cycle by setting the PSYE bit to 1 in the timer output control register (T An example of a toggle output waveform is shown in figure 10.54.

This output is toggled by a compare-match between TCNT $_3$  and TGRA $_3$  and a compatch between TCNT4 and H'0000.

The output pin for this toggle output is the TIOC3A pin. The initial output is 1.




Figure 10.54 Example of Toggle Output Waveform Synchronized with PWM O




Figure 10.55 Counter Clearing Synchronized with Another Channel

TGRB\_3, TGRA\_4, and TGRB\_4 to a value twice or more the setting of dead time deregister TDDR. If synchronous clearing occurs with the compare registers set to a value than twice the setting of TDDR, the PWM output dead time may be too short (or none or illegal active-level PWM negative-phase output may occur during the initial output suppression interval. For details, see 10.7.23, Notes on Output Waveform Control Du Synchronous Counter Clearing in Complementary PWM Mode.

when using the initial output suppression function, make sure to set compare register

This function can be used in both the MTU2 and MTU2S. In the MTU2, synchronous generated in channels 0 to 2 in the MTU2 can cause counter clearing in complementa mode; in the MTU2S, compare match or input capture flag setting in channels 0 to 2 in MTU2 can cause counter clearing.

Rev. 3.00 Jan. 18, 2010 Page 384 of 1154




Figure 10.56 Timing for Synchronous Counter Clearing




Figure 10.57 Example of Procedure for Setting Output Waveform Control at Sync **Counter Clearing in Complementary PWM Mode** 

— Examples of Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

Figures 10.58 to 10.61 show examples of output waveform control in which the M operates in complementary PWM mode and synchronous counter clearing is gene while the WRE bit in TWCR is set to 1. In the examples shown in figures 10.58 to synchronous counter clearing occurs at timing (3), (6), (8), and (11) shown in figu respectively.

In the MTU2S, these examples are equivalent to the cases when the MTU2S operation complementary PWM mode and synchronous counter clearing is generated while bit is cleared to 0 and the WRE bit is set to 1 in TWCR.




Figure 10.58 Example of Synchronous Clearing in Dead Time during Up-Cou (Timing (3) in Figure 10.56; Bit WRE of TWCR in MTU2 is 1)




Figure 10.59 Example of Synchronous Clearing in Interval Tb at Crest (Timing (6) in Figure 10.56; Bit WRE of TWCR in MTU2 is 1)



Rev. 3.00 Jan. 18, 2010 Page




Figure 10.60 Example of Synchronous Clearing in Dead Time during Down-Coo (Timing (8) in Figure 10.56; Bit WRE of TWCR is 1)




Figure 10.61 Example of Synchronous Clearing in Interval Tb at Trough (Timing (11) in Figure 10.56; Bit WRE of TWCR is 1)

Rev. 3.00 Jan. 18, 2010 Page 388 of 1154 REJ09B0402-0300







Figure 10.62 MTU2–MTU2S Synchronous Clearing-Suppressed Interval Specific Bit in TWCR



[4] Read TWCR and then set bit SCC in TWCR to 1 to supp MTU2-MTU2S synchronous counter clearing\*. Here, do modify the CCE and WRE bit values in TWCR of the M1 MTU2-MTU2S synchronous counter clearing is suppres the intervals shown in figure 10.62. Note: \* The SCC bit value can be modified during counter operation. However, if a synchronous clearing occu when bit SCC is modified from 0 to 1, the synchrone

> clearing may not be suppressed. If a synchronous clearing occurs when bit SCC is modified from 1 to synchronous clearing may be suppressed.

operation in any one of TCNT\_0 to TCNT\_2.

count operation. For MTU2-MTU2S synchronous counted

clearing, set bits CST of TSTR in the MTU2 to 1 to start

Figure 10.63 Example of Procedure for Suppressing MTU2-MTU2S Synchronous Clearing

 Examples of Suppression of MTU2–MTU2S Synchronous Counter Clearing Figures 10.64 to 10.67 show examples of operation in which the MTU2S operates complementary PWM mode and MTU2-MTU2S synchronous counter clearing is suppressed by setting the SCC bit in TWCR in the MTU2S to 1. In the examples s

figures 10.64 to 10.67, synchronous counter clearing occurs at timing (3), (6), (8), shown in figure 10.56, respectively.

In these examples, the WRE bit in TWCR of the MTU2S is set to 1.






Figure 10.64 Example of Synchronous Clearing in Dead Time during Up-Cou (Timing (3) in Figure 10.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MT




Figure 10.65 Example of Synchronous Clearing in Interval Tb at Crest (Timing (6) in Figure 10.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU

Rev. 3.00 Jan. 18, 2010 Page 392 of 1154

REJ09B0402-0300






Figure 10.66 Example of Synchronous Clearing in Dead Time during Down-Co (Timing (8) in Figure 10.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MT




Figure 10.67 Example of Synchronous Clearing in Interval Tb at Trough (Timing (11) in Figure 10.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU

Rev. 3.00 Jan. 18, 2010 Page 394 of 1154 REJ09B0402-0300

RENESAS

- 3. Do not set the PWM duty value to H'0000.
- 4. Do not set the PSYE bit in timer output control register 1 (TOCR1) to 1.




Figure 10.68 Example of Counter Clearing Operation by TGRA\_3 Compare

is cleared to 0 of set to 1. The drive waveforms are output from the complementary PWM mode 6-phase output

With this 6-phase output, in the case of on output, it is possible to use complementary mode output and perform chopping output by setting the N bit or P bit to 1. When the

P bit is 0, level output is selected.

The 6-phase output active level (on output level) can be set with the OLSN and OLSI the timer output control register (TOCR) regardless of the setting of the N and P bits.




Figure 10.69 Example of Output Phase Switching by External Input (1)




Figure 10.70 Example of Output Phase Switching by External Input (2)




Figure 10.71 Example of Output Phase Switching by Means of UF, VF, WF Bit S




Figure 10.72 Example of Output Phase Switching by Means of UF, VF, WF Bit Se

## 18. A/D Converter Start Request Setting

In complementary PWM mode, an A/D converter start request can be issued using a compare-match, TCNT\_4 underflow (trough), or compare-match on a channel other t channels 3 and 4.

When start requests using a TGRA\_3 compare-match are specified, A/D conversion of started at the crest of the TCNT\_3 count.

A/D converter start requests can be set by setting the TTGE bit to 1 in the timer interrenable register (TIER). To issue an A/D converter start request at a TCNT\_4 underflot (trough), set the TTGE2 bit in TIER\_4 to 1.

converter request control register (TADCR). For the linkage with the A/D converter star delaying function, refer to section 10.4.9, A/D Converter Start Request Delaying Function

The setting of the timer interrupt skipping setting register (TITCR) must be done while a TGIA\_3 and TCIV\_4 interrupt requests are disabled by the settings of registers TIER\_3 TIER\_4 along with under the conditions in which TGFA\_3 and TCFV\_4 flag settings be match never occur. Before changing the skipping count, be sure to clear the T3AEN and bits to 0 to clear the skipping counter.

1. Example of Interrupt Skipping Operation Setting Procedure

Figure 10.73 shows an example of the interrupt skipping operation setting procedure 10.74 shows the periods during which interrupt skipping count can be changed.




Figure 10.73 Example of Interrupt Skipping Operation Setting Procedur

# Figure 10.74 Periods during which Interrupt Skipping Count can be Chang

### 2. Example of Interrupt Skipping Operation

Figure 10.75 shows an example of TGIA\_3 interrupt skipping in which the interrupt scount is set to three by the 3ACOR bit and the T3AEN bit is set to 1 in the timer interskipping set register (TITCR).





Figure 10.75 Example of Interrupt Skipping Operation

the timer interrupt skipping set register (TITCR). Figure 10.78 shows the relationshi the T3AEN and T4VEN bit settings in TITCR and buffer transfer-enabled period.

This function must always be used in combination with interrupt skipping.

Note:

When interrupt skipping is disabled (the T3AEN and T4VEN bits in the timer in skipping set register (TITCR) are cleared to 0 or the skipping count set bits (3A 4VCOR) in TITCR are cleared to 0), make sure that buffer transfer is not linked interrupt skipping (clear the BTE1 bit in the timer buffer transfer set register (Ti 0). If buffer transfer is linked with interrupt skipping while interrupt skipping is buffer transfer is never performed.



#### [Legend]


- (1) No data is transferred from the buffer register to the temporary register in the buffer transfer-disabled period (bits BTE1 and BTE0 in TBTER are set to 0 and 1, respectively).
- (2) Data is transferred from the temporary register to the general register even in the buffer transfer-disabled period. (3) After buffer transfer is enabled, data is transferred from the buffer register to the temporary register.

Note: \* When buffer transfer at the crest is selected.

Figure 10.76 Example of Operation when Buffer Transfer is Suppressed (BTE1 = 0 and BTE0 = 1)

Rev. 3.00 Jan. 18, 2010 Page 402 of 1154 REJ09B0402-0300





Note: Bits MD3 to MD0 in TMDR\_3 are set to 1101, selecting buffer transfer at the crest. The skipping count is set to two. T3AEN is set to 1, and T4VEN is cleared to 0.

Figure 10.77 Example of Operation when Buffer Transfer is Linked with Into Skipping (BTE1 = 1 and BTE0 = 0)



Rev. 3.00 Jan. 18, 2010 Page




Figure 10.78 Relationship between Bits T3AEN and T4VEN in Timer Interrupt S
Set Register (TITCR) and Buffer Transfer-Enabled Period

### **Complementary PWM Mode Output Protection Function:**

Complementary PWM mode output has the following protection functions.

1. Register and counter miswrite prevention function

With the exception of the buffer registers, which can be rewritten at any time, access CPU can be enabled or disabled for the mode registers, control registers, compare reg and counters used in complementary PWM mode by means of the RWE bit in the tim read/write enable register (TRWER). The applicable registers are some (21 in total) or registers in channels 3 and 4 shown in the following:

— TCR\_3 and TCR\_4, TMDR\_3 and TMDR\_4, TIORH\_3 and TIORH\_4, TIORL\_3, TIORL\_4, TIER\_3 and TIER\_4, TCNT\_3 and TCNT\_4, TGRA\_3 and TGRA\_4, and TGRB\_4, TOER, TOCR, TGCR, TCDR, and TDDR.

This function enables miswriting due to CPU runaway to be prevented by disabling C access to the mode registers, control registers, and counters. When the applicable registered in the access-disabled state, undefined values are returned. Writing to these registing ignored.

Rev. 3.00 Jan. 18, 2010 Page 404 of 1154
REJ09B0402-0300

A/D converter start requests (TRG4AN and TRG4BN) can be skipped in coordination wi interrupt skipping by making settings in the ITA3AE, ITA4VE, ITB3AE, and ITB4VE by TADCR.

Example of Procedure for Specifying A/D Converter Start Request Delaying Function
Figure 10.79 shows an example of procedure for specifying the A/D converter start redelaying function.




Figure 10.79 Example of Procedure for Specifying A/D Converter Start Request Delaying Function




Figure 10.80 Basic Example of A/D Converter Start Request Signal (TRG4AN) (

#### 3. Buffer Transfer

The data in the timer A/D converter start request cycle set registers (TADCORA\_4 a TADCORB\_4) is updated by writing data to the timer A/D converter start request cybuffer registers (TADCOBRA\_4 and TADCOBRB\_4). Data is transferred from the registers to the respective cycle set registers at the timing selected with the BF1 and

4. A/D Converter Start Request Delaying Function Linked with Interrupt Skipping A/D converter start requests (TRG4AN and TRG4BN) can be issued in coordination interrupt skipping by making settings in the ITA3AE, ITA4VE, ITB3AE, and ITB4V the timer A/D converter start request control register (TADCR).

in the timer A/D converter start request control register (TADCR 4).

Figure 10.81 shows an example of A/D converter start request signal (TRG4AN) opwhen TRG4AN output is enabled during TCNT\_4 up-counting and down-counting a converter start requests are linked with interrupt skipping.

Figure 10.82 shows another example of A/D converter start request signal (TRG4AN operation when TRG4AN output is enabled during TCNT\_4 up-counting and A/D c start requests are linked with interrupt skipping.






Figure 10.81 Example of A/D Converter Start Request Signal (TRG4AN) Operation with Interrupt Skipping


Rev. 3.00 Jan. 18, 2010 Page 408 of 1154

REJ09B0402-0300



TCIV_4 A/D request-enabled period		
A/D converter start request (TRG4AN)	 	
When linked with TGIA_3 and TCIV_4 interrupt skipping		
When linked with TGIA_3 interrupt skipping		
When linked with TCIV_4 interrupt skipping	<u>_</u>	(UT4AE = 1
Note: * When the interrupt skipping count is set	two.	DT4AE = 0

Figure 10.82 Example of A/D Converter Start Request Signal (TRG4AN) Operation with Interrupt Skipping



- [2] Specify necessary operation with appropriate registers such TCR and TMDR.[3] In TCSYSTR in the MTU2, set the bits corresponding to the
- counters to be started synchronously to 1. The TSTRs are automatically set appropriately and the counters start synchronously.

Notes: 1. Even if a bit in TCSYSTR corresponding to an operatic counter is cleared to 0, the counter will not stop. To state counter, clear the corresponding bit in TSTR to 0

directly.

2. To start channels 3 and 4 in reset-synchronized PWM mode or complementary PWM mode, make appropris settings in TCYSTR according to the TSTR setting for the respective mode. For details, refer to section 10.4. Reset-Synchronized PWM Mode, and section 10.4.8, Complementary PWM Mode.

Figure 10.83 Example of Synchronous Counter Start Setting Procedure

		TCSYSTR setting is made
TCSYSTR	H'00 H'51	H'00
_		
MTU2/TSTR	H'00	H'42
MTU2S/TSTR	H'00	H'80
MTU2/TCNT_1	H'0000	H'0001 H'0002
MTU2S/TCNT_4	H'0000	H'0001 H'0002
Figure 10 84 (1) Fy	yample of Synchronous C	Counter Start Operation (MTLI2-to.

Figure 10.84 (1) Example of Synchronous Counter Start Operation (MTU2-to Clock Frequency Ratio = 1:1)




Figure 10.84 (2) Example of Synchronous Counter Start Operation (MTU2-to-M Clock Frequency Ratio = 1:2)




Figure 10.84 (3) Example of Synchronous Counter Start Operation (MTU2-to-M Clock Frequency Ratio = 1:3)

Rev. 3.00 Jan. 18, 2010 Page 412 of 1154 REJ09B0402-0300

RENESAS

MTU2/TCNT_1	H'0000	$\propto$	H'0001	$\times$	H'000
		0002	H'0004		
MTU2S/TCNT_4	H'0000	$\supset \!\! X$	XXX	$\mathcal{X}$	XX
	H'000	I H'0	003		

Figure 10.84 (4) Example of Synchronous Counter Start Operation (MTU2-to-Clock Frequency Ratio = 1:4)




Figure 10.85 Example of Procedure for Specifying MTU2S Counter Clearing by MTU2 Flag Setting Source






Figure 10.86 (1) Example of MTU2S Counter Clearing Caused by MTU2 Flag Setting Source (1)




Figure 10.86 (2) Example of MTU2S Counter Clearing Caused by MTU2 Flag Setting Source (2)



Rev. 3.00 Jan. 18, 2010 Page




Figure 10.87 Example of External Pulse Width Measurement Setting Proced

# **Example of External Pulse Width Measurement:**




Figure 10.88 Example of External Pulse Width Measurement (Measuring High Pulse Width)




Figure 10.89 Delay in Dead Time in Complementary PWM Operation




Figure 10.90 Example of Dead Time Compensation Setting Procedure




Figure 10.91 Example of Motor Control Circuit Configuration

Rev. 3.00 Jan. 18, 2010 Page 418 of 1154 REJ09B0402-0300






Figure 10.92 TCNT Capturing at Crest and/or Trough in Complementary PWM

Rev. 3.00 Jan. 18, 2010 Page

Relative channel priorities can be changed by the interrupt controller, however the priorit within a channel is fixed. For details, see section 6, Interrupt Controller (INTC).

Table 10.57 lists the MTU2 interrupt sources.

Rev. 3.00 Jan. 18, 2010 Page 420 of 1154 REJ09B0402-0300



2	TGIA_2 TGRA	_2 input capture/compare match	TGFA_2	Possible		
	TGIB_2 TGRE	_2 input capture/compare match	TGFB_2	Possible		
	TCIV_2 TCNT	_2 overflow	TCFV_2	Not possible		
	TCIU_2 TCNT	_2 underflow	TCFU_2	Not possible		
3	TGIA_3 TGRA	_3 input capture/compare match	TGFA_3	Possible		
	TGIB_3 TGRE	3_3 input capture/compare match	TGFB_3	Possible		
	TGIC_3 TGRO	C_3 input capture/compare match	TGFC_3	Possible		
	TGID_3 TGRE	0_3 input capture/compare match	TGFD_3	Possible		
	TCIV_3 TCNT	_3 overflow	TCFV_3	Not possible		
4	TGIA_4 TGRA	_4 input capture/compare match	TGFA_4	Possible		
	TGIB_4 TGRE	3_4 input capture/compare match	TGFB_4	Possible		
	TGIC_4 TGRO	C_4 input capture/compare match	TGFC_4	Possible		
	TGID_4 TGRE	_4 input capture/compare match	TGFD_4	Possible		
	TCIV_4 TCNT	_4 overflow/underflow	TCFV_4	Possible		
5	TGIU_5 TGRU	J_5 input capture/compare match	TGFU_5	Possible		
	TGIV_5 TGRV	_5 input capture/compare match	TGFV_5	Possible		
	TGIW_5 TGRV	V_5 input capture/compare match	TGFW_5	Possible		
Note: This table shows the initial state immediately after a reset. The relat can be changed by the interrupt controller.						

TGIF\_0 TGRF\_0 compare match

TCIV\_1 TCNT\_1 overflow


TCIU\_1 TCNT\_1 underflow

TGIA\_1 TGRA\_1 input capture/compare match

TGIB\_1 TGRB\_1 input capture/compare match

1





REJ09

TGFF\_0

TGFA\_1

TGFB\_1

TCFV\_1

TCFU\_1

Not possible

Possible

Possible

Not possible

Not possible

**Underflow Interrupt:** An interrupt is requested if the TCIEU bit in TIER is set to 1 whe TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on a channel. The in request is cleared by clearing the TCFU flag to 0. The MTU2 has two underflow interrup each for channels 1 and 2.

## 10.5.2 DTC Activation

**DTC Activation:** The DTC can be activated by the TGR input capture/compare match in each channel or the overflow interrupt in channel 4. For details, see section 8, Data Trans Controller (DTC).

A total of 20 MTU2 input capture/compare match interrupts and overflow interrupts can as DTC activation sources, four each for channels 0 and 3, two each for channels 1 and 2 channel 4, and three for channel 5.

Rev. 3.00 Jan. 18, 2010 Page 422 of 1154 REJ09B0402-0300

following conditions.

- When the TGFA flag in TSR is set to 1 by the occurrence of a TGRA input capture/of match on a particular channel while the TTGE bit in TIER is set to 1
  - When the TCNT\_4 count reaches the trough (TCNT\_4 = H'0000) during complements.
     PWM operation while the TTGE2 bit in TIER 4 is set to 1

When either condition is satisfied, if A/D converter start signal TRGAN from the MTUZ selected as the trigger in the A/D converter, A/D conversion will start.

A/D Converter Activation by Compare Match between TCNT\_0 and TGRE\_0: The converter can be activated by generating A/D converter start request signal TRG0N who compare match occurs between TCNT\_0 and TGRE\_0 in channel 0.

When the TGFE flag in TSR2\_0 is set to 1 by the occurrence of a compare match between the truly of the truly of the compare match between the truly of the compare match between the truly of truly of the truly of truly of the truly of truly of the truly of truly of the truly of truly of the truly of truly of truly of the truly of the truly of

TCNT\_0 and TGRE\_0 in channel 0 while the TTGE2 bit in TIER2\_0 is set to 1, A/D co start request TGR0N is issued to the A/D converter. If A/D converter start signal TGR0 MTU2 is selected as the trigger in the A/D converter, A/D conversion will start.

A/D Converter Activation by A/D Converter Start Request Delaying Function: The

A/D Converter Activation by A/D Converter Start Request Delaying Function: The converter can be activated by generating A/D converter start request signal TRG4AN or when the TCNT\_4 count matches the TADCORA or TADCORB value if the TAD4AE TAD4BE bit in the A/D converter start request control register (TADCR) is set to 1. For

A/D conversion will start if A/D converter start signal TRG4AN from the MTU2 is selecting to the A/D converter when TRG4AN is generated or if TRG4BN from the MTU2 selected as the trigger in the A/D converter when TRG4BN is generated.


refer to section 10.4.9, A/D Converter Start Request Delaying Function.



complementary i iiii meac						
Compare match	TRG0N					
	TRG4AN					
	TRG4BN					
	Compare match					

Rev. 3.00 Jan. 18, 2010 Page 424 of 1154 REJ09B0402-0300








Figure 10.95 Count Timing in External Clock Operation (Channels 0 to

which TCNT and TGR match (the point at which the count value matched by TCNT is up. When a compare match signal is generated, the output value set in TIOR is output at the compare output pin (TIOC pin). After a match between TCNT and TGR, the compare massignal is not generated until the TCNT input clock is generated.

Figure 10.97 shows output compare output timing (normal mode and PWM mode) and fi 10.98 shows output compare output timing (complementary PWM mode and reset synchrology PWM mode).




Figure 10.97 Output Compare Output Timing (Normal Mode/PWM Mode

# TIOC pin

# Figure 10.98 Output Compare Output Timing (Complementary PWM Mode/Reset Synchronous PWM Mode)

**Input Capture Signal Timing:** Figure 10.99 shows input capture signal timing.





Figure 10.99 Input Capture Input Signal Timing



Rev. 3.00 Jan. 18, 2010 Page 428 of 1154

RE.IO9B0402-0300

T.1	10	102 D		_	4.	<b>7</b> 110	<i>(</i> <b>G</b>	3.5 ( 1)	
13115									
TGRD			14						

# Figure 10.103 Buffer Operation Timing (Compare Match)




Figure 10.104 Buffer Operation Timing (Input Capture)




Figure 10.105 Buffer Transfer Timing (when TCNT Cleared)

**Buffer Transfer Timing (Complementary PWM Mode)**: Figures 10.106 to 10.108 sho buffer transfer timing in complementary PWM mode.




Figure 10.106 Transfer Timing from Buffer Register to Temporary Register (TCN

Figure 10.107 Transfer Timing from Buffer Register to Temporary Regist

register

(TCNTS Operating)





Figure 10.108 Transfer Timing from Temporary Register to Compare Regi




Rev. 3.00 Jan. 18, 2010 Page 432 of 1154 REJ09B0402-0300

RENESAS

TGF flag	
TGI interrupt	
Figure 10.11	TGI Interrupt Timing (Input Capture) (Channels 0 to 4
MPφ, Pφ Input capture signal	
TCNT	N
TGR	χν
TGF flag	
TGI interrupt	

Figure 10.112 TGI Interrupt Timing (Input Capture) (Channel 5)






Figure 10.114 TCIU Interrupt Setting Timing

REJ09B0402-0300






Figure 10.115  $\,$  Timing for Status Flag Clearing by CPU (Channels 0 to 4




Figure 10.116 Timing for Status Flag Clearing by CPU (Channel 5)

Figure 10.117 Timing for Status Flag Clearing by DTC Activation (Channels 0

DTC read cycle

DTC write cycle

MP

Address

Source address

Status flag

Interrupt
request signal

Flag clear
signal

Figure 10.118 Timing for Status Flag Clearing by DTC Activation (Channel

pulse widths.

In phase counting mode, the phase difference and overlap between the two input clocks least 1.5 states, and the pulse width must be at least 2.5 states. Figure 10.119 shows the conditions in phase counting mode.




Figure 10.119 Phase Difference, Overlap, and Pulse Width in Phase Counting

$$f = \frac{MP\phi}{N}$$

Where f: Counter frequency

MPφ: MTU2 peripheral clock operating frequency

N: TGR set value

### 10.7.4 Contention between TCNT Write and Clear Operations

If the counter clear signal is generated in the T2 state of a TCNT write cycle, TCNT clear precedence and the TCNT write is not performed.

Figure 10.120 shows the timing in this case.




Figure 10.120 Contention between TCNT Write and Clear Operations

Rev. 3.00 Jan. 18, 2010 Page 438 of 1154

REJ09B0402-0300






Figure 10.121 Contention between TCNT Write and Increment Operation




Figure 10.122 Contention between TGR Write and Compare Match






Figure 10.123 Contention between Buffer Register Write and Compare Ma

•••• ү	_	_	ш	ш			_ '		ш	_
Address			X	Buffer i add	register ress	X				
Write signal										
TCNT clear signal										
Buffer transfer signal				[				Buffer	register v	 write data
Buffer register			N	į			М			<u> </u>
TGR						<u> </u>	N			_

Figure 10.124 Contention between Buffer Register Write and TCNT Clean






Figure 10.125 Contention between TGR Read and Input Capture (Channels




Figure 10.126 Contention between TGR Read and Input Capture (Channe




Figure 10.127 Contention between TGR Write and Input Capture (Channels 0




Figure 10.128 Contention between TGR Write and Input Capture (Channel




Figure 10.129 Contention between Buffer Register Write and Input Captu

### 10.7.12 TCNT\_2 Write and Overflow/Underflow Contention in Cascade Connect

With timer counters TCNT\_1 and TCNT\_2 in a cascade connection, when a contention during TCNT\_1 count (during a TCNT\_2 overflow/underflow) in the T2 state of the TC write cycle, the write to TCNT\_2 is conducted, and the TCNT\_1 count signal is disabled point, if there is match with TGRA\_1 and the TCNT\_1 value, a compare signal is issued. Furthermore, when the TCNT\_1 count clock is selected as the input capture source of cl TGRA\_0 to TGRD\_0 carry out the input capture operation. In addition, when the comparatch/input capture is selected as the input capture source of TGRB\_1, TGRB\_1 carries capture operation. The timing is shown in figure 10.130.

For cascade connections, be sure to synchronize settings for channels 1 and 2 when setticlearing.



Rev. 3.00 Jan. 18, 2010 Page REJ09

Ch2 compare- match signal A/B_	
TCNT_1 input clock	Disabled
TCNT_1	М
TGRA_1	М
Ch1 compare- match signal A _	
TGRB_1	N M
Ch1 input capture signal B	
TCNT_0	Р
TGRA_0 to TGRD_0	Q P
Ch0 input capture signal A to D	

Figure 10.130 TCNT\_2 Write and Overflow/Underflow Contention with Case Connection

Rev. 3.00 Jan. 18, 2010 Page 446 of 1154 REJ09B0402-0300

RENESAS




Figure 10.131 Counter Value during Complementary PWM Mode Stop

### 10.7.14 Buffer Operation Setting in Complementary PWM Mode

In complementary PWM mode, conduct rewrites by buffer operation for the PWM cycle register (TGRA\_3), timer cycle data register (TCDR), and duty setting registers (TGRB TGRA\_4, and TGRB\_4).

In complementary PWM mode, channel 3 and channel 4 buffers operate in accordance vesettings BFA and BFB of TMDR\_3. When TMDR\_3's BFA bit is set to 1, TGRC\_3 fun buffer register for TGRA\_3. At the same time, TGRC\_4 functions as the buffer register TGRA\_4, and TCBR functions as the TCDR's buffer register.



Rev. 3.00 Jan. 18, 2010 Page

operating as buffer registers.

Figure 10.132 shows an example of operations for TGR\_3, TGR\_4, TIOC3, and TIOC4, TMDR\_3's BFA and BFB bits set to 1, and TMDR\_4's BFA and BFB bits set to 0.




Figure 10.132 Buffer Operation and Compare-Match Flags in Reset Synchronous PWM Mode

Rev. 3.00 Jan. 18, 2010 Page 448 of 1154 REJ09B0402-0300



value for cycle register TGRA\_3 of H'FFFF, when a TGRA\_3 compare-match has been without synchronous setting for the counter clear source.




Figure 10.133 Reset Synchronous PWM Mode Overflow Flag




Figure 10.134 Contention between Overflow and Counter Clearing

Rev. 3.00 Jan. 18, 2010 Page 450 of 1154

REJ09B0402-0300






Figure 10.135 Contention between TCNT Write and Overflow

### 10.7.19 Cautions on Transition from Normal Operation or PWM Mode 1 to Rese Synchronized PWM Mode

When making a transition from channel 3 or 4 normal operation or PWM mode 1 to rese synchronized PWM mode, if the counter is halted with the output pins (TIOC3B, TIOC3B, TIOC4A, TIOC4C, TIOC4B, TIOC4D) in the high-level state, followed by the transition synchronized PWM mode and operation in that mode, the initial pin output will not be considered.

When making a transition from normal operation to reset-synchronized PWM mode, wr registers TIORH\_3, TIORL\_3, TIORH\_4, and TIORL\_4 to initialize the output pins to output, then set an initial register value of H'00 before making the mode transition.

When making a transition from PWM mode 1 to reset-synchronized PWM mode, first s normal operation, then initialize the output pins to low level output and set an initial reg of H'00 before making the transition to reset-synchronized PWM mode.



Rev. 3.00 Jan. 18, 2010 Page

disabled before entering module standby mode.

### 10.7.22 Simultaneous Capture of TCNT\_1 and TCNT\_2 in Cascade Connection

When timer counters 1 and 2 (TCNT\_1 and TCNT\_2) are operated as a 32-bit counter in connection, the cascade counter value cannot be captured successfully even if input-captured successfully even if input-captured successfully even if input-captured successfully even in the captured successfully even in the capt

is simultaneously done to TIOC1A and TIOC2A or to TIOC1B and TIOC2B. This is becinput timing of TIOC1A and TIOC2A or of TIOC1B and TIOC2B may not be the same vexternal input-capture signals to be input into TCNT\_1 and TCNT\_2 are taken in synchrowith the internal clock. For example, TCNT\_1 (the counter for upper 16 bits) does not calcount-up value by overflow from TCNT\_2 (the counter for lower 16 bits) but captures the value before the count-up. In this case, the values of TCNT\_1 = H'FFF1 and TCNT\_2 = 1 should be transferred to TGRA\_1 and TGRA\_2 or to TGRB\_1 and TGRB\_2, but the value TCNT\_1 = H'FFF0 and TCNT\_2 = H'0000 are erroneously transferred.

The MTU2 has a function that allows simultaneous capture of TCNT\_1 and TCNT\_2 wit input-capture input as the trigger. This function allows reading of the 32-bit counter such TCNT\_1 and TCNT\_2 are captured at the same time. For details, see section, 10.3.8, Tin Capture Control Register (TICCR).

RENESAS

Condition (1): When synchronous clearing occurs in the PWM output dead time interval initial output suppression interval (10) (figure 10.136).

Condition (2): When synchronous clearing occurs within initial output suppression inter (11) and TGRB\_3  $\leq$  TDDR, TGRA\_4  $\leq$  TDDR, or TGRB\_4  $\leq$  TDDR is (figure 10.137).




Figure 10.136 Condition (1) Synchronous Clearing Example



Rev. 3.00 Jan. 18, 2010 Page




Figure 10.137 Condition (2) Synchronous Clearing Example

The following workaround can be used to avoid these problems.

When using synchronous clearing, make sure to set compare registers TGRB\_3, TGRA\_4 TGRB\_4 to a value twice or more the setting of dead time data register TDDR.

- Complementary PWM mode (channels 3 and 4)
  - Reset-synchronized PWM mode (channels 3 and 4)

The MTU2 output pin initialization method for each of these modes is described in this

#### 10.8.2 **Reset Start Operation**

The MTU2 output pins (TIOC\*) are initialized low by a reset and in standby mode. Sind pin function selection is performed by the pin function controller (PFC), when the PFC MTU2 pin states at that point are output to the ports. When MTU2 output is selected by immediately after a reset, the MTU2 output initial level, low, is output directly at the po the active level is low, the system will operate at this point, and therefore the PFC settin be made after initialization of the MTU2 output pins is completed.

Note: Channel number and port notation are substituted for \*.



Rev. 3.00 Jan. 18, 2010 Page

**Table 10.59 Mode Transition Combinations** 

(22)

(27)

Before	Normal	PWM1	PWM2	PCM	CPWM	RP\
Normal	(1)	(2)	(3)	(4)	(5)	(6)
PWM1	(7)	(8)	(9)	(10)	(11)	(12)
PWM2	(13)	(14)	(15)	(16)	None	Nor
PCM	(17)	(18)	(19)	(20)	None	Nor

None

None

**After** 

None

None

(23)(24)

(28)

(25)

(29)

RPWM [Legend]

**CPWM** 

Normal: Normal mode PWM1: PWM mode 1 PWM2: PWM mode 2

(21)

(26)

PCM: Phase counting modes 1 to 4 CPWM: Complementary PWM mode RPWM: Reset-synchronized PWM mode

Rev. 3.00 Jan. 18, 2010 Page 456 of 1154

REJ09B0402-0300



PWM mode 2.

- In normal mode or PWM mode 2, if TGRC and TGRD operate as buffer registers, so TIOR will not initialize the buffer register pins. If initialization is required, clear buf carry out initialization, then set buffer mode again.
   In PWM mode 1, if either TGRC or TGRD operates as a buffer register, setting TIO
  - In PWM mode 1, if either TGRC or TGRD operates as a buffer register, setting TIO initialize the TGRC pin. To initialize the TGRC pin, clear buffer mode, carry out inithen set buffer mode again.
  - When making a transition to a mode (CPWM, RPWM) in which the pin output level selected by the timer output control register (TOCR) setting, switch to normal mode perform initialization with TIOR, then restore TIOR to its initial value, and temporal channel 3 and 4 output with the timer output master enable register (TOER). Then of unit in accordance with the mode setting procedure (TOCR setting, TMDR setting, setting).

Note: Channel number is substituted for \* indicated in this article.



TIOC*B	1		ţ		
Port output				!	
PEn	High-Z		ļ	· <del> </del>	; 
PEn	High-Z				
n = 0 to 15					

Figure 10.138 Error Occurrence in Normal Mode, Recovery in Normal Mode

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- After a reset, the TMDR setting is for normal mode. 2.
- 3. For channels 3 and 4, enable output with TOER before initializing the pins with TIO
- 4. Initialize the pins with TIOR. (The example shows initial high output, with low outp compare-match occurrence.)
- 5. Set MTU2 output with the PFC.
- 6. The count operation is started by TSTR.
- 7. Output goes low on compare-match occurrence.
- 8 An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR.
- 11. Not necessary when restarting in normal mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

Rev. 3.00 Jan. 18, 2010 Page 458 of 1154 RENESAS REJ09B0402-0300

Р	En —	High-Z		<u> </u>	<u> </u>	
n = 0 to	15					
T.1	10.120	Е О		137.1	ъ	. DIT/3 / 3 /

### Figure 10.139 Error Occurrence in Normal Mode, Recovery in PWM Mod

1 to 10 are the same as in figure 10.138.

- 11. Set PWM mode 1.
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC\*B side is not initialized. initialization is required, initialize in normal mode, then switch to PWM mode 1.)
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

PEn High-Z
n = 0 to 15

### Figure 10.140 Error Occurrence in Normal Mode, Recovery in PWM Mode

1 to 10 are the same as in figure 10.138.

- 11. Set PWM mode 2.
- 12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initial initialization is required, initialize in normal mode, then switch to PWM mode 2.)
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

Note: PWM mode 2 can only be set for channels 0 to 2, and therefore TOER setting is necessary.

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 460 of 1154

Eigung 10 141	E	maa in	Marra al l	Mada Da		Dhasa Ca	4:
n = 0 to 15							
PEn	High-Z				ļ		

# Figure 10.141 Error Occurrence in Normal Mode, Recovery in Phase Counting

1 to 10 are the same as in figure 10.138.

- 11. Set phase counting mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER not necessary.

Port output	,		j							! !	1	1	1	<u>:                                    </u>
PE8		Higl	h-Z	l			Ĺ					<u> </u>	<u>.</u>	
						i	 			:	:		<u> </u>	
PE9		Higl	h-Z		:			1	1	! !	1		1	$\Box$
1111				,				,	,	ī	Ţ	r	r	707.1
PE11		Higl	h-Z						:					
				,	,			,	,	,				7,5

# Figure 10.142 Error Occurrence in Normal Mode, Recovery in Complementary PWM Mode

1 to 10 are the same as in figure 10.138.

- 11. Initialize the normal mode waveform generation section with TIOR.
- 12. Disable operation of the normal mode waveform generation section with TIOR.
- 13. Disable channel 3 and 4 output with TOER.
- 14. Select the complementary PWM output level and cyclic output enabling/disabling w TOCR.
- 15. Set complementary PWM.
- 16. Enable channel 3 and 4 output with TOER.
- 17. Set MTU2 output with the PFC.
- 18. Operation is restarted by TSTR.

Rev. 3.00 Jan. 18, 2010 Page 462 of 1154 REJ09B0402-0300



r on outpu		1 1	- 1		l .				1	I .	1	
PE8		High	n-Z						!		!	
							 	 				,
PES	· —L	Higl	n-Z						1	1	1	
		1 1	- 1			L	 	 	ī	ī	1	
PE11	-	High	n-Z						:	!	1	: :
				,			,	 		,	.,	

### Figure 10.143 Error Occurrence in Normal Mode, Recovery in Reset-Synchronized PWM Mode

1 to 13 are the same as in figure 10.138.

- 14. Select the reset-synchronized PWM output level and cyclic output enabling/disablin TOCR.
- 15. Set reset-synchronized PWM.
- 16. Enable channel 3 and 4 output with TOER.
- 17. Set MTU2 output with the PFC.
- 18. Operation is restarted by TSTR.



Rev. 3.00 Jan. 18, 2010 Page

### Figure 10.144 Error Occurrence in PWM Mode 1, Recovery in Normal Mo

1. After a reset, MTU2 output is low and ports are in the high-impedance state.

High-Z

- 2. Set PWM mode 1.
- 3. For channels 3 and 4, enable output with TOER before initializing the pins with TIO
- 4. Initialize the pins with TIOR. (The example shows initial high output, with low output compare-match occurrence. In PWM mode 1, the TIOC\*B side is not initialized.)
- 5. Set MTU2 output with the PFC.
- 6. The count operation is started by TSTR.
- 7. Output goes low on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR.
- 11. Set normal mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

PEn	High-Z	1	 			
n = 0 to 15			 -	•	 -	· ·

### Figure 10.145 Error Occurrence in PWM Mode 1, Recovery in PWM Mod

1 to 10 are the same as in figure 10.144.

- 11. Not necessary when restarting in PWM mode 1.
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC\*B side is not initialized.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

T2' 1	10.146	Б	^		DXX/3.4		1 D		DITT	
n = 0 to 15										
		riigii	<del></del>		<del></del>	<del>-</del>	4			-!
PFn '		High-	.7 i	1 1	i i	i	1	i i	i	i

### Figure 10.146 Error Occurrence in PWM Mode 1, Recovery in PWM Mode

1 to 10 are the same as in figure 10.144.

- 11. Set PWM mode 2.
- 12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initial
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

Note: PWM mode 2 can only be set for channels 0 to 2, and therefore TOER setting is a necessary.

Rev. 3.00 Jan. 18, 2010 Page 466 of 1154 REJ09B0402-0300



		 	<del></del>		 				ſΞ
PEn	High-Z	1	i	; !		1	1	1	Ε
									:-
n = 0 to 15									

# Figure 10.147 Error Occurrence in PWM Mode 1, Recovery in Phase Counting

1 to 10 are the same as in figure 10.144.

- 11. Set phase counting mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER not necessary.

PE8 -	¦ High-Z ¦		!		L			
111								
PE9 —	¦ High-Z ¦		;	1	1 1	1 1	- : :	
===								
PE11	High-Z			1		1 1		
			-					

### Figure 10.148 Error Occurrence in PWM Mode 1, Recovery in Complementary PWM Mode

1 to 10 are the same as in figure 10.144.

- 11. Set normal mode for initialization of the normal mode waveform generation section.
- 12. Initialize the PWM mode 1 waveform generation section with TIOR.
- 13. Disable operation of the PWM mode 1 waveform generation section with TIOR.
- 14. Disable channel 3 and 4 output with TOER.
- 15. Select the complementary PWM output level and cyclic output enabling/disabling w TOCR.
- 16. Set complementary PWM.
- 17. Enable channel 3 and 4 output with TOER.
- 18. Set MTU2 output with the PFC.
- 19. Operation is restarted by TSTR.

Rev. 3.00 Jan. 18, 2010 Page 468 of 1154 REJ09B0402-0300



PE8 <del></del>	High-Z				Landara		
1							
PE9 —	High-Z		;		; ;	1 1	1 1
PE11	High-Z	:			: :	1 1	1 1
		-					

### Figure 10.149 Error Occurrence in PWM Mode 1, Recovery in Reset-Synchronized PWM Mode

1 to 14 are the same as in figure 10.148.

- 15. Select the reset-synchronized PWM output level and cyclic output enabling/disablin TOCR.
- 16. Set reset-synchronized PWM.
- 17. Enable channel 3 and 4 output with TOER.
- 18. Set MTU2 output with the PFC.
- 19. Operation is restarted by TSTR.

#### n = 0 to 15

### Figure 10.150 Error Occurrence in PWM Mode 2, Recovery in Normal Moderator

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- 2. Set PWM mode 2.
- 3. Initialize the pins with TIOR. (The example shows initial high output, with low output compare-match occurrence. In PWM mode 2, the cycle register pins are not initialize example, TIOC \*A is the cycle register.)
- 4. Set MTU2 output with the PFC.
- 5. The count operation is started by TSTR.
- 6. Output goes low on compare-match occurrence.
- 7. An error occurs.
- 8. Set port output with the PFC and output the inverse of the active level.
- 9. The count operation is stopped by TSTR.
- 10. Set normal mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

PEn	High-Z	
n = 0 to 15		

## Figure 10.151 Error Occurrence in PWM Mode 2, Recovery in PWM Mod

1 to 9 are the same as in figure 10.150.

- 10. Set PWM mode 1.
- 11. Initialize the pins with TIOR. (In PWM mode 1, the TIOC\*B side is not initialized.
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

1111		1 1	1	 	
PEn	High-Z	1			
	: :	<del>-</del>			
n = 0 to 15					

Figure 10.152 Error Occurrence in PWM Mode 2, Recovery in PWM Mode

1 to 9 are the same as in figure 10.150.

- 10. Not necessary when restarting in PWM mode 2.
- 11. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initial
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.



PEn	High-Z	l j	l i
n = 0 to 15			

## Figure 10.153 Error Occurrence in PWM Mode 2, Recovery in Phase Counting

1 to 9 are the same as in figure 10.150.

- 10. Set phase counting mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

		F	PΕ	n	-	_	_	1	
						-	-	•	
+-	4	_							

n = 0 to 15

### Figure 10.154 Error Occurrence in Phase Counting Mode, Recovery in Normal

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- 2. Set phase counting mode.
- 3. Initialize the pins with TIOR. (The example shows initial high output, with low output compare-match occurrence.)
- 4. Set MTU2 output with the PFC.
- 5. The count operation is started by TSTR.
- 6. Output goes low on compare-match occurrence.
- 7. An error occurs.
- 8. Set port output with the PFC and output the inverse of the active level.
- 9. The count operation is stopped by TSTR.
- 10. Set in normal mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

Rev. 3.00 Jan. 18, 2010 Page 474 of 1154

PEn	High-Z	
n = 0 to 15		

### Figure 10.155 Error Occurrence in Phase Counting Mode, Recovery in PWM

1 to 9 are the same as in figure 10.154.

- 10. Set PWM mode 1.
- 11. Initialize the pins with TIOR. (In PWM mode 1, the TIOC \*B side is not initialized
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

		I	l	!	
PEn	High-Z		[		[ ]
n = 0 to 15					

### Figure 10.156 Error Occurrence in Phase Counting Mode, Recovery in PWM M

1 to 9 are the same as in figure 10.154.

- 10. Set PWM mode 2.
- 11. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initial
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

PEn High-Z

PEn High-Z

n = 0 to 15

### Figure 10.157 Error Occurrence in Phase Counting Mode, Recovery in Phase Counting Mode

1 to 9 are the same as in figure 10.154.

- 10. Not necessary when restarting in phase counting mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

	<del> </del>		<u> </u>		
			!	1 1	
High-Z					
10-5-7	<del> </del>	-	<del>- !</del>	1 1	-
High-Z	<del> </del>    -	<b>u</b>		ļ	<del> </del> -
High-Z		TÜÜ	- !		
	High-Z	High-Z	High-Z	High-Z	High-Z

Figure 10.158 Error Occurrence in Complementary PWM Mode, Recovery in Normal Mode

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- Select the complementary PWM output level and cyclic output enabling/disabling w TOCR.
- 3. Set complementary PWM.
- 4. Enable channel 3 and 4 output with TOER.
- 5. Set MTU2 output with the PFC.
- 6. The count operation is started by TSTR.
- 7. The complementary PWM waveform is output on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR. (MTU2 output becomes the complementar output initial value.)
- 11. Set normal mode. (MTU2 output goes low.)
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

RENESAS

REJ09B0402-0300

110030		 	 - INOU IIIIUAII
Port output			
PE8	High-Z		
PE9	High-Z		 L
PE11	High-Z		

Figure 10.159 Error Occurrence in Complementary PWM Mode, Recovery in PWM Mode 1

- 11. Set PWM mode 1. (MTU2 output goes low.)
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC \*B side is not initialized
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

REJ09

110000					ш;	 	 	
TIOC3D						 	 	
Port output		į	<u> </u>					
PE8	High-	Z				 		
PE9	High-	Z		<u>i</u>		 	 	
PE11	High-	z ¦	<u> </u>	ٺــــــــــــــــــــــــــــــــــــــ	L			

Figure 10.160 Error Occurrence in Complementary PWM Mode, Recovery in Complementary PWM Mode

- 11. Set MTU2 output with the PFC.
- 12. Operation is restarted by TSTR.
- 13. The complementary PWM waveform is output on compare-match occurrence.

Rev. 3.00 Jan. 18, 2010 Page 480 of 1154 REJ09B0402-0300



TIOC3D					1				[		Γ
Port output											-
PE8	High-Z			 7						Ī	1
PE9	High-Z			<del>]</del>			<del></del>			1	T
PE11	High-Z		٦					-		1	+
		,			,						_

Figure 10.161 Error Occurrence in Complementary PWM Mode, Recovery in Complementary PWM Mode

- 11. Set normal mode and make new settings. (MTU2 output goes low.)
- 12. Disable channel 3 and 4 output with TOER.
- 13. Select the complementary PWM mode output level and cyclic output enabling/disal TOCR.
- 14. Set complementary PWM.
- 15. Enable channel 3 and 4 output with TOER.
- 16. Set MTU2 output with the PFC.
- 17. Operation is restarted by TSTR.

Rev. 3.00 Jan. 18, 2010 Page

REJ09

Port output		-	ŀ				1		1			1	1	
PE8		ligh-Z	1				]							Ĭ
								:	:		:	:	:	:
PE9		ligh-Z	1		:	ПП	1		1	1		1	1	1
		-	1		ī		7	,	,					7
PE11		ligh-Z	1		أأأأ		]		:		:	:	:	:
				,			,	,	,	,	,		,	

Figure 10.162 Error Occurrence in Complementary PWM Mode, Recovery in Reset-Synchronized PWM Mode

- 11. Set normal mode. (MTU2 output goes low.)
- 12. Disable channel 3 and 4 output with TOER.
- 13. Select the reset-synchronized PWM mode output level and cyclic output enabling/dia with TOCR.
- 14. Set reset-synchronized PWM.
- 15. Enable channel 3 and 4 output with TOER.
- 16. Set MTU2 output with the PFC.
- 17. Operation is restarted by TSTR.



110030		[	
Port output			
PE8	High-Z		
PE9	High-Z		
PE11	High-Z		

## Figure 10.163 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Normal Mode

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- Select the reset-synchronized PWM output level and cyclic output enabling/disablin TOCR.
- 3. Set reset-synchronized PWM.
- 4. Enable channel 3 and 4 output with TOER.
- 5. Set MTU2 output with the PFC.
- 6. The count operation is started by TSTR.
- 7. The reset-synchronized PWM waveform is output on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR. (MTU2 output becomes the reset-synchropy PWM output initial value.)
- 11. Set normal mode. (MTU2 positive phase output is low, and negative phase output is
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

REJ09

10000	1		1		<b></b>				L		
Port output						 		! ! !	! !	! !	
PE8		High-Z	-	 	Ш		; }		; 		ļ
PE9		High-Z							L		
PE11		High-Z	!	 		<u> </u>	<u> </u>				

Figure 10.164 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in PWM Mode 1

- 11. Set PWM mode 1. (MTU2 positive phase output is low, and negative phase output is
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC \*B side is not initialized.)
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.



Port output	 	! ! !	  -  -		 	 	 	 	 	 	! !
PE8	High-Z		 			Ĺ	i	Ĺ	i		i
PE9	High-Z	!		Ш			!	-	!	 	
PE11	High-Z	!	 	ПП	1						
	 •				- 7	,	,			,	,

Figure 10.165 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Complementary PWM Mode

- 11. Disable channel 3 and 4 output with TOER.
- 12. Select the complementary PWM output level and cyclic output enabling/disabling v TOCR.
- 13. Set complementary PWM. (The MTU2 cyclic output pin goes low.)
- 14. Enable channel 3 and 4 output with TOER.
- 15. Set MTU2 output with the PFC.
- 16. Operation is restarted by TSTR.

REJ09

110030 =			
Port output			
PE8	High-Z		ļ
PE9 =	High-Z		
PE11	High-Z		

Figure 10.166 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Reset-Synchronized PWM Mode

- 11. Set MTU2 output with the PFC.
- 12. Operation is restarted by TSTR.
- 13. The reset-synchronized PWM waveform is output on compare-match occurrence.

Rev. 3.00 Jan. 18, 2010 Page 486 of 1154 REJ09B0402-0300

RENESAS

Rev. 3.00 Jan. 18, 2010 Page

General req buffer regis		TGRC_3S TGRD_3S	TGRC_4S TGRD_4S	_
I/O pins		TIOC3BS TIOC3DS	TIOC4AS TIOC4BS TIOC4CS TIOC4DS	Input pins TIC5US TIC5VS TIC5WS
Counter cle function	ar	TGR compare match or input capture	TGR compare match or input capture	TGR compare r input capture
Compare	0 output	$\sqrt{}$	$\sqrt{}$	_
match output	1 output	$\sqrt{}$	$\sqrt{}$	_
	Toggle output	V	V	_
Input captu function	re	√	$\sqrt{}$	<b>V</b>
Synchronou operation	ıs	1	$\sqrt{}$	
PWM mode	e 1	$\sqrt{}$	$\sqrt{}$	_
PWM mode	2	_	_	_
Complement PWM mode	-	<b>V</b>	V	_
Reset PWN	1 mode	V	V	_
AC synchro motor drive				_
Phase cour mode	nting	_	_	_
Buffer oper	ation	1	V	_

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 488 of 1154 REJ09B0402-0300

		(trougn) in complementary PWM mode	
Interrupt sources	5 sources	5 sources	3 sources
	<ul> <li>Compare match or input capture 3AS</li> </ul>	<ul> <li>Compare match or input capture 4AS</li> </ul>	<ul> <li>Compare r input captu</li> </ul>
	<ul> <li>Compare match or input capture 3BS</li> </ul>	<ul> <li>Compare match or input capture 4BS</li> </ul>	<ul> <li>Compare r input captu</li> </ul>
	<ul> <li>Compare match or input capture 3CS</li> </ul>	<ul> <li>Compare match or input capture 4CS</li> </ul>	<ul> <li>Compare r input captu</li> </ul>
	<ul> <li>Compare match or input capture 3DS</li> </ul>	<ul> <li>Compare match or input capture 4DS</li> </ul>	
	• Overflow	<ul> <li>Overflow or underflow</li> </ul>	
A/D converter start request delaying function	_	<ul> <li>A/D converter start request at a match between TADCORA_4S and TCNT_4S</li> </ul>	_
		<ul> <li>A/D converter start request at a match between TADCORB_4S and</li> </ul>	

TCNT\_4S

Rev. 3.00 Jan. 18, 2010 Page 490 of 1154

REJ09B0402-0300



	TIOC4DS	I/O	TGRD_4S input capture input/output compare output/PWM
5	TIC5US	Input	TGRU_5S input capture input/external pulse input pin
	TIC5VS	Input	TGRV_5S input capture input/external pulse input pin
	TIC5WS	Input	TGRW_5S input capture input/external pulse input pin

Timer mode register_4S  Timer I/O control register H_3S  Timer I/O control register L_3S  Timer I/O control register H_4S  Timer I/O control register L_4S  Timer I/O control register L_4S  Timer interrupt enable register_3S  Timer interrupt enable register_4S  Timer output master enable	TMDR_3S TMDR_4S TIORH_3S TIORL_3S TIORH_4S TIORL_4S TIER_3S TIER_4S	R/W R/W R/W R/W R/W R/W	H'00 H'00 H'00 H'00	H'FFFC602 H'FFFFC603 H'FFFFC604 H'FFFFC605 H'FFFFC606 H'FFFFC607	8
Timer I/O control register H_3S Timer I/O control register L_3S Timer I/O control register H_4S Timer I/O control register H_4S Timer I/O control register L_4S Timer interrupt enable register_3S Timer interrupt enable register_4S Timer output master enable	TIORH_3S TIORL_3S TIORH_4S TIORL_4S TIER_3S	R/W R/W R/W R/W	H'00 H'00	H'FFFC605 H'FFFFC606 H'FFFFC607	8, 1 8 8, 1
Timer I/O control register L_3S Timer I/O control register H_4S Timer I/O control register L_4S Timer interrupt enable register_3S Timer interrupt enable register_4S Timer output master enable	TIORL_3S TIORH_4S TIORL_4S TIER_3S	R/W R/W R/W	H'00 H'00	H'FFFC605 H'FFFFC606 H'FFFFC607	8, 1
Timer I/O control register H_4S Timer I/O control register L_4S Timer interrupt enable register_3S Timer interrupt enable register_4S Timer output master enable	TIORH_4S TIORL_4S TIER_3S	R/W R/W	H'00 H'00	H'FFFFC606 H'FFFFC607	8, 1
Timer I/O control register L_4S Timer interrupt enable register_3S Timer interrupt enable register_4S Timer output master enable	TIORL_4S TIER_3S	R/W R/W	H'00	H'FFFFC607	
Timer interrupt enable register_3S  Timer interrupt enable register_4S  Timer output master enable	TIER_3S	R/W			8
register_3S Timer interrupt enable register_4S Timer output master enable	_		H'00	H'FFFFC608	
register_4S Timer output master enable	TIER_4S	R/W			8, 1
•		1 t/ <b>V V</b>	H'00	H'FFFFC609	8
register S	TOERS	R/W	H'C0	H'FFFFC60A	8
Timer gate control register S	TGCRS	R/W	H'80	H'FFFFC60D	8
Timer output control register 1S	TOCR1S	R/W	H'00	H'FFFFC60E	8, 1
Timer output control register 2S	TOCR2S	R/W	H'00	H'FFFFC60F	8
Timer counter_3S	TCNT_3S	R/W	H'0000	H'FFFFC610	16,
Timer counter_4S	TCNT_4S	R/W	H'0000	H'FFFFC612	16
Timer cycle data register S	TCDRS	R/W	H'FFFF	H'FFFFC614	16,
Timer dead time data register S	TDDRS	R/W	H'FFFF	H'FFFFC616	16
Timer general register A_3S	TGRA_3S	R/W	H'FFFF	H'FFFFC618	16,
Timer general register B_3S	TGRB_3S	R/W	H'FFFF	H'FFFFC61A	16
Timer general register A_4S	TGRA_4S	R/W	H'FFFF	H'FFFFC61C	16,
Timer general register B_4S	TGRB_4S	R/W	H'FFFF	H'FFFFC61E	16

1CH\_35

TCR\_4S

H/VV

R/W

HUU

H'00

HTFFFC600

H'FFFFC601

8, I

8

Timer control register\_35

Timer control register\_4S

Timer dead time enable register S	TDERS	R/W	H'01	H'FFFFC634	8
Timer output level buffer register S	TOLBRS	R/W	H'00	H'FFFFC636	8
Timer buffer operation transfer mode register_3S	TBTM_3S	R/W	H'00	H'FFFFC638	8,
Timer buffer operation transfer mode register_4S	TBTM_4S	R/W	H'00	H'FFFFC639	8
Timer A/D converter start request control register S	TADCRS	R/W	H'0000	H'FFFFC640	16
Timer A/D converter start request cycle set register A_4S	TADCORA_4S	R/W	H'FFFF	H'FFFFC644	16
Timer A/D converter start request cycle set register B_4S	TADCORB_4S	R/W	H'FFFF	H'FFFFC646	16
Timer A/D converter start request cycle set buffer register A_4S	TADCOBRA_4S	R/W	H'FFFF	H'FFFFC648	16
Timer A/D converter start request cycle set buffer	TADCOBRB_4S	R/W	H'FFFF	H'FFFFC64A	16

1011\_40

**TITCRS** 

**TITCNTS** 

**TBTERS** 

11/11 1100

R/W

R

R/W

H'00

H'00

H'00

Time status register\_+o

Timer interrupt skipping

Timer buffer transfer set

register S

counter S

register S

register B\_4S

Timer interrupt skipping set









Rev. 3.00 Jan. 18, 2010 Page

REJ09

1111110020

H'FFFFC630

H'FFFFC631

H'FFFFC632

8,

8

8

TGRW_5S	R/W
TCRW_5S	R/W
TIORW_5S	R/W
TSR_5S	R/W
TIER_5S	R/W
TSTR_5S	R/W
TCNTCMPCLRS	R/W
	TCRW_5S TIORW_5S TSR_5S TIER_5S TSTR_5S

ICMIO\_55 H/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

TGRU\_5S

TCRU\_5S

TIORU 5S

TCNTV\_5S

TGRV\_5S

TCRV\_5S

TIORV\_5S

TCNTW\_5S R/W

H'FFFF

H'00

H'00

H'0000

**H'FFFF** 

H'00

H'00

H'0000

**H'FFFF** 

H'00

H'00

H'00

H'00

H'00

H'00

H'FFFFC882

H'FFFFC884

H'FFFFC886

H'FFFFC890

H'FFFFC892

H'FFFFC894

H'FFFFC896

H'FFFFC8A0

H'FFFFC8A2

H'FFFFC8A4

H'FFFFC8A6

H'FFFFC8B0

H'FFFFC8B2

H'FFFFC8B4

H'FFFFC8B6

10,

16

8

8

16,

16

8

8

16,

16

8

8

8

8

8

8

Timer counter 0\_55

Timer counter V\_5S

Timer counter W\_5S

Timer general register U\_5S

Timer control register U\_5S

Timer general register V\_5S

Timer control register V\_5S

Timer I/O control register V\_5S

Timer I/O control register U 5S

RENESAS

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 494 of 1154

## 12.1 Features

- Each of the  $\overline{POE0}$  to  $\overline{POE2}$ ,  $\overline{POE4}$  to  $\overline{POE6}$ , and  $\overline{POE8}$  input pins can be set for falli  $P\phi/8 \times 16$ ,  $P\phi/16 \times 16$ , or  $P\phi/128 \times 16$  low-level sampling.
- Pφ/8 × 16, Pφ/16 × 16, or Pφ/128 × 16 low-level sampling.
   The large current pins and the pins for channel 0 of the MTU2 can be placed in the h
- impedance state on the falling edge or low-level sampling of the POE0 to POE2, PO POE6, and POE8 pins.
   Output levels on the large current pins are compared and if active-level outputs cont
- multiple pins simultaneously for one cycle or more, the large current pins can be pla high-impedance state.
- The large current pins and the pins for channel 0 of the MTU2 can be placed in the himpedance state by modifying the POE register setting.
- Interrupts can be generated by input-level sampling or output-level comparison result

The POE has input level detection circuits, output level comparison circuits, and a high-request/interrupt request generating circuit as shown in figure 12.1.

In addition to control by the POE, the large current pins can be placed in the high-impect when the oscillator stops or in software standby state. For details, refer to appendix A, F




Figure 12.1 Block Diagram of POE

Rev. 3.00 Jan. 18, 2010 Page 496 of 1154 REJ09B0402-0300



REJ09

This active level comparison is done when MTU2 output function or general output fu

selected in the pin function controller. If an function is selected, the output level is not checked. Pin combinations for output comparison a impedance control can be selected by PO

registers.

checked.

PE16/TIOC3BS and PE17/TIOC3DS Output The large current pins for the MTU2S are the high-impedance state when the pins PE18/TIOC4AS and PE20/TIOC4CS simultaneously output an active level (low PE19/TIOC4BS and PE21/TIOC4DS when the output level select P (OLSP) bit timer output control register (TOCR) in the is 0 or high level when the bit is 1) for one cycles of the peripheral clock (P<sub>\phi</sub>).

This active level comparison is done when MTU2S output function or general output is selected in the pin function controller. If function is selected, the output level is not

Pin combinations for output comparison a impedance control can be selected by PO registers.

Rev. 3.00 Jan. 18, 2010 Page 498 of 1154

OCSRI

ICSR2

OCSR2

ICSR3

SPOER

H/VV

R/W

R/W

R/W

R/W

H.0000

H'0000

H'0000

H'0000

H'00

HTFFFFD002

H'FFFFD004

H'FFFFD006

H'FFFFD008

H'FFFFD00A

8,

8,

8,

8

Output level control/status

Input level control/status

Output level control/status

Input level control/status

Software port output enable

register 1

register 2

register 2

register 3

register

Bit	Bit Name	Initial value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value sho always be 0.
14	POE2F	0	R/(W)*1	POE2 Flag
				This flag indicates that a high impedance reques been input to the $\overline{\text{POE2}}$ pin.
				[Clearing conditions]
				<ul> <li>By writing 0 to POE2F after reading POE2F : (when the falling edge is selected by bits 5 a ICSR1)</li> </ul>
				<ul> <li>By writing 0 to POE2F after reading POE2F = a high level input to POE2 is sampled at Pφ/8 or Pφ/128 clock (when low-level sampling is by bits 5 and 4 in ICSR1)</li> <li>[Setting condition]</li> </ul>
				<ul> <li>When the input set by ICSR1 bits 5 and 4 oc the POE2 pin</li> </ul>

Rev. 3.00 Jan. 18, 2010 Page 500 of 1154

				or Pφ/128 clock (when low-level sampling is by bits 3 and 2 in ICSR1) [Setting condition]
				When the input set by ICSR1 bits 3 and 2 of the POE1 pin
12	POE0F	0	R/(W)*1	POE0 Flag
				This flag indicates that a high impedance requebeen input to the $\overline{\text{POE0}}$ pin.
				[Clearing conditions]
				<ul> <li>By writing 0 to POE0F after reading POE0F (when the falling edge is selected by bits 1 ICSR1)</li> </ul>
				• By writing 0 to POE0F after reading POE0F

always be 0.

R

All 0

11 to 9 —

a high level input to POE0 is sampled at P $\phi$  or P $\phi$ /128 clock (when low-level sampling is

• When the input set by ICSR1 bits 1 and 0 o

These bits are always read as 0. The write valu

by bits 1 and 0 in ICSR1)

[Setting condition]

the POE0 pin

Reserved

			These bits select the input mode of the POE2 pi
			00: Accept request on falling edge of POE2 inpu
			01: Accept request when POE2 input has been s for 16 Pφ/8 clock pulses and all are low level
			10: Accept request when POE2 input has been s for 16 P∮/16 clock pulses and all are low leve
			11: Accept request when POE2 input has been s for 16 Pφ/128 clock pulses and all are low le
3, 2	POE1M[1:0] 00	R/W* <sup>2</sup>	POE1 mode 1, 0
			These bits select the input mode of the POE1 pi

R/W\*2


2. Can be modified only once after a power-on reset.

for 16 Pb/8 clock pulses and all are low level 10: Accept request when POE0 input has been s for 16 Pφ/16 clock pulses and all are low level 11: Accept request when POE0 input has been s for 16 Pb/128 clock pulses and all are low le Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed v

Rev. 3.00 Jan. 18, 2010 Page 502 of 1154


REJ09B0402-0300


11: Accept request when POE1 input has been s for 16 Po/128 clock pulses and all are low le


















POE0 mode 1, 0

RENESAS















				MTU2 2-phase outputs to be compared has simultaneously become an active level.
				[Clearing condition]
				• By writing 0 to OSF1 after reading OSF1 =
				[Setting condition]
				<ul> <li>When any one of the three pairs of 2-phase has simultaneously become an active level</li> </ul>
14 to	_	All 0	R	Reserved
10				These bits are always read as 0. The write valualways be 0.
9	OCE1	0	R/W* <sup>2</sup>	Output Short High-Impedance Enable 1
				This bit specifies whether to place the pins in the impedance state when the OSF1 bit in OCSR1
				0: Does not place the pins in the high-impedan-
				1: Places the pins in the high-impedance state
8	OIE1	0	R/W	Output Short Interrupt Enable 1

Reserved

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed

always be 0.

**Description** 

R/(W)\*1 Output Short Flag 1

This flag indicates that any one of the three pai

This bit enables or disables interrupt requests v

These bits are always read as 0. The write value

OSF1 bit in OCSR is set to 1. 0: Interrupt requests disabled 1: Interrupt requests enabled

2. Can be modified only once after a power-on reset.

R

All 0

Initial

value

0

R/W

**Bit Name** 

OSF1

Bit

15

7 to 0



		Initial		
Bit	Bit Name	value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value sho always be 0.
14	POE6F	0	R/(W)*1	POE6 Flag
				This flag indicates that a high impedance reque been input to the POE6 pin.
				[Clearing conditions]
				<ul> <li>By writing 0 to POE6F after reading POE6F (when the falling edge is selected by bits 5 a ICSR2)</li> </ul>
				<ul> <li>By writing 0 to POE6F after reading POE6F         <ul> <li>a high level input to POE6 is sampled at Pφ</li> <li>or Pφ/128 clock (when low-level sampling is by bits 5 and 4 in ICSR2)</li> </ul> </li> <li>[Setting condition]</li> </ul>
				<ul> <li>When the input condition set by bits 5 and 4 occurs at the POE6 pin</li> </ul>



by bits 3 and 2 in ICSR2) [Setting condition] When the input condition set by bits 3 and 2 occurs at the POE5 pin R/(W)\*1 POE4 Flag 12 POE4F 0 This flag indicates that a high impedance reque been input to the POE4 pin. [Clearing conditions] By writing 0 to POE4F after reading POE4F (when the falling edge is selected by bits 1 ICSR2)

always be 0. 8 PIE2 0 R/W Port Interrupt Enable 2 This bit enables/disables interrupt requests who of the POE4F to POE6F bits of the ICSR2 is se 0: Interrupt requests disabled

All 0

R

11 to 9 —

Rev. 3.00 Jan. 18, 2010 Page

1: Interrupt requests enabled

by bits 1 and 0 in ICSR2)

occurs at the POE4 pin

[Setting condition]

Reserved

REJ09

or Pφ/128 clock (when low-level sampling is

By writing 0 to POE4F after reading POE4F a high level input to POE4 is sampled at Pd or Ph/128 clock (when low-level sampling is

· When the input condition set by bits 1 and 0

These bits are always read as 0. The write value

			for 16 Pφ/16 clock pulses and all are at a low 11: Accept request when POE6 input has been s
			for 16 Pφ/128 clock pulses and all are at a lo
3, 2	POE5M[1:0] 00	R/W* <sup>2</sup>	POE5 mode 1 and 0
			These bits select the input mode of the $\overline{\text{POE5}}$ pi
			00: Accept request on falling edge of POE5 inpu
			01: Accept request when POE5 input has been s for 16 Pφ/8 clock pulses and all are at a low

R/W\*2

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed v.

2. Can be modified only once after a power-on reset.

RENESAS

POE4 mode 1 and 0

10: Accept request when POE5 input has been so for 16 Pφ/16 clock pulses and all are at a low
11: Accept request when POE5 input has been so for 16 Pφ/128 clock pulses and all are at a low

These bits select the input mode of the POE4 pi
00: Accept request on falling edge of POE4 input
01: Accept request when POE4 input has been so
for 16 Pφ/8 clock pulses and all are at a low
10: Accept request when POE4 input has been so
for 16 Pφ/16 clock pulses and all are at a low
11: Accept request when POE4 input has been so
for 16 Pφ/128 clock pulses and all are at a low

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 506 of 1154

1, 0

POE4M[1:0] 00

Bit	Bit Name	value	R/W	Description
15	OSF2	0	R/(W)*1	Output Short Flag 2
				This flag indicates that any one of the three pa MTU2S 2-phase outputs to be compared has simultaneously become an active level.
				[Clearing condition]
				• By writing 0 to OSF2 after reading OSF2 = [Setting condition]
				<ul> <li>When any one of the three pairs of 2-phase has simultaneously become an active level</li> </ul>
14 to	_	All 0	R	Reserved
10				These bits are always read as 0. The write valualways be 0.
9	OCE2	0	R/W*2	Output Short High-Impedance Enable 2
				This bit specifies whether to place the pins in the impedance state when the OSF2 bit in OCSR2
				0: Does not place the pins in the high-impedan
				1: Places the pins in the high-impedance state
8	OIE2	0	R/W	Output Short Interrupt Enable 2
				This bit enables or disables interrupt requests OSF2 bit in OCSR2 is set to 1.
				0: Interrupt requests disabled

Initial

1: Interrupt requests enabled

Rev. 3.00 Jan. 18, 2010 Page 508 of 1154

REJ09B0402-0300



15 to	_	All 0	R	Reserved
13				These bits are always read as 0. The write val always be 0.
12	POE8F	0	R/(W)*1	POE8 Flag
				This flag indicates that a high impedance requbeen input to the $\overline{POE8}$ pin.
				[Clearing conditions]
				<ul> <li>By writing 0 to POE8F after reading POE8 (when the falling edge is selected by bits 1 ICSR3)</li> </ul>
				<ul> <li>By writing 0 to POE8F after reading POE8         <ul> <li>a high level input to POE8 is sampled at P                 or Pφ/128 clock (when low-level sampling is                 by bits 1 and 0 in ICSR3)</li> </ul> </li> <li>[Setting condition]</li> </ul>
				When the input condition set by bits 1 and ICSR3 occurs at the POE8 pin
11, 10	_	All 0	R	Reserved

Description

Initial value

R/W

Bit

**Bit Name** 

always be 0.

These bits are always read as 0. The write val

				0: Interrupt requests disabled
				1: Interrupt requests enabled
7 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write valualways be 0.
1, 0	POE8M[1:0]	00	R/W*2	POE8 mode 1 and 0

2. Can be modified only once after a power-on reset.

for 16 P\$\psi/16 clock pulses and all are low level 11: Accept request when POE8 input has been for 16 P\$\psi/128 clock pulses and all are low level 15 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 16 P\$\psi/128 clock pulses and all are low level 17 P\$\psi/128 clock pulses and all are low level 17 P\$\psi/128 clock pulses and all are low level 17 P\$\psi/128 clock pulses and all are low level 17 P\$\psi/128 clock pulses and all are low level 17 P\$\psi/128 clock pulses and all are low level 17 P\$\psi/128 clock pulses and all are low level 18 P\$\psi/128 clock pulses and all are low level 18 P\$\psi/128 clock pulses and all

These bits select the input mode of the POE8 p
00: Accept request on falling edge of POE8 inp
01: Accept request when POE8 input has been for 16 Pφ/8 clock pulses and all are low level
10: Accept request when POE8 input has been

Rev. 3.00 Jan. 18, 2010 Page 510 of 1154

RENESAS

				[Clearing conditions]
				Power-on reset
				<ul> <li>By writing 0 to MTU2SHIZ after reading MTU2SHIZ = 1</li> </ul>
				1: Places the pins in the high-impedance sta
				[Setting condition]
				By writing 1 to MTU2SHIZ
1	MTU2CH0HIZ	0	R/W	MTU2 Channel 0 Output High-Impedance
				This bit specifies whether to place the pins to channel 0 in the MTU2 in the high-impedant
				<ol><li>Does not place the pins in the high-imped state</li></ol>
				[Clearing conditions]
				Power-on reset
				<ul> <li>By writing 0 to MTU2CH0HIZ after readi MTU2CH0HIZ = 1</li> </ul>
				1: Places the pins in the high-impedance sta
				[Setting condition]
				By writing 1 to MTU2CH0HIZ
				Rev. 3.00 Jan. 18, 2010 Page
				KENESAS REING

2

MTU2SHIZ

0

R/W



These bits are always read as 0. The write should always be 0.

This bit specifies whether to place the large pins for the MTU2S in the high-impedance or Does not place the pins in the high-impedance.

MTU2S Output High-Impedance

state

- 1: Places the pins in the high-impedance sta [Setting condition]
  - By writing 1 to MTU2CH34HIZ

## 12.3.7 Port Output Enable Control Register 1 (POECR1)

Initial value

POECR1 is an 8-bit readable/writable register that controls high-impedance state of the p

Bit:	7	6	5	4	3	2	1	0
[	-	-	-	-	MTU2 PE3ZE	MTU2 PE2ZE	MTU2 PE1ZE	MTU2 PE0ZE
Initial value:	0	0	0	0	0	0	0	0
DAM.	D	D	D	D	D/M/*	D/M/*	D/M*	D/M/*

Description

Note: \* Can be modified only once after a power-on reset.

R/W

				-
7 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write vashould always be 0.
3	MTU2PE3ZE	0	R/W*	MTU2 PE3 High-Impedance Enable
				This bit specifies whether to place the PE3/T pin for channel 0 in the MTU2 in the high-imp state when either POE8F or MTU2CH0HIZ b to 1.
				0: Does not place the pin in the high-impedar
				1: Places the pin in the high-impedance state

Bit

**Bit Name** 

			pin for channel 0 in the MTU2 in the high-im state when either POE8F or MTU2CH0HIZ to 1.
			0: Does not place the pin in the high-impeda
			1: Places the pin in the high-impedance sta
MTU2PE0ZE	0	R/W*	MTU2 PE0 High-Impedance Enable
			This bit specifies whether to place the PE0/pin for channel 0 in the MTU2 in the high-im state when either POE8F or MTU2CH0HIZ to 1.

0: Does not place the pin in the high-imped.1: Places the pin in the high-impedance sta

Note: \* Can be modified only once after a power-on reset.

0



REJ09

				Enable
				This bit specifies whether to compare output the large current pins for the MTU2, PE9/TIC PE11/TIOC3D, and to place them in the high impedance state when the OSF1 bit is set to the OCE1 bit is 1 or when any one of the PO POE1F, POE2F, and MTU2CH34HIZ bits is
				Does not compare output levels or place the high-impedance state
				Compares output levels and places the pir high-impedance state
13	MTU2P2CZE	1	R/W*	MTU2 Port 2 Output Comparison/High-Imped
				This bit specifies whether to compare output the large current pins for the MTU2, PE12/TI and PE14/TIOC4C, and to place them in the impedance state when the OSF1 bit is set to the OCE1 bit is 1 or when any one of the PO POE1F, POE2F, and MTU2CH34HIZ bits is
				Does not compare output levels or place the high-impedance state

17/ VV

R/W\*

R

Description

always be 0.

This bit is always read as 0. The write value

MTU2 Port 1 Output Comparison/High-Imped

1: Compares output levels and places the pir

high-impedance state

Reserved

RENESAS

DIL Haille

MTU2P1CZE

0

15

14

				Compares output levels and places the p high-impedance state
11	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
10	MTU2SP1CZE	E 1	R/W*	MTU2S Port 1 Output Comparison/High-Imp
				This bit specifies whether to compare output the large current pins for the MTU2S, PE16 and PE17/TIOC3DS, and to place them in timpedance state when the OSF2 bit is set to the OCE2 bit is 1 or when any one of the POE5F, POE6F, and MTU2SHIZ bits is set
				0: Does not compare output levels or place the high-impedance state
				Compares output levels and places the p high-impedance state
9	MTU2SP2CZE	Ξ 1	R/W*	MTU2S Port 2 Output Comparison/High-Im Enable
				This bit specifies whether to compare output the large current pins for the MTU2S, PE18 and PE20/TIOC4CS, and to place them in the specifies whether the compare output the large current places are supported by the specifies whether the compare output the large current places are supported by the specifies whether the compare output the large current places are supported by the specifies whether to compare output the large current places are supported by the large current places and places are supported by the large current place

impedance state when the OSF2 bit is set to the OCE2 bit is 1 or when any one of the Po POE5F, POE6F, and MTU2SHIZ bits is set 0: Does not compare output levels or place

1: Compares output levels and places the p

the high-impedance state

high-impedance state



				<ol> <li>Compares output levels and places the pir high-impedance state</li> </ol>
7 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write versions should always be 0.
Note:	* Can	be modified only or	nce afte	er a power-on reset.

Rev. 3.00 Jan. 18, 2010 Page 516 of 1154

RENESAS

the large current pins for Input level detection, MTU2SP2CZE • ((POE4F + POE5F + POE6F) the MTU2S output level comparison, or (PE18/TIOC4AS and SPOER setting (OSF2 • OCE2) + (MTU2SHIZ) PE20/TIOC4CS) the large current pins for Input level detection, MTU2SP3CZE • the MTU2S output level comparison, or ((POE4F + POE5F + POE6F) -(PE19/TIOC4BS and SPOER setting (OSF2 • OCE2) + (MTU2SHIZ) PE21/TIOC4DS) MTU2 channel 0 pin Input level detection or MTU2PE0ZE (PE0/TIOC0A) SPOER setting ((POE8F • POE8E) + (MTU2C MTU2 channel 0 pin Input level detection or MTU2PE1ZE

SPOER setting

SPOER setting

SPOER setting

Input level detection or

Input level detection or

the large current pins for linear level detection,

and PE14/TIOC4C)

and PE15/TIOC4D)

(PE16/TIOC3BS and

PE17/TIOC3DS)

(PE1/TIOC0B)

(PE2/TIOC0C)

(PE3/TIOC0D)

MTU2 channel 0 pin

MTU2 channel 0 pin

the MTU2S

the large current pins for

the large current pins for

the MTU2 (PE12/TIOC4A output level comparison, or

the MTU2 (PE13/TIOC4B output level comparison, or

SPOER setting

SPOER setting

SPOER setting

Input level detection.

Input level detection.

output level comparison, or

RENESAS

MTU2PE2ZE

MTU2PE3ZE

MTU2P2CZE •

MTU2P3CZE •

MTU2SP1CZE •

((POE2F + POE1F + POE0F) -

(OSF1 • OCE1) + (MTU2CH34

((POE2F + POE1F + POE0F) -

((POE4F + POE5F + POE6F) -

(OSF2 • OCE2) + (MTU2SHIZ)

((POE8F • POE8E) + (MTU2C

((POE8F • POE8E) + (MTU2C

((POE8F • POE8E) + (MTU2C

Rev. 3.00 Jan. 18, 2010 Page

REJ09

OCE1) + (MTU2CH34HIZ))

pins, the large current pins and the pins for channel 0 of the MTU2 are placed in the high impedance state. Figure 12.2 shows a sample timing after the level changes in input to the to POE2, POE4 to POE6, and POE8 pins until the respective pins enter high-impedance state.




Figure 12.2 Falling Edge Detection




Figure 12.3 Low-Level Detection Operation

## 12.4.2 Output-Level Compare Operation

Figure 12.4 shows an example of the output-level compare operation for the combination TIOC3B and TIOC3D. The operation is the same for the other pin combinations.




Figure 12.4 Output-Level Compare Operation

RENESAS

Rev. 3.00 Jan. 18, 2010 Page

in bit 15 (OCF1 and OCF2) in OCSR1 and OCSR2. However, note that just writing 0 to ignored (the flag is not cleared); flags can be cleared only after an inactive level is output large current pins. Inactive-level outputs can be obtained by setting the MTU2 and MTU2 internal registers.

RENESAS REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 520 of 1154



OE12	Output enable interrupt 2	PUE8F	PIES • PUESF
OEI3	Output enable interrupt 3	POE4F, POE5F, POE6F,	PIE2 • (POE4

# 12.6 Usage Note

# 12.6.1 Pin State when a Power-On Reset is Issued from the Watchdog Timer

and OSF2

When a power-on reset is issued from the watchdog timer (WDT), initialization of the p controller (PFC) sets initial values that select the general input function for the I/O ports. However, when a power-on reset is issued from the WDT while a pin is being handled a impedance by the port output enable (POF), the pin is placed in the output state for one

impedance by the port output enable (POE), the pin is placed in the output state for one the peripheral clock (Pf), after which the function is switched to general input.

This also occurs when a power-on reset is issued from the WDT for pins that are being labeled high impedance due to short-circuit detection by the MTU2 and MTU2S.

high impedance due to short-circuit detection by the MTU2 and MTU2S.

Figure 12.5 shows the state of a pin for which the POE input has selected high impedance

handling with the timer output selected when a power-on reset is issued from the WDT.

REJ09

POE6F) + OIE2 • OS

Figure 12.5 Pin State when a Power-On Reset is Issued from the Watchdog Ti

Rev. 3.00 Jan. 18, 2010 Page 522 of 1154

REJ09B0402-0300

RENESAS

#### 13.1 **Features**

- Can be used to ensure the clock settling time: Use the WDT to revoke software stand
- Can switch between watchdog timer mode and interval timer mode.
  - Generates internal resets in watchdog timer mode: Internal resets occur after counter
- An interrupt is generated in interval timer mode
- An interval timer interrupt is generated when the counter overflows.
- Choice of eight counter input clocks

Eight clocks (×1 to ×1/4096) that are obtained by dividing the peripheral clock can be

• Choice of two resets

Power-on reset and manual reset are available.

Figure 13.1 shows a block diagram of the WDT.

Rev. 3.00 Jan. 18, 2010 Page




Figure 13.1 Block Diagram of WDT



Rev. 3.00 Jan. 18, 2010 Page

### 13.3.1 Watchdog Timer Counter (WTCNT)

WTCNT is an 8-bit readable/writable register that increments on the selected clock. Whe overflow occurs, it generates a reset in watchdog timer mode and an interrupt in interval mode. The WTCNT counter is not initialized by an internal reset due to the WDT overflow WTCNT counter is initialized to H'00 only by a power-on reset using the RES pin. Use a access to write to the WTCNT counter, with H'5A in the upper byte. Use a byte access to WTCNT.

Note: WTCNT differs from other registers in that it is more difficult to write to. See sec 13.3.3, Notes on Register Access, for details.

Bit:	7	6	5	4	3	2	1	0	
Initial value:	0	0	0	0	0	0	0	0	
R/W:	R/W								

Rev. 3.00 Jan. 18, 2010 Page 526 of 1154 REJ09B0402-0300



Note: WTCSR differs from other registers in that it is more difficult to write to. See se 13.3.3, Notes on Register Access, for details.

Bit:	7	6	5	4	3	2	1	0
	TME	WT/IT	RSTS	WOVF	IOVF		CKS[2:0]	
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	December
DIL	DIL Name	value	H/W	Description
7	TME	0	R/W	Timer Enable
				Starts and stops timer operation. Clear this bit t using the WDT to revoke software standby mod
				Timer disabled: Count-up stops and WTCNT retained
				1: Timer enabled
6	WT/IT	0	R/W	Timer Mode Select
				Selects whether to use the WDT as a watchdog an interval timer.
				0: Interval timer mode
				1: Watchdog timer mode

Note: If WT/IT is modified when the WDT is o the up-count may not be performed cor

				1: WT	CNT has overflowed in watchdog timer mo	
3	IOVF	0	R/W	Interva	al Timer Overflow	
				Indicates that the WTCNT has overflowe mode. This bit is not set in watchdog time		
				0: No	overflow	
				1: WT	CNT has overflowed in interval timer mode	
2 to 0	CKS[2:0]	000	R/W	Clock	Select 2 to 0	
·				count of periphore	bits select the clock to be used for the W from the eight types obtainable by dividing eral clock $(P\phi)$ . The overflow period that is the parenthesis in the table is the value w eral clock $(P\phi)$ is 40 MHz.	
				000: P	φ (6.4 μs)	
				001: P	φ /4 (25.6 μs)	
				010: P	φ /16 (102.4 μs)	
				011: P	φ/32 (204.8 μs)	
				100: Pφ /64 (409.6 μs) 101: Pφ /256 (1.64 ms) 110: Pφ /1024 (6.55 ms)		
				111: P	φ /4096 (26.21 ms)	
				Note:	If bits CKS2 to CKS0 are modified when is operating, the up-count may not be pe	

0: No overflow

correctly. Ensure that these bits are mod when the WDT is not operating.

Rev. 3.00 Jan. 18, 2010 Page 528 of 1154

WTCNT write	15	8	7	
Address: H'FFFFE810	H'5A			Write data
WTCSR write	1 <u>5</u>	8	7	
Address: H'FFFFE812	H'A5			Write data

Figure 13.2 Writing to WTCNT and WTCSR

the counter in the WTCNT counter. These values should ensure that the time till counter in the water than the time till counter in the water than the water that the water than the water that the water than the water that the water than the water that the water that the water than the water that water the water than the water than the water than the water that water the overflow is longer than the clock oscillation settling time. 3. Transition to software standby mode by executing a SLEEP instruction to stop the clo

2. Set the type of count clock used in the CKS2 to CKS0 bits in WTCSR and the initial

4. The WDT starts counting by detecting a change in the level input to the NMI or IRQ 5. When the WDT count overflows, the CPG starts supplying the clock and the LSI resu

While operating in watchdog timer mode, the WDT generates an internal reset of the type

clock in the CKS2 to CKS0 bits, and set the initial value of the counter in the WTCN'

operation. The WOVF flag in WTCSR is not set when this happens.

13.4.2 **Using Watchdog Timer Mode** 

specified by the RSTS bit in WTCSR and asserts a signal through the WDTOVF pin ever the counter overflows. 1. Set the WT/IT bit in WTCSR to 1, set the reset type in the RSTS bit, set the type of co

- 2. Set the TME bit in WTCSR to 1 to start the count in watchdog timer mode.
- - 3. While operating in watchdog timer mode, rewrite the counter periodically to prevent
  - counter from overflowing.
- 4. When the counter overflows, the WDT sets the WOVF flag in WTCSR to 1, asserts a through the WDTOVF pin for one cycle of the count clock specified by the CKS2 to bits, and generates a reset of the type specified by the RSTS bit. The counter then resu counting.

counter.

Rev. 3.00 Jan. 18, 2010 Page 530 of 1154




Figure 13.3 Operation in Watchdog Timer Mode (When WTCNT Count Clock is Specified to Pφ/32 by CKS2 to CKS0)

### 13.4.3 Using Interval Timer Mode

When operating in interval timer mode, interval timer interrupts are generated at every of the counter. This enables interrupts to be generated at set periods.

- 1. Clear the WT/IT bit in WTCSR to 0, set the type of count clock in the CKS2 to CKS set the initial value of the counter in the WTCNT counter.
- 2. Set the TME bit in WTCSR to 1 to start the count in interval timer mode.
- 3. When the counter overflows, the WDT sets the IOVF flag in WTCSR to 1 and an intimer interrupt request is sent to the INTC. The counter then resumes counting.

RENESAS

Rev. 3.00 Jan. 18, 2010 Page

Name	Interrupt Source	Interrupt Enable Bit	Interrupt Flag Bit
ITI	Interval timer interrupt	_	Interval timer overflow fla

### 13.6 **Usage Note**

#### **WTCNT Setting Value** 13.6.1

If WTCNT is set to H'FF in interval timer mode, overflow does not occur when WTCNT from H'FF to H'00 after one cycle of count clock, but overflow occurs when WTCNT cha from H'FF to H'00 after 257 cycles of count clock.

If WTCNT is set to H'FF in watchdog timer mode, overflow occurs when WTCNT change H'FF to H'00 after one cycle of count clock.

- Choice of asynchronous or clock synchronous serial communication mode

  - Asynchronous mode: — Serial data communication is performed by start-stop in character units. The SCI
    - communicate with a universal asynchronous receiver/transmitter (UART), an asy communication interface adapter (ACIA), or any other communications chip that a standard asynchronous serial system. There are twelve selectable serial data communication formats.
    - Data length: 7 or 8 bits
    - Stop bit length: 1 or 2 bits
    - Parity: Even, odd, or none
    - Multiprocessor communications
    - Receive error detection: Parity, overrun, and framing errors
    - Break detection: Break is detected by reading the RXD pin level directly when a
    - error occurs.
    - Clock synchronous mode:
      - Data length: 8 bits
      - Receive error detection: Overrun errors
    - Full duplex communication: The transmitting and receiving sections are independen
    - SCI can transmit and receive simultaneously. Both sections use double buffering, so speed continuous data transfer is possible in both the transmit and receive directions

— Serial data communication is synchronized with a clock signal. The SCIF can co with other chips having a clock synchronous communication function.

- On-chip baud rate generator with selectable bit rates
- Internal or external transmit/receive clock source: From either baud rate generator (i
- clock) or SCK pin (external clock)
  - Choice of LSB-first or MSB-first data transfer (except for 7-bit data in asynchronous






Figure 14.1 Block Diagram of SCI

		RXD1	Input	SCI1 receive data input
		TXD1	Output	SCI1 transmit data output
2		SCK2	I/O	SCI2 clock input/output
		RXD2	Input	SCI2 receive data input
		TXD2	Output	SCI2 transmit data output
Note:	*	Pin names SCK, Ri the channel designa	,	are used in the description for all channels, o

	Transmit data register_0	SCIDR_0	_		H'FFFFC0
	Serial status register_0	SCSSR_0	R/W	H'84	H'FFFFC0
	Receive data register_0	SCRDR_0	_	_	H'FFFFC0
	Serial direction control register_0	SCSDCR_0	R/W	H'F2	H'FFFFC(
	Serial port register_0	SCSPTR_0	R/W	H'0x	H'FFFFC0
1	Serial mode register_1	SCSMR_1	R/W	H'00	H'FFFFC0
	Bit rate register_1	SCBRR_1	R/W	H'FF	H'FFFFC0
	Serial control register_1	SCSCR_1	R/W	H'00	H'FFFFC0
	Transmit data register_1	SCTDR_1	_	_	H'FFFFC0
	Serial status register_1	SCSSR_1	R/W	H'84	H'FFFFC0
	Receive data register_1	SCRDR_1	_	_	H'FFFFC0
	Serial direction control register_1	SCSDCR_1	R/W	H'F2	H'FFFFC(
	Serial port register_1	SCSPTR_1	R/W	H'0x	H'FFFFC0
2	Serial mode register_2	SCSMR_2	R/W	H'00	H'FFFFC1
	Bit rate register_2	SCBRR_2	R/W	H'FF	H'FFFFC1
	Serial control register_2	SCSCR_2	R/W	H'00	H'FFFFC1
	Transmit data register_2	SCTDR_2	_	_	H'FFFFC1
	Serial status register_2	SCSSR_2	R/W	H'84	H'FFFFC1
	Receive data register_2	SCRDR_2	_	_	H'FFFFC1
	Serial direction control register_2	SCSDCR_2	R/W	H'F2	H'FFFFC1
	Serial port register_2	SCSPTR_2	R/W	H'0x	H'FFFFC1

R/W

H'00

H'FFFFC004

Serial control register\_0 SCSCR\_0

### Receive Data Register (SCRDR)

SCRDR is a register that stores serial receive data. After receiving one byte of serial dat transfers the received data from the receive shift register (SCRSR) into SCRDR for stor completes operation. After that, SCRSR is ready to receive data.

Since SCRSR and SCRDR work as a double buffer in this way, data can be received con

SCRDR is a read-only register and cannot be written to by the CPU.

Bit:	7	6	5	4	3	2	1	0	
									1
Initial value:	-	-	-	-	-	-	-	-	
R/W:	-	-	-	-	-	-	-	-	

#### 14.3.3 **Transmit Shift Register (SCTSR)**

SCTSR transmits serial data. The SCI loads transmit data from the transmit data register into SCTSR, then transmits the data serially from the TXD pin, LSB (bit 0) first. After transmitting one data byte, the SCI automatically loads the next transmit data from SCT SCTSR and starts transmitting again. If the TDRE flag in the serial status register (SCS) to 1, the SCI does not transfer data from SCTDR to SCTSR. The CPU cannot read or w SCTSR directly.



RENESAS

Rev. 3.00 Jan. 18, 2010 Page

### 14.3.5 Serial Mode Register (SCSMR)

SCSMR is an 8-bit register that specifies the SCI serial communication format and select clock source for the baud rate generator.

The CPU can always read and write to SCSMR.

Bit:	7	6	5	4	3	2	1	0
	C/Ā	CHR	PE	O/E	STOP	MP	CKS	[1:0]
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	value	R/W	Description
7	C/A	0	R/W	Communication Mode
				Selects whether the SCI operates in asynchrol clock synchronous mode.
				0: Asynchronous mode
				1: Clock synchronous mode
6	CHR	0	R/W	Character Length
				Selects 7-bit or 8-bit data in asynchronous modelock synchronous mode, the data length is alweight bits, regardless of the CHR setting. When data is selected, the MSB (bit 7) of the transmit register is not transmitted.
				0: 8-bit data
				1: 7-bit data

Rev. 3.00 Jan. 18, 2010 Page 538 of 1154

REJ09B0402-0300



				is checked according to the even/odd mode setting.
4	O/E	0	R/W	Parity mode
				Selects even or odd parity when parity bits ar and checked. The O/E setting is used only in asynchronous mode and only when the parity (PE) is set to 1 to enable parity addition and of the O/E setting is ignored in clock synchronous in asynchronous mode when parity addition

checking is disabled. 0: Even parity

1: Odd parity

If even parity is selected, the parity bit is adde

transmit data to make an even number of 1s transmitted character and parity bit combined data is checked to see if it has an even numb the received character and parity bit combine If odd parity is selected, the parity bit is added transmit data to make an odd number of 1s ir

transmitted character and parity bit combined data is checked to see if it has an odd number the received character and parity bit combine

				character.
				Notes: 1. When transmitting, a single 1-bit is a the end of each transmitted characte
				<ol><li>When transmitting, two 1 bits are add end of each transmitted character.</li></ol>
2	MP	0	R/W	Multiprocessor Mode (only in asynchronous mo
				Enables or disables multiprocessor mode. The $O/\overline{E}$ bit settings are ignored in multiprocessor r
				0: Multiprocessor mode disabled
				1: Multiprocessor mode enabled
1, 0	CKS[1:0]	00	R/W	Clock Select 1 and 0
				Select the internal clock source of the on-chip generator. Four clock sources are available. Pop/16 and Pop/64. For further information on the source, bit rate register settings, and baud rate section 14.3.10, Bit Rate Register (SCBRR).
				00: Рф
				01: P <sub>\$\phi\$</sub> /4
				10: Pφ/16

11: Pφ/64

Note: Po: Peripheral clock

bit is 0, it is treated as a stop bit, but if the second bit is 0, it is treated as the start bit of the next in

Rev. 3.00 Jan. 18, 2010 Page 540 of 1154



				after reading TDRE = 1 or by clearing the TIE
				Transmit-data-empty interrupt request (TXI disabled
				Transmit-data-empty interrupt request (TX) enabled
6	RIE	0	R/W	Receive Interrupt Enable
				Enables or disables a receive-data-full interru and a receive error interrupt (ERI) to be issue the RDRF flag in SCSSR is set to 1 after the received is transferred from the receive shift i (SCRSR) to the receive data register (SCRDI
				RXI can be canceled by clearing the RDRF fl. reading RDRF =1. ERI can be canceled by cl FER, PER, or ORER flag to 0 after reading 1 flag. Both RXI and ERI can also be canceled clearing the RIE bit to 0.
				0: Receive-data-full interrupt (RXI) and receiv interrupt (ERI) requests are disabled
				Receive-data-full interrupt (RXI) and receive interrupt (ERI) requests are enabled

**Description** 

Transmit Interrupt Enable

Enables or disables a transmit-data-empty int (TXI) to be issued when the TDRE flag in the status register (SCSSR) is set to 1 after seria data is sent from the transmit data register (S

TXI can be canceled by clearing the TDRE fla

the transmit shift register (SCTSR).

Bit

7

**Bit Name** 

TIE

value

0

R/W

R/W

				before setting TE to 1.
4	RE	0	R/W	Receive Enable
				Enables or disables the SCI serial receiver.
				0: Receiver disabled*1
				1: Receiver enabled*2
				Notes: 1. Clearing RE to 0 does not affect the flags (RDRF, FER, PER, and OREI flags retain their previous values.
				<ol> <li>Serial reception starts when a start detected in asynchronous mode, or synchronous clock input is detected synchronous mode. Select the rece format in SCSMR before setting RE</li> </ol>
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (only when MF SCSMR in asynchronous mode)
				When this bit is set to 1, receive data in which multiprocessor bit is 0 is skipped and setting of RDRF, FER, and ORER status flags in SCSSF prohibited. On receiving data in which the multiprocessor bit is 1, this bit is automatically to 0 and normal receiving operation is resumed

format in the serial mode register (S

details, refer to section 14.4.4, Multiprocessor

Communication Function.

Rev. 3.00 Jan. 18, 2010 Page 542 of 1154



	When selecting the clock output in clock sync mode, set the $C/\overline{A}$ bit in SCSMR to 1 and the CKE1 and CKE0. For details on clock source refer to table 14.14 in section 14.4, Operation
	Asynchronous mode
	00: Internal clock, SCK pin used for input pin signal is ignored.)
	01: Internal clock, SCK pin used for clock out
	10: External clock, SCK pin used for clock inp
	11: External clock, SCK pin used for clock inp
	Clock synchronous mode
	00: Internal clock, SCK pin used for synchron output
	01: Internal clock, SCK pin used for synchron output
	<ol> <li>External clock, SCK pin used for synchron input</li> </ol>
	<ol> <li>External clock, SCK pin used for synchror input</li> </ol>
	Notes: 1. The output clock frequency is 16 ti bit rate.
	<ol><li>The input clock frequency is 16 tim rate.</li></ol>
	Rev. 3.00 Jan. 18, 2010 Page
	REJOS
_	REJUS

1, 0

CKE[1:0]

00

R/W

Clock Enable 1 and 0

Select the SCI clock source and enable or dis output from the SCK pin. Depending on the combination of CKE1 and CKE0, the SCK pir used for serial clock output or serial clock inp

		Initial		
Bit	Bit Name	value	R/W	Description
7	TDRE	1	R/(W)*	Transmit Data Register Empty
				Indicates whether data has been transferred transmit data register (SCTDR) to the transmit register (SCTSR) and SCTDR has become rebe written with next serial transmit data.
				0: Indicates that SCTDR holds valid transmit
				[Clearing conditions]
				When 0 is written to TDRE after reading
				<ul> <li>When the DTC is activated by a TXI intertransmit data is transferred to SCTDR who DISEL bit of MRB in the DTC is 0</li> <li>Indicates that SCTDR does not hold valid data</li> </ul>
				[Setting conditions]
				By a power-on reset or in standby mode
				When the TE bit in SCSCR is 0
				<ul> <li>When data is transferred from SCTDR to and data can be written to SCTDR</li> </ul>



- When the DTC is activated by an RXI in and data is transferred from SCRDR wh
- DISEL bit of MRB in the DTC is 0 1: Indicates that valid received data is store SCRDR

[Setting condition]

When serial reception ends normally an

lost.

- data is transferred from SCRSR to SCR Note: SCRDR and the RDRF flag are not at retain their previous states even if an
  - detected during data reception or if th the serial control register (SCSCR) is 0. If reception of the next data is comp while the RDRF flag is still set to 1, ar error will occur and the received data

1: Indicates that an overrun error occurred de reception\*<sup>2</sup>

[Setting condition]

- When the next serial reception is comple RDRF = 1
- Notes: 1. The ORER flag is not affected an its previous value when the RE b SCSCR is cleared to 0.
  - The receive data prior to the over is retained in SCRDR, and the da received subsequently is lost. Su serial reception cannot be continued the ORER flag is set to 1.

1: Indicates that a framing error occurred du reception

of the received data is 0 after completing

[Setting condition]

- · When the SCI founds that the stop bit a

reception\*2 Notes: 1. The FER flag is not affected and

its previous value when the RE SCSCR is cleared to 0. 2. In 2-stop-bit mode, only the first

> checked for a value to 1; the see bit is not checked. If a framing e occurs, the receive data is trans SCRDR but the RDRF flag is no Subsequent serial reception car

continued while the FER flag is

1: Indicates that a parity error occurred durin reception\*<sup>2</sup>

[Setting condition]

When the number of 1s in the received diparity does not match the even or odd particular specified by the O/E bit in the serial mode (SCSMR).

Notes: 1. The PER flag is not affected and its previous value when the RE b SCSCR is cleared to 0.

If a parity error occurs, the receiv transferred to SCRDR but the RD is not set. Subsequent serial rece cannot be continued while the PB set to 1.



[Setting conditions]
By a power-on reset or in standby mode
When the TE bit in SCSCR is 0
• When TDRE = 1 during transmission of
of a 1-byte serial transmit character
Note: The TEND flag value becomes under data is written to SCTDR by activating

1	MPB	0	R	Multiprocessor Bit
				Stores the multiprocessor bit found in the redata. When the RE bit in SCSCR is cleared previous state is retained.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				Specifies the multiprocessor bit value to be

the transmit frame. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed

REJ09

by a TXI interrupt. In this case, do no TEND flag as the transmit end flag.

initiai value:	U	Ü	0	Ü	Ü	-	Ü	
R/W:	R/W	-	-	-	R/W	R/W	R/W	

R/W

R/W

**Description** 

**Error Interrupt Only** 

Initial

value

0

**Bit Name** 

EIO

R/W

Enables or disables RXI interrupts. While the Eset to 1, the SCI does not request an RXI interthe CPU even if the RIE bit is set to 1.

1: Outputs the SPB1DT bit value through the S

				0: The RIE bit enables or disables RXI and ER interrupts. While the RIE bit is 1, RXI and EF interrupts are sent to the INTC.
				1: While the RIE bit is 1, only the ERI interrupt the INTC.
6 to 4	_	All 0	_	Reserved
				These bits are always read as 0. The write valual always be 0.
3	SPB1IO	0	R/W	Clock Port Input/Output in Serial Port
				Specifies the input/output direction of the SCK serial port. To output the data specified in the Sbit through the SCK pin as a port output pin, sebit in SCSMR and the CKE1 and CKE0 bits in to 0.
				0: Does not output the SPB1DT bit value throu SCK pin.

Rev. 3.00 Jan. 18, 2010 Page 550 of 1154

Bit

7

				0	0	*	SPB0DT o
				TE bit setting in SCSCR	SPB0IO bit setting	SPB0DT bit setting	State of T
				Together wi controls the needs to ha controller (F	TXD pin. Nove been se	Note that the	e TXD pin fu
0	SPB0DT	1	R/W	Serial Port E	Break Data		
				Together wi			I the TE bit

0

1

1

Note: \* Don't care

0

1

disabled (initial stat

Output, lo

Output, hi
Output for
data in ac
the serial
logic



			always be 1.
DIR	0	R/W	Data Transfer Direction
			Selects the serial/parallel conversion format. V an 8-bit transmit/receive format.
			0: SCTDR contents are transmitted in LSB-first Receive data is stored in SCRDR in LSB-first
			1: SCTDR contents are transmitted in MSB-firs Receive data is stored in SCRDR in MSB-fir
_	0	R	Reserved
			This bit is always read as 0. The write value shalways be 0.
_	1	R	Reserved
			This bit is always read as 1. The write value shalways be 1.
_	0	R	Reserved
			This bit is always read as 0. The write value shalways be 0.

Description

These bits are always read as 1. The write val

Reserved

Rev. 3.00 Jan. 18, 2010 Page 552 of 1154

Bit

3

7 to 4

**Bit Name** 

Value

All 1

R/W

R

Asynchronous mode:

$$N = \frac{P\phi}{64 \times 2^{2n-1} \times B} \times 10^{6} - 1$$

• Clock synchronous mode:

$$N = \frac{P\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

B: Bit rate (bits/s)

N: SCBRR setting for baud rate generator ( $0 \le N \le 255$ ) (The setting value should satisfy the electrical characteristics.)

Рф: Operating frequency for peripheral modules (MHz)

Baud rate generator clock source (n = 0, 1, 2, 3) (for the clock sources and n, see table 14.3.)

Error (%) = 
$$\left\{ \frac{P\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

Tables 14.4 to 14.6 show examples of SCBRR settings in asynchronous mode, and tables 14.9 show examples of SCBRR settings in clock synchronous mode.

Table 14.4 Bit Rates and SCBRR Settings in Asynchronous Mode (1)

Рφ	(MHz)
----	-------

Bit		10	)		1	2		1	4		1	6		1	8		
Rate (bits/s)	n	N	Error (%)	n	N												
110	2	177	-0.25	2	212	0.03	2	248	-0.17	3	70	0.03	3	79	-0.12	3	88
150	2	129	0.16	2	155	0.16	2	181	0.16	2	207	0.16	2	233	0.16	3	64
300	2	64	0.16	2	77	0.16	2	90	0.16	2	103	0.16	2	116	0.16	2	12
600	1	129	0.16	1	155	0.16	1	181	0.16	1	207	0.16	1	233	0.16	2	64
1200	1	64	0.16	1	77	0.16	1	90	0.16	1	103	0.16	1	116	0.16	1	12
2400	0	129	0.16	0	155	0.16	0	181	0.16	0	207	0.16	0	233	0.16	1	64
4800	0	64	0.16	0	77	0.16	0	90	0.16	0	103	0.16	0	116	0.16	0	12
9600	0	32	-1.36	0	38	0.16	0	45	-0.93	0	51	0.16	0	58	-0.69	0	64
14400	0	21	-1.36	0	25	0.16	0	29	1.27	0	34	-0.79	0	38	0.16	0	42
19200	0	15	1.73	0	19	-2.34	0	22	-0.93	0	25	0.16	0	28	1.02	0	32
28800	0	10	-1.36	0	12	0.16	0	14	1.27	0	16	2.12	0	19	-2.34	0	21
31250	0	9	0.00	0	11	0.00	0	13	0.00	0	15	0.00	0	17	0.00	0	19
38400	٥	7	1 73	٥	g	-2 34	٥	10	3 57	٥	12	0.16	٥	14	-2 34	Ω	15

Rev. 3.00 Jan. 18, 2010 Page 554 of 1154

REJ09B0402-0300



31250	0	21	0.00	0	23	0.00	0	25	0.00	0	27	0.00	0	29	0.00	0	G
38400	0	17	-0.54	0	19	-2.34	0	20	0.76	0	22	-0.93	0	23	1.73	0	2

1 168

84

0 168

0 84

0 55

0 41

0 27

1

0.16

-0.43

0.16

-0.43

0.76

0.76

0.76

1 181

90

0 181

90

60

0 45

0 29

1

0

0.16

0.16

0.16

0.16

-0.39

-0.93

1.27

1200

2400

4800

9600

14400

19200

28800

1 142

71

0 142

71

47

35

1

0

0

0 23

0.16

-0.54

0.16

-0.54

-0.54

-0.54

-0.54

1 155 0.16

0.16

0.16

0.16

0.16

0.16

0.16

77

0 155

0 77

51

38

0 25

1

1 2

0 2

0 6

0 5

0 3

1

1 194 0.16

-0.35

0.16

-0.35

0.16

-0.35

-1.36

97

64

48

0 194

1

0 97

0

0 32

1200	1	220	0.16	1	233	0.16	1	246	0.16	2	64
2400	1	110	-0.29	1	116	0.16	1	123	-0.24	1	129
4800	0	220	0.16	0	233	0.16	0	246	0.16	1	64
9600	0	110	-0.29	0	116	0.16	0	123	-0.24	0	129
14400	0	73	-0.29	0	77	0.16	0	81	0.57	0	86
19200	0	54	0.62	0	58	-0.69	0	61	-0.24	0	64
28800	0	36	-0.29	0	38	0.16	0	40	0.57	0	42
31250	0	33	0.00	0	35	0.00	0	37	0.00	0	39
38400	0	27	-1.18	0	28	1.02	0	30	-0.24	0	32



50000	0	49	0	59	0	69	0	79	0	89
100000	0	24	0	29	0	34	0	39	0	44
250000	0	9	0	11	0	13	0	15	0	17
500000	0	4	0	5	0	6	0	7	0	8
1000000	_	_	0	2	_	_	0	3	_	_
2500000	0	0*	_	_	_	_	_	_	_	_
5000000			_	_	_	_	_	_	_	_

10000	1	137	1	149	1	162	1	174	1	187	1
25000	0	219	0	239	1	64	1	69	1	74	1
50000	0	109	0	119	0	129	0	139	0	149	0
100000	0	54	0	59	0	64	0	69	0	74	0
250000	0	21	0	23	0	25	0	27	0	29	0
500000	0	10	0	11	0	12	0	13	0	14	0
1000000	_	_	0	5	_	_	0	6	_	_	0
2500000	_	_		_	_	_	_		0	2	_
5000000	_	_		_		_	_	_	_	_	_

Rev. 3.00 Jan. 18, 2010 Page 558 of 1154

10000	1	212	1	224	1	237	1	
25000	1	84	1	89	1	94	1	
50000	0	169	0	179	0	189	0	
100000	0	84	0	89	0	94	0	
250000	0	33	0	35	0	37	0	
500000	0	16	0	17	0	18	0	
1000000	_	_	0	8	_	_	0	
2500000		_	_	_	_	_	0	
5000000		_		_	_	_	0	
[Legend]								

[Legend]

Blank: No setting possible

Setting possible, but error occurs

Continuous transmission/reception is disabled.

Settings with an error of 1% or less are recommended. Note:

Rev. 3.00 Jan. 18, 2010 Page REJ09

16	500000	0	0
18	562500	0	0
20	625000	0	0
22	687500	0	0
24	750000	0	0
26	812500	0	0
28	875000	0	0
30	937500	0	0
32	1000000	0	0
34	1062500	0	0
36	1125000	0	0
38	1187500	0	0
40	1250000	0	0



24	6.0000	375000
26	6.5000	406250
28	7.0000	437500
30	7.5000	468750
32	8.0000	500000
34	8.5000	531250
36	9.0000	562500
38	9.5000	593750
40	10.0000	625000

REJ09

24	4.0000	4000000.0
26	4.3333	4333333.3
28	4.6667	466666.7
30	5.0000	5000000.0
32	5.3333	5333333.3
34	5.6667	566666.7
36	6.0000	600000.0
38	6.3333	6333333.3
40	6.6667	666666.7

(SCSCR) as shown in table 14.14.

### Asynchronous Mode

- Data length is selectable: 7 or 8 bits.
- Parity bit is selectable. So is the stop bit length (1 or 2 bits). The combination of the selections constitutes the communication format and character length.
- In receiving, it is possible to detect framing errors, parity errors, overrun errors, and
- An internal or external clock can be selected as the SCI clock source.
  - chip baud rate generator and can output a clock with a frequency 16 times the bit

    When an external clock is selected, the external clock input must have a frequency

— When an internal clock is selected, the SCI operates using the clock supplied by

the bit rate. (The on-chip baud rate generator is not used.)

### Clock Synchronous Mode

- The transmission/reception format has a fixed 8-bit data length.
- In receiving, it is possible to detect overrun errors.
- An internal or external clock can be selected as the SCI clock source.
  - When an internal clock is selected, the SCI operates using the on-chip baud rate
  - and outputs a serial clock signal to external devices.
    When an external clock is selected, the SCI operates on the input serial clock. The baud rate generator is not used.

			1				2 bits
		1	0			Set	1 bit
			1				2 bits
1	х	х	х	Clock synchronous	8-bit	Not set	None
[Leg	end]						
x:	Dor	n't care					

## Table 14.14 SCSMR and SCSCR Settings and SCI Clock Source Selection

SCSMR	SCSCR	Settings			
Bit 7 C/Ā	Bit 1 CKE1	Bit 0 CKE0	Mode	Clock Source	SCK Pin Function
0	0	0	Asynchronous	Internal	SCI does not use the SCK pin.
		1	-		Clock with a frequency 16 times the is output.
	1	0	•	External	Input a clock with frequency 16 tin
		1	•		bit rate.
1	0	0	Clock	Internal	Serial clock is output.
		1	synchronous		
	1	0	•	External	Input the serial clock.
		1	•		

monitors the line and starts serial communication when the line goes to the space (low) indicating a start bit. One serial character consists of a start bit (low), data (LSB first), p (high or low), and stop bit (high), in that order.

When receiving in asynchronous mode, the SCI synchronizes at the falling edge of the sThe SCI samples each data bit on the eighth pulse of a clock with a frequency 16 times Receive data is latched at the center of each bit.




Figure 14.2 Example of Data Format in Asynchronous Communication (8-Bit Data with Parity and Two Stop Bits)

1	0	0	0	S	7-bit data
1	0	0	1	S	7-bit data
1	1	0	0	S	7-bit data
1	1	0	1	S	7-bit data
0	х	1	0	S	8-bit data
0	x	1	1	S	8-bit data
1	x	1	0	S	7-bit data
1	х	1	1	s	7-bit data
STOP: S P: P MPB: M	start bit	sor bit			

Rev. 3.00 Jan. 18, 2010 Page 566 of 1154 RENESAS STOP STOP

STOP

STOP

STOP

STOP STOP

STOP

STOP STOP

MPB STOP

MPB STOP

MPB STOP

MPB STOP STOP

0

1

1

0

0

0

0

0

0

S

S

S

8-bit data

8-bit data

8-bit data

1

0

1

requestey of this output crock is equal to 10 times the desired of the

### (3) Transmitting and Receiving Data

### **SCI Initialization (Asynchronous Mode):**

Before transmitting or receiving, clear the TE and RE bits to 0 in the serial control regis (SCSCR), then initialize the SCI as follows.

When changing the operation mode or the communication format, always clear the TE at to 0 before following the procedure given below. Clearing the TE bit to 0 sets the TDRE and initializes the transmit shift register (SCTSR). Clearing the RE bit to 0, however, do initialize the RDRF, PER, FER, and ORER flags or receive data register (SCRDR), whi their previous contents.

When an external clock is used, the clock should not be stopped during initialization or operation. SCI operation becomes unreliable if the clock is stopped.






Figure 14.3 Sample Flowchart for SCI Initialization




Figure 14.4 Sample Flowchart for Transmitting Serial Data

- B. Transmit data: 8-bit or 7-bit data is output in LSB-first order.
- C. Parity bit or multiprocessor bit: One parity bit (even or odd parity) or one multipro bit is output. (A format in which neither parity nor multiprocessor bit is output car selected.)
- D. Stop bit(s): One or two 1 bits (stop bits) are output.
- E. Mark state: 1 is output continuously until the start bit that starts the next transmiss sent.
- 3. The SCI checks the TDRE flag at the timing for sending the stop bit.

If the TDRE flag is 0, the data is transferred from SCTDR to SCTSR, the stop bit is so then serial transmission of the next frame is started.

If the TDRE flag is 1, the TEND flag in SCSSR is set to 1, the stop bit is sent, and the

"mark state" is entered in which 1 is output. If the TEIE bit in SCSCR is set to 1 at the TEI interrupt request is generated.




Figure 14.5 Example of Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)



Rev. 3.00 Jan. 18, 2010 Page




Figure 14.6 Sample Flowchart for Receiving Serial Data (1)




Figure 14.7 Sample Flowchart for Receiving Serial Data (2)

Rev. 3.00 Jan. 18, 2010 Page

first is checked. C. Status check: The SCI checks whether the RDRF flag is 0 and the received data ca

transferred from the receive shift register (SCRSR) to SCRDR. If all the above checks are passed, the RDRF flag is set to 1 and the received data is s

SCRDR. If a receive error is detected, the SCI operates as shown in table 14.16

When a receive error occurs, subsequent reception cannot be continued. In ad the RDRF flag will not be set to 1 after reception; be sure to clear the error flag

4. If the EIO bit in SCSPTR is cleared to 0 and the RIE bit in SCSCR is set to 1 when the flag changes to 1, a receive-data-full interrupt (RXI) request is generated. If the RIE b SCSCR is set to 1 when the ORER, PER, or FER flag changes to 1, a receive error in

Table 14.16 Receive Errors and Error Conditions					
Receive Error	Abbreviation	Error Condition	Data Transfer		
Overrun error	ORER	When the next data reception is completed while the RDRF flag in SCSSR is set to 1	The received data is transferred from SCR SCRDR.		
Framing error	FER	When the stop bit is 0	The received data is transferred from SCR		

When the received data does not match the even or odd

parity specified in SCSMR

SCRDR.

SCRDR.

The received data is

transferred from SCF

Parity error

(ERI) request is generated.

**PER** 

Rev. 3.00 Jan. 18, 2010 Page 574 of 1154



# Figure 14.8 Example of SCI Receive Operation (8-Bit Data, Parity, One Stop Bit)

### 14.4.3 Clock Synchronous Mode

In clock synchronous mode, the SCIF transmits and receives data in synchronization wi pulses. This mode is suitable for high-speed serial communication.

The SCI transmitter and receiver are independent, so full-duplex communication is poss sharing the same clock. Both the transmitter and receiver have a double-buffered structu data can be read or written during transmission or reception, enabling continuous data tr

Figure 14.9 shows the general format in clock synchronous serial communication.




Figure 14.9 Data Format in Clock Synchronous Communication



Rev. 3.00 Jan. 18, 2010 Page

10 Page REJ09 An internal clock generated by the on-chip baud rate generator or an external clock input SCK pin can be selected as the SCI transmit/receive clock. For selection of the SCI clock


SCK pin can be selected as the SCI transmit/receive clock. For selection of the SCI clock see table 14.14.

When the SCI operates on an internal clock, it outputs the clock signal at the SCK pin. Expulses are output per transmitted or received character. When the SCI is not transmitting receiving, the clock signal remains in the high state. When only reception is performed, of the synchronous clock continues until an overrun error occurs or the RE bit is cleared to reception of n characters, select the external clock as the clock source. If the internal clock be used, set RE and TE to 1, then transmit n characters of dummy data at the same time at receiving the n characters of data.

### (3) Transmitting and Receiving Data

**SCI Initialization (Clock Synchronous Mode):** Before transmitting, receiving, or change mode or communication format, the software must clear the TE and RE bits to 0 in the secontrol register (SCSCR), then initialize the SCI. Clearing TE to 0 sets the TDRE flag to initialize the transmit shift register (SCTSR). Clearing RE to 0, however, does not initial RDRF, PER, FER, and ORER flags and receive data register (SCRDR), which retain the previous contents.





0 or set to 1 simultaneously.

Set the TE bit or RE bit in SCR to 1.\* Also make settings of the RIE, TIE, TEIE, and MPIE bits. At this time, the TXD, RXD, and SCK pins are ready to be used. The TXD p is in a mark state during transmitting. Whe synchronous clock output (clock master) is set during receiving in clock synchronous mode, outputting clocks from the SCK pin starts.

Figure 14.10 Sample Flowchart for SCI Initialization




Figure 14.11 Sample Flowchart for Transmitting Serial Data



3. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7). If the TDF 0, the data is transferred from SCTDR to SCTSR and serial transmission of the next started, If the TDRE flag is 1, the TEND flag in SCSSR is set to 1, the MSB (bit 7) is

then the TXD pin holds the states. If the TEIE bit in SCSCR is set to 1 at this time, a TEI interrupt request is generated

4. After the end of serial transmission, the SCK pin is held in the high state.

Figure 14.12 shows an example of SCI transmit operation.




Figure 14.12 Example of SCI Transmit Operation






Figure 14.13 Sample Flowchart for Receiving Serial Data (1)

### Figure 14.14 Sample Flowchart for Receiving Serial Data (2)

### In receiving, the SCI operates as follows:

- 1. The SCI synchronizes with serial clock input or output and initializes internally. 2. Receive data is shifted into SCRSR in order from the LSB to the MSB. After receiving
- data, the SCI checks whether the RDRF flag is 0 and the receive data can be transfer SCRSR to SCRDR. If this check is passed, the SCI sets the RDRF flag to 1 and store received data in SCRDR. If a receive error is detected, the SCI operates as shown in 14.16. In this state, subsequent reception cannot be continued. In addition, the RDRI not be set to 1 after reception; be sure to clear the RDRF flag to 0.
- 3. After setting RDRF to 1, if the receive-data-full interrupt enable bit (RIE) is set to 1 SCSCR, the SCI requests a receive-data-full interrupt (RXI). If the ORER bit is set t RIE bit in SCSCR is also set to 1, the SCI requests a receive error interrupt (ERI).

Rev. 3.00 Jan. 18, 2010 Page



Figure 14.15 Example of SCI Receive Operation

Transmitting and Receiving Serial Data Simultaneously (Clock Synchronous Mode) 14.16 shows a sample flowchart for transmitting and receiving serial data simultaneously

Use the following procedure for serial data transmission and reception after enabling the transmission and reception.

Rev. 3.00 Jan. 18, 2010 Page 582 of 1154 REJ09B0402-0300






Figure 14.16 Sample Flowchart for Transmitting/Receiving Serial Data

inter-processor communication using the multiprocessor format. The transmitting station sends the ID code of the receiving station with which it wants to perform serial communidata with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multip bit added. The receiving station skips data until data with a 1 multiprocessor bit is sent. With a 1 multiprocessor bit is received, the receiving station compares that data with its of the station whose ID matches then receives the data sent next. Stations whose ID does not continue to skip data until data with a 1 multiprocessor bit is again received.

flags, RDRF, FER, and OER to 1 are inhibited until data with a 1 multiprocessor bit is re On reception of receive character with a 1 multiprocessor bit, the MPBR bit in SCSSR is and the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE b SCSCR is set to 1 at this time, an RXI interrupt is generated.

The SCI uses the MPIE bit in SCSCR to implement this function. When the MPIE bit is stransfer of receive data from SCRSR to SCRDR, error flag detection, and setting the SCS

When the multiprocessor format is selected, the parity bit setting is invalid. All other bit are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.

Rev. 3.00 Jan. 18, 2010 Page 584 of 1154

ID transmission cycle = receiving station specification

Data transmission cycle = Data transmission to receiving station specified by ID

[Legend] MPB: Multiprocessor bit

Figure 14.17 Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)



Rev. 3.00 Jan. 18, 2010 Page




Figure 14.18 Sample Multiprocessor Serial Transmission Flowchart

Rev. 3.00 Jan. 18, 2010 Page 586 of 1154 REJ09B0402-0300






Figure 14.19 Example of SCI Operation in Reception (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

RENESAS

Rev. 3.00 Jan. 18, 2010 Page




Figure 14.20 Sample Multiprocessor Serial Reception Flowchart (1)




Figure 14.21 Sample Multiprocessor Serial Reception Flowchart (2)

Rev. 3.00 Jan. 18, 2010 Page

transfer data. The TDRE mag is automatically cleared to 0 when data is written to the trai register (SCTDR) through the DTC.

When the RDRF flag in SCSSR is set to 1, an RDR full interrupt request is generated. The can be used to activate the DTC to transfer data. The RDRF flag is automatically cleared when data is read from the receive data register (SCRDR) through the DTC.


When the ORER, FER, or PER flag in SCSSR is set to 1, an ERI interrupt request is gene This request cannot be used to activate the DTC. It is possible to disable generation of R2 interrupt requests and allow only ERI interrupt requests to be generated during data recept processing. To accomplish this, set the RIE bit to 1 and the EIO bit in SCSPTR to 1. Not setting the EIO bit to 1 will prevent the DTC from transferring received data because no interrupt requests are generated.

When the TEND flag in SCSSR is set to 1, a TEI interrupt request is generated. This requ cannot be used to activate the DTC.

The TXI interrupt indicates that transmit data can be written, and the TEI interrupt indicates transmission has been completed.

**Table 14.17 SCI Interrupt Sources** 

Interrupt Source	Description	DTC Activation
ERI	Interrupt caused by receive error (ORER, FER, or PER)	Not possible
RXI	Interrupt caused by receive data full (RDRF)	Possible
TXI	Interrupt caused by transmit data empty (TDRE)	Possible
TEI	Interrupt caused by transmit end (TENT)	Not possible






Figure 14.22 SCKIO Bit, SCKDT Bit, and SCK Pin

Rev. 3.00 Jan. 18, 2010 Page

[Legend]
SPTRW: SCSPTR write

Figure 14.23 SPBIO Bit, SPBDT Bit, and TXD Pin

Rev. 3.00 Jan. 18, 2010 Page 592 of 1154

REJ09B0402-0300



SCTDR, be sure to check that the TDRE flag is set to 1.

## 14.7.2 Multiple Receive Error Occurrence

If multiple receive errors occur at the same time, the status flags in SCSSR are set as she table 14.18. When an overrun error occurs, data is not transferred from the receive shift (SCRSR) to the receive data register (SCRDR) and the received data will be lost.

Table 14.18 SCSSR Status Flag Values and Transfer of Received Data

Receive Errors Generated	RDRF	ORER	FER	PER	SCRD
Overrun error	1	1	0	0	Not tra
Framing error	0	0	1	0	Trans
Parity error	0	0	0	1	Trans
Overrun error + framing error	1	1	1	0	Not tra
Overrun error + parity error	1	1	0	1	Not tra
Framing error + parity error	0	0	1	1	Trans
Overrun error + framing error + parity error	1	1	1	1	Not tra

REJ09

Recei Trans

**SCRS** 

**SCSSR Status Flags** 

Until TE bit is set to 1 (enabling transmission) after initializing, TXD pin does not work. the period, mark status is performed by SPB0DT bit. Therefore, the SPB0IO and SPB0D's should be set to 1 (high level output).

the TE bit to 0 (halting transmission). When the TE bit is cleared to 0, the transmitter is it regardless of the current transmission state, and 0 is output from the TXD pin.

To send a break signal during serial transmission, clear the SPB0DT bit to 0 (low level),

# 14.7.5 Receive Data Sampling Timing and Receive Margin (Asynchronous Mode)

The SCI operates on a base clock with a frequency of 16 times the transfer rate in asynch mode. In reception, the SCI synchronizes internally with the fall of the start bit, which it on the base clock. Receive data is latched at the rising edge of the eighth base clock pulse timing is shown in figure 14.24.

## Figure 14.24 Receive Data Sampling Timing in Asynchronous Mode

The receive margin in asynchronous mode can therefore be expressed as shown in ea

#### **Equation 1:**

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1+F) \right| \times 100 \%$$

Where: M: Receive margin (%)

N: Ratio of bit rate to clock (N = 16)

D: Clock duty (D = 0 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute deviation of clock frequency

From equation 1, if F = 0 and D = 0.5, the receive margin is 46.875%, as given by each of the second of the s

### **Equation 2:**

When D = 0.5 and F = 0:

$$M = (0.5 - 1/(2 \times 16)) \times 100\%$$
$$= 46.875\%$$

This is a theoretical value. A reasonable margin to allow in system designs is 20% to




Figure 14.25 Example of Clock Synchronous Transfer Using DTC

When data is written to SCTDR by activating the DTC by a TXI interrupt, the TEND flag becomes undefined. In this case, do not use the TEND flag as the transmit end flag.

#### 14.7.7 Note on Using External Clock in Clock Synchronous Mode

TE and RE must be set to 1 after waiting for four or more cycles of the peripheral operati after the SCK external clock is changed from 0 to 1.

TE and RE must be set to 1 only while the SCK external clock is 1.

### 14.7.8 Module Standby Mode Setting

SCI operation can be disabled or enabled using the standby control register. The initial se for SCI operation to be halted. Register access is enabled by clearing module standby modetails, refer to section 24, Power-Down Modes.

- Choice of master mode and slave mode

  - Choice of standard mode and bidirectional mode

  - Synchronous serial communication with devices with different clock polarity and clo
  - Choice of 8/16/32-bit width of transmit/receive data
  - Full-duplex communication capability

The shift register is incorporated, enabling transmission and reception to be executed simultaneously.

- Consecutive serial communication
  - Choice of LSB-first or MSB-first transfer
- Choice of a clock source

 $P\phi/4$ ,  $P\phi/8$ ,  $P\phi/16$ ,  $P\phi/32$ ,  $P\phi/64$ ,  $P\phi/128$ ,  $P\phi/256$ , or an external clock

• Five interrupt sources

Transmit end, transmit data register empty, receive data full, overrun error, and conf

The data transfer controller (DTC) can be activated by a transmit data register empty a receive data full request to transfer data.

Module standby mode can be set




Figure 15.1 Block Diagram of SSU



Rev. 3.00 Jan. 18, 2010 Page

SS status register	SSSR	R/W	H'04	H'FFFFCD04	8, 1
SS control register 2	SSCR2	R/W	H'00	H'FFFFCD05	8
SS transmit data register 0	SSTDR0	R/W	H'00	H'FFFFCD06	8, 1
SS transmit data register 1	SSTDR1	R/W	H'00	H'FFFFCD07	8
SS transmit data register 2	SSTDR2	R/W	H'00	H'FFFFCD08	8, 1
SS transmit data register 3	SSTDR3	R/W	H'00	H'FFFFCD09	8
SS receive data register 0	SSRDR0	R	H'00	H'FFFFCD0A	8, 1
SS receive data register 1	SSRDR1	R	H'00	H'FFFFCD0B	8
SS receive data register 2	SSRDR2	R	H'00	H'FFFFCD0C	8, 1
SS receive data register 3	SSRDR3	R	H'00	H'FFFFCD0D	8

R/W

H'00

H'FFFFCD03

8

SSER

Rev. 3.00 Jan. 18, 2010 Page 600 of 1154

SS enable register

				in SSSR is set, this bit is automatically cleare
				0: Slave mode is selected.
				1: Master mode is selected.
6	BIDE	0	R/W	Bidirectional Mode Enable
				Selects that both serial data input pin and out used or one of them is used. However, transr and reception are not performed simultaneou bidirectional mode is selected. For details, se 15.4.3, Relationship between Data Input/Outpand Shift Register.
				<ol><li>Standard mode (two pins are used for data output)</li></ol>
				<ol> <li>Bidirectional mode (one pin is used for data output)</li> </ol>
5	_	0	R	Reserved
				This bit is always read as 0. The write value s

Master/Slave Device Select

Selects that this module is used in master moslave mode. When master mode is selected, clocks are output from the SSCK pin. When the

7

MSS

0

R/W

always be 0.

3	SOLP	1	R/W	SOL Bit Write Protect  When changing the output level of serial data, SOL bit to 1 or clear the SOL bit to 0 after clea SOLP bit to 0 using the MOV instruction.
				0: Output level can be changed by the SOL bit 1: Output level cannot be changed by the SOL
				bit is always read as 1.
2	_	1	R	Reserved
				This bit is always read as 1. The write value sh always be 1.
1, 0	CSS[1:0]	01	R/W	SCS Pin Select

output.

00: Setting prohibited 01: Setting prohibited

Select that the SCS pin functions as SCS inpu

10: Function as SCS automatic input/output (fu SCS input before and after transfer and ou

11: Function as SCS automatic output (outputs level before and after transfer and outputs

low level during transfer)

level during transfer)

Rev. 3.00 Jan. 18, 2010 Page 602 of 1154

RENESAS

				SSRDR or on completion of DTC transfer. When DTC, set this bit to 0.
				0: Flags are cleared when DTC transfer is co (except when transfer counter value is H'00
				1: Flags are cleared on SSTDR or SSRDR ac
6	SSUMS	0	R/W	Selects transfer mode from SSU mode and cl synchronous mode.
				0: SSU mode
				1: Clock synchronous mode
5	SRES	0	R/W	Software Reset
				Setting this bit to 1 forcibly resets the SSU in sequencer. After that, this bit is automatically The ORER, TEND, TDRE, RDRF, and CE bit and the TE and RE bits in SSER are also init Values of other bits for SSU registers are hel
				To stop transfer, set this bit to 1 to reset the S internal sequencer.
4 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.



00: 8 bits 01: 16 bits 10: 32 bits

Select serial data length.

11: Setting prohibited

REJ09

Selects whether the SSRXI and SSTXI interru are cleared on writing to SSTDR or reading fr

				Selects that the serial data is transmitted in MS LSB first.
				0: LSB first
				1: MSB first
6	CPOS	0	R/W	Clock Polarity Select
				Selects the SSCK clock polarity.
				<ol> <li>High output in idle mode, and low output in a mode</li> </ol>
				Low output in idle mode, and high output in mode
5	CPHS	0	R/W	Clock Phase Select (Only for SSU Mode)
				Selects the SSCK clock phase.
				0: Data changes at the first edge.
				1: Data is latched at the first edge.
4, 3	_	All 0	R	Reserved
				These bits are always read as 0. The write val

MSB First/LSB First Select

R/W

Rev. 3.00 Jan. 18, 2010 Page 604 of 1154

7

MLS

0

always be 0.

110: Pφ/128 111: Pφ/256



6	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enabled.
5, 4	_	All 0	R	Reserved
				These bits are always read as 0. The write val always be 0.
3	TEIE	0	R/W	Transmit End Interrupt Enable
				When this bit is set to 1, a SSTEI interrupt req enabled.
2	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, a SSTXI interrupt req enabled.
1	RIE	0	R/W	Receive Interrupt Enable

Transmit Enable

When this bit is set to 1, transmission is enable

When this bit is set to 1, an SSRXI interrupt reand an SSOEI interrupt request are enabled.

When this bit is set to 1, a SSCEI interrupt req

Conflict Error Interrupt Enable

Rev. 3.00 Jan. 18, 2010 Page 606 of 1154



enabled.

7

0

CEIE

0

TE

0

R/W

R/W

6	ORER	0	R/W	Overrun Error
				If the next data is received while RDRF = 1, a error occurs, indicating abnormal termination. stores 1-frame receive data before an overrun occurs and loses data to be received later. W = 1, consecutive serial reception cannot be constituted transmission cannot be continued, either
				[Setting condition]
				<ul> <li>When one byte of the next reception is co with RDRF = 1</li> </ul>

[Clearing condition]

When writing 0 after reading ORER = 1All 0 R Reserved These bits are always read as 0. The write va always be 0.

5, 4

Rev. 3.00 Jan. 18, 2010 Page

This bit is always read as 0. The write value s

				<ul> <li>When writing data to SSTDR</li> </ul>
2	TDRE	1	R/W	Transmit Data Empty
				Indicates whether or not SSTDR contains tran
				[Setting conditions]
				<ul> <li>When the TE bit in SSER is 0</li> </ul>
				<ul> <li>When data is transferred from SSTDR to S and SSTDR is ready to be written to.</li> </ul>
				[Clearing conditions]
				<ul> <li>When writing 0 after reading TDRE = 1</li> </ul>
				<ul> <li>When writing data to SSTDR with TE = 1</li> </ul>
				When the DTC is activated by an SSTXI in and transmit data is written to SSTDR whill DISEL bit in MRB of the DTC is 0 (except v DTC transfer counter value is H'0000)

[Clearing conditions]

• When writing 0 after reading TEND = 1

Rev. 3.00 Jan. 18, 2010 Page 608 of 1154

has terminated the transfer. In addition, when 0 (SSU mode) and MSS = 0 (slave mode) an serial receive operation starts while RDRF = incomplete error occurs even if the data recei SSRDR is read before the completion of rece RDRF is cleared to 0 before the SCS pin is se Data reception does not continue while the C to 1. Serial transmission also does not continu the SSU internal sequencer by setting the SF SSCRL to 1 before resuming transfer after in error. [Setting conditions] When a low level is input to the SCS pin in mode (the MSS bit in SSCRH is set to 1) When the SCS pin is changed to 1 during slave mode (the MSS bit in SSCRH is cle When in slave mode (MSS = 0 in SSCRH serial receive operation starts while RDRF data is read from SSRDR before the comreception, after which the SCS pin is set to [Clearing condition] When writing 0 after reading CE = 1

0

CE

0

R/W



Rev. 3.00 Jan. 18, 2010 Page

and receive data is read into SSRDR whil DISEL bit in MRB of the DTC is 0 (except DTC transfer counter value is H'0000)

Indicates that a conflict error has occurred when 0 is externally input to the  $\overline{SCS}$  pin with = 0 (SSU mode) and MSS = 1 (master mode) If the  $\overline{SCS}$  pin level changes to 1 with SSUMS mode) and MSS = 0 (slave mode), an incompocurs because it is determined that a maste

Conflict/Incomplete Error

4	TENDSTS	0	R/W	Selects the timing of setting the TEND bit (vali and master mode).
				<ol><li>Sets the TEND bit when the last bit is being transmitted</li></ol>
				1: Sets the TEND bit after the last bit is transm
3	SCSATS	0	R/W	Selects the assertion timing of the $\overline{SCS}$ pin (va SSU and master mode).
				0: Min. values of $\rm t_{\scriptscriptstyle LEAD}$ and $\rm t_{\scriptscriptstyle LAG}$ are 1/2 $\times$ $\rm t_{\scriptscriptstyle SUcyc}$
				1: Min. values of $\rm t_{\scriptscriptstyle LEAD}$ and $\rm t_{\scriptscriptstyle LAG}$ are 3/2 $\times$ $\rm t_{\scriptscriptstyle SUcyc}$
2	SSODTS	0	R/W	Selects the data output timing of the SSO pin SSU and master mode)
				0: While BIDE = 0, MSS = 1, and TE = 1 or wh = 1, TE = 1, and RE = 0, the SSO pin output
				1: While BIDE = 0, MSS = 1, and TE = 1 or when the second
1, 0	_	All 0	R	Reserved
				These bits are always read as 0. The write va

Reserved

always be 0.

always be 0.

These bits are always read as 0. The write val

7 to 5

All 0

R

Rev. 3.00 Jan. 18, 2010 Page 610 of 1154
REJ09B0402-0300

Although SSTDR can always be read from or written to by the CPU and DTC, to achiev serial transmission, write transmit data to SSTDR after confirming that the TDRE bit in set to 1.

Bit:	7	6	5	4	3	2	1	0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W							

Bit	Bit Name	Initial Value	R/W	Description
7 to 0		All 0	R/W	Serial transmit data

Table 15.3 Setting of DATS Bits in SSCRL and Corresponding SSTDR

	DATS[1:0] Setting							
	00	01	10	11 (Invali				
SSTDR0	Valid	Valid	Valid	Invalid				
SSTDR1	Invalid	Valid	Valid	Invalid				
SSTDR2	Invalid	Invalid	Valid	Invalid				
SSTDR3	Invalid	Invalid	Valid	Invalid				

Read SSRDR after confirming that the RDRF bit in SSSR is set to 1.

SSRDR is a read-only register, therefore, cannot be written to by the CPU.

Bit:	7	6	5	4	3	2	1	0	
[									]
Initial value:	0	0	0	0	0	0	0	0	-
R/W:	R	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
7 to 0		All 0	R	Serial receive data

Table 15.4 Setting of DATS Bit in SSCRL and Corresponding SSRDR

# DATS[1:0] Setting 00 Λ1 11 /lpyolid

	00	UI	10	i i (invalid
SSRDR0	Valid	Valid	Valid	Invalid
SSRDR1	Invalid	Valid	Valid	Invalid
SSRDR2	Invalid	Invalid	Valid	Invalid
SSRDR3	Invalid	Invalid	Valid	Invalid

Rev. 3.00 Jan. 18, 2010 Page 612 of 1154 REJ09B0402-0300



SSRDR. SSTRSR cannot be directly accessed by the CPU.

Bit:	7	6	5	4	3	2	1	0	
									1
Initial value:	-	-	-	-	-	-	-	-	-
R/W:	-	-	-	-	-	-	-	-	

Rev. 3.00 Jan. 18, 2010 Page

The relationship of clock phase, polarity, and transfer data depends on the combination o CPOS and CPHS bits in SSMR when the value of the SSUMS bit in SSCRL is 0. Figure shows the relationship. When SSUMS = 1, the CPHS setting is invalid although the CPO

is valid.

Setting the MLS bit in SSMR selects that MSB or LSB first communication. When MLS is transferred from the LSB to the MSB. When MLS = 1, data is transferred from the MS LSB.




Figure 15.2 Relationship of Clock Phase, Polarity, and Data

Rev. 3.00 Jan. 18, 2010 Page 614 of 1154 REJ09B0402-0300 when operating with BIDE = 1 (bidirectional mode) (see figures 15.3 (3) and (4)).

However, even if both the TE and RE bits are set to 1, transmission and reception are no performed simultaneously. Either the TE or RE bit must be selected.

The SSU transmits serial data from the SSO pin and receives serial data from the SSI pin operating with SSUMS = 1. The SSCK pin outputs the internal clock when MSS = 1 and as an input pin when MSS = 0 (see figures 15.3 (5) and (6)).




Figure 15.3 Relationship between Data Input/Output Pins and the Shift Region

					1	Output
			1	0	1	Input
				1	0	_
					1	Input
SSU (bidirectional)	0	1	0	0	1	_
communication mode				1	0	_
			1	0	1	_
				1	0	_
Clock synchronous	1	0	0	0	1	Input
communication mode				1	0	_
					1	Input
			1	0	1	Input
				1	0	_
					1	Input

0 1

1

0

Output

[Legend]

Not used as SSU pin

SSU communication 0

mode

RENESAS

Rev. 3.00 Jan. 18, 2010 Page REJ09

Table 15.7 Communication Modes and Pin States of SCS Pin

Communication	Register Setting					
Mode	SSUMS	MSS	CSS1	CSS0	SCS	
	0	0	Х	Х	Inpu	
mode		1	0	0		
			0	1	_	
			1	0	Auto inpu	
			1	1	Out	
Clock synchronous communication mode	1	Х	х	х		

[Legend]

x: Don't care

-: Not used as SSU pin

REJ09B0402-0300



Note: Before changing operating modes and communications formats, clear both the T bits to 0. Although clearing the TE bit to 0 sets the TDRE bit to 1, clearing the E does not change the values of the RDRF and ORER bits and SSRDR. Those bits previous values.

the TE and RE bits in SSER to 0 to set the initial values.




Figure 15.4 Example of Initial Settings in SSU Mode

the SSTDR contents are transferred to SSTRSR. After that, the SSU sets the TDRE bit to starts transmission. At this time, if the TIE bit in SSER is set to 1, a TXI interrupt is gen

When 1-frame data has been transferred with TDRE = 0, the SSTDR contents are transf SSTRSR to start the next frame transmission. When the 8th bit of transmit data has been transferred with TDRE = 1, the TEND bit in SSSR is set to 1 and the state is retained. A if the TEIE bit is set to 1, a TEI interrupt is generated. After transmission, the output lev SSCK pin is fixed high when CPOS = 0 and low when CPOS = 1.

While the ORER bit in SSSR is set to 1, transmission is not performed. Check that the C is cleared to 0 before transmission.




Figure 15.5 Example of Transmission Operation (SSU Mode)

Rev. 3.00 Jan. 18, 2010 Page 622 of 1154 REJ09B0402-0300

RENESAS




Figure 15.6 Flowchart Example of Data Transmission (SSU Mode)

stored in SSRDR. At this time, if the RIE bit in SSER is set to 1, an RXI interrupt is gene. The RDRF bit is automatically cleared to 0 by reading SSRDR.

When the RDRF bit has been set to 1 at the 8th rising edge of the transfer clock, the ORE SSSR is set to 1. This indicates that an overrun error (OEI) has occurred. At this time, da reception is stopped. While the ORER bit in SSSR is set to 1, reception is not performed. resume the reception, clear the ORER bit to 0.

When setting the SSU to slave mode to perform continuous reception, read SSRDR before the next receive operation. If the next receive operation starts before SSRDR is read and cleared to 0, and SSRDR is read before reception completes, CE in SSSR is set to 1 after completion of reception.

In addition, if the next receive operation starts before SSRDR is read and RDRF is cleare and SSRDR is not read until after reception completes, the receive data is discarded even neither CE nor ORER in SSSR is set to 1.

RENESAS




Figure 15.7 Example of Reception Operation (SSU Mode)

RENESAS

Rev. 3.00 Jan. 18, 2010 Page




Figure 15.8 Flowchart Example of Data Reception (SSU Mode)

# (4) Data Transmission/Reception

Figure 15.9 shows a flowchart example of simultaneous transmission/reception. The data transmission/reception is performed combining the data transmission and data reception a mentioned above. The data transmission/reception is started by writing transmit data to S with TE = RE = 1.

Before switching transmission mode (TE = 1) or reception mode (RE = 1) to transmission/reception mode (TE = RE = 1), clear the TE and RE bits to 0. When starting

Rev. 3.00 Jan. 18, 2010 Page 626 of 1154 REJ09B0402-0300






Figure 15.9 Flowchart Example of Simultaneous Transmission/Reception (SSU



Rev. 3.00 Jan. 18, 2010 Page




Figure 15.10 Conflict Error Detection Timing (Before Transfer)

Rev. 3.00 Jan. 18, 2010 Page 628 of 1154

REJ09B0402-0300



Connict error detection period —

**Figure 15.11 Conflict Error Detection Timing (After Transfer End)** 



Rev. 3.00 Jan. 18, 2010 Page

does not change the values of the RDRF and ORER bits and SSRDR. Those bits previous values.




Figure 15.12 Example of Initial Settings in Clock Synchronous Communication

RENESAS

When 1-frame data has been transferred with TDRE = 0, the SSTDR contents are transf SSTRSR to start the next frame transmission. When the 8th bit of transmit data has been transferred with TDRE = 1, the TEND bit in SSSR is set to 1 and the state is retained. A

if the TEIE bit is set to 1, a TEI interrupt is generated.

While the ORER bit in SSSR is set to 1, transmission is not performed. Check that the C is cleared to 0 before transmission.




Figure 15.13 Example of Transmission Operation (Clock Synchronous Communication Mode)






Figure 15.14 Flowchart Example of Transmission Operation (Clock Synchronous Communication Mode)

Rev. 3.00 Jan. 18, 2010 Page 632 of 1154

REJ09B0402-0300



bit is automatically cleared to 0 by reading SSRDR.

When setting the SSU to slave mode to perform continuous reception, read SSRDR before the next receive operation. If the next receive operation starts before SSRDR is read and cleared to 0, the integrity of subsequent data cannot be guaranteed.




Figure 15.15 Example of Reception Operation (Clock Synchronous Communication Mode)



Rev. 3.00 Jan. 18, 2010 Page




Figure 15.16 Flowchart Example of Data Reception (Clock Synchronous Communication Mode)

# (4) Data Transmission/Reception

Figure 15.17 shows a flowchart example of simultaneous transmission/reception. The dat transmission/reception is performed combining the data transmission and data reception a mentioned above. The data transmission/reception is started by writing transmit data to S with TE = RE = 1.

Before switching transmission mode (TE = 1) or reception mode (RE = 1) to transmission/reception mode (TE = RE = 1), clear the TE and RE bits to 0. When starting transfer, confirm that the TEND, RDRF, and ORER bits are cleared to 0 before setting the RE bits to 1.

Rev. 3.00 Jan. 18, 2010 Page 634 of 1154 REJ09B0402-0300






Figure 15.17 Flowchart Example of Simultaneous Transmission/Reception (Clock Synchronous Communication Mode)



when an interrupt condition shown in table 13.8 is satisfied, an interrupt is requested. Cit interrupt source by CPU or DTC data transfer.

**Table 15.8 SSU Interrupt Sources** 

Interrupt Source	Symbol	Interrupt Condition	DTC A
Overrun error	SSOEI	(RIE = 1) • (ORER = 1)	_
Conflict error	SSCEI	(CEIE = 1) • (CE = 1)	_
Receive data register full	SSRXI	(RIE = 1) • (RDRF = 1)	Yes
Transmit data register empty	SSTXI	(TIE = 1) • (TDRE = 1)	Yes
Transmit end	SSTEI	(TEIE = 1) • (TEND = 1)	_
	Overrun error Conflict error Receive data register full Transmit data register empty	Overrun error SSOEI  Conflict error SSCEI  Receive data register full SSRXI  Transmit data register empty SSTXI	Overrun error SSOEI (RIE = 1) • (ORER = 1)  Conflict error SSCEI (CEIE = 1) • (CE = 1)  Receive data register full SSRXI (RIE = 1) • (RDRF = 1)  Transmit data register empty SSTXI (TIE = 1) • (TDRE = 1)

SSCRL register. If accessed, transmission or reception thereafter may not be performed

### 15.6.3 Continuous Transmission/Reception in SSU Slave Mode

During continuous transmission/reception in SSU slave mode, negate the SCS pin (high every frame. If the  $\overline{SCS}$  pin is kept asserted (low level) for more than one frame, transm reception cannot be performed correctly.

# 15.6.4 Note for Reception Operations in SSU Slave Mode

In continuous reception when slave reception in SSU mode has been selected, read the S data register (SSRDR) before each next round of reception starts (i.e. before an external connected master device starts a next round of transmission).

If the next round of reception starts after the SS status register receive-data full (RDRF) been set to 1 but before the SSRDR has been read, and the SSRDR is read before the recone frame is complete, the conflict/incomplete error bit in SSSR will be set to 1 on comreception.

Furthermore, when the next round of reception starts after the receive-data full (RDRF) been set to 1 and before the SSRDR has been read, and the SSRDR has not been read by of the reception of the frame, the CE and overflow-error (ORER) bits will not have been the received data will be discarded.

Further note that this point for caution does not apply to simultaneous transmission and in SSU slave mode or to clock-synchronous mode.



#### 15.6.6 Note on DTC Transfers

When a DTC transfer occurs with SSTXI as the activation source, TDRE is not cleared w transfer counter reaches H'0000 but communication operation starts anyway.

When using the SSTXI interrupt to clear the flag, perform interrupt handling first.

However, do not clear the flag within the SSTXI interrupt handler when the initial value DTC's transfer counter is set to H'0001 and DISEL is set to 1. In this case, clearing the fl interrupt handler may cause the SSU to start communication operation a second time.

Rev. 3.00 Jan. 18, 2010 Page 638 of 1154 REJ09B0402-0300

RENESAS

- Selection of I<sup>2</sup>C format or clock synchronous serial format
  - Continuous transmission/reception
  - Since the shift register, transmit data register, and receive data register are independent each other, the continuous transmission/reception can be performed.
  - Module standby mode can be set

#### I<sup>2</sup>C bus format:

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically.

If transmission/reception is not yet possible, set the SCL to low until preparations are

Transmit data empty (including slave-address match), transmit end, receive data full

completed.

Six interrupt source:

Six interrupt sources

slave-address match), arbitration lost, NACK detection, and stop condition detection. The data transfer controller (DTC) can be activated by a transmit-data-empty request received data full request to transfer data.

receive-data-full request to transfer data.

Direct bus drive

Two pins, SCL and SDA pins, function as NMOS open-drain outputs when the bus of function is selected.




Figure 16.1 Block Diagram of I<sup>2</sup>C Bus Interface 2

REJ09B0402-0300






Figure 16.2 External Circuit Connections of I/O Pins

Rev. 3.00 Jan. 18, 2010 Page 642 of 1154

REJ09B0402-0300



l <sup>2</sup> C bus interrupt enable register	ICIER	R/W	H'00	H'FFFFCD83	8
l <sup>2</sup> C bus status register	ICSR	R/W	H'00	H'FFFFCD84	8
l <sup>2</sup> C bus slave address register	SAR	R/W	H'00	H'FFFFCD85	8
l <sup>2</sup> C bus transmit data register	ICDRT	R/W	H'FF	H'FFFFCD86	8
I <sup>2</sup> C bus receive data register	ICDRR	R/W	H'FF	H'FFFFCD87	8
NF2CYC register	NF2CYC	R/W	H'00	H'FFFFCD88	8

controls transmission or reception, and selects master or slave mode, transmission or rec

R/W

H'38

H'FFFFCD82

8

**ICMR** 

# 16.3.1 I<sup>2</sup>C Bus Control Register 1 (ICCR1)

I<sup>2</sup>C bus mode register

ICCR1 is an 8-bit readable/writable register that enables or disables the I<sup>2</sup>C bus interface

Initial

	ICE	RCVD	MST	TRS		CKS	[3:0]	
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Value	R/W	Description
7	ICE	0	R/W	l <sup>2</sup> C Bus Interface 2 Enable
				0: This module is halted.
				1: This bit is enabled for transfer operations. SDA pins are bus drive state.)

Rev. 3.00 Jan. 18, 2010 Page

4	TRS	0	R/W	Transmit/Receive Select
				In master mode with the I <sup>2</sup> C bus format, when arbitration is lost, MST and TRS are both rese hardware, causing a transition to slave receive Modification of the TRS bit should be made be transfer frames.
				When seven bits after the start condition is iss slave receive mode match the slave address s SAR and the 8th bit is set to 1, TRS is automated to 1. If an overrun error occurs in master remode with the clock synchronous serial format cleared and the mode changes to slave receives
				Operating modes are described below accord MST and TRS combination. When clock sync serial format is selected and MST = 1, clock is
				00: Slave receive mode
				01: Slave transmit mode
				10: Master receive mode
				11: Master transmit mode
3 to 0	CKS[3:0]	0000	R/W	Transfer Clock Select 3 to 0
				These bits should be set according to the nectransfer rate (table 16.3) in master mode. In s mode, these bits should be used to specify the setup time in transmission mode. The setup ti to 10 tpcyc when CKS3 = 0 or 20 tpcyc when 1 (tpcyc is one $P\phi$ cycle).
				T (tpcyc is one Fφ cycle).

1	0	0	Рф/320	31.3 kHz	50.0 kHz	62.5 kHz	78.1 kHz	103 kHz
		1	Ρφ/400	25.0 kHz	40.0 kHz	50.0 kHz	62.5 kHz	82.5 kHz
	1	0	Ρφ/448	22.3 kHz	35.7 kHz	44.6 kHz	55.8 kHz	73.7 kHz
		1	Ρφ/512	19.5 kHz	31.3 kHz	39.1 kHz	48.8 kHz	64.5 kHz

143 kHz

125 kHz

143 kHz

100 kHz

83.3 kHz

62.5 kHz

179 kHz

156 kHz

179 kHz

125 kHz

104 kHz

78.1 kHz

223 kHz

195 kHz

223 kHz

156 kHz

130 kHz

97.7 kHz

295 kHz

258 kHz

295 kHz

206 kHz

172 kHz

129 kHz

0

1

0

1

0

1

Pφ/112 89.3 kHz

Pφ/128 78.1 kHz

P<sub>0</sub>/112 89.3 kHz

Pφ/160 62.5 kHz

Pφ/192 52.1 kHz

Pφ/256 39.1 kHz

1

0

1

1

0

7	BBSY	0	R/W	Bus Busy
				This bit enables to confirm whether the I <sup>2</sup> C bus occupied or released and to issue start/stop of in master mode. With the clock synchronous format, this bit is always read as 0. With the I <sup>2</sup> C format, this bit is set to 1 when the SDA level of from high to low under the condition of SCL = I assuming that the start condition has been issued bit is cleared to 0 when the SDA level changes to high under the condition of SCL = high, assuthat the stop condition has been issued. To issue condition, simultaneously write 1 to BBSY and SCP. Follow this procedure also when transmire peated start condition. To issue a stop condition simultaneously write 0 to BBSY and 0 to SCP.
6	SCP	1	R/W	Start/Stop Issue Condition Disable
				The SCP bit controls the issue of start/stop cormaster mode.
				To issue a start condition, simultaneously write BBSY and 0 to SCP. A repeated start condition



data will not be stored.

issued in the same way. To issue a stop condisimultaneously write 0 to BBSY and 0 to SCP. is always read as 1. Even if 1 is written to this

3	SCLO	1	R	This bit monitors SCL output level. When SCI SCL pin outputs high. When SCLO is 0, SCL outputs low.
2	_	1	R	Reserved
				This bit is always read as 1. The write value salways be 1.
1	IICRST	0	R/W	IIC Control Part Reset
				This bit resets the control part except for I <sup>2</sup> C I this bit is set to 1 when hang-up occurs because communication failure during I <sup>2</sup> C operation, s registers and control part can be reset.
0	_	1	R	Reserved
				This bit is always read as 1. The write value s always be 1.

R/W

SDAO Write Protect

This bit controls change of output level of the by modifying the SDAO bit. To change the out clear SDAO and SDAOP to 0 or set SDAO to clear SDAOP to 0. This bit is always read as

SDAOP

Rev. 3.00 Jan. 18, 2010 Page

				0: MSB-first
				1: LSB-first
				Set this bit to 0 when the I <sup>2</sup> C bus format is use
	_	0	R	Reserved
				This bit is always read as 0. The write value shalways be 0.
4	_	All 1	R	Reserved
				These bits are always read as 1. The write valualways be 1.
	BCWP	1	R/W	BC Write Protect
				This bit controls the BC2 to BC0 modifications. modifying BC2 to BC0, this bit should be cleared in clock synchronous serial mode, BC should remodified.
				0: When writing, values of BC2 to BC0 are set.
				1: When reading, 1 is always read.

MSB-First/LSB-First Select

When writing, settings of BC2 to BC0 are in

R/W

7

6

3

MLS

0

also cleared by setti	in standby mode. These I ng IICRST of ICCR2 to 1. erial format, these bits sh
I <sup>2</sup> C Bus Format	Clock Synchronous Seri
000: 9 bits	000: 8 bits

	,
000: 9 bits	000: 8 bits
001: 2 bits	001: 1 bit
010: 3 bits	010: 2 bits
011: 4 bits	011: 3 bits
100: 5 bits	100: 4 bits
101: 6 bits	101: 5 bits
110: 7 bits	110: 6 bits
111: 8 bits	111: 7 bits

condition is detected. These bits are cleared

			enables or disables the transmit data empty int (IITXI).  0: Transmit data empty interrupt request (IITXI disabled.
			Transmit data empty interrupt request (IITXI enabled.
TEIE	0	R/W	Transmit End Interrupt Enable
			This bit enables or disables the transmit end in (IITEI) at the rising of the ninth clock while the in ICSR is 1. IITEI can be canceled by clearing TEND bit or the TEIE bit to 0.
			0: Transmit end interrupt request (IITEI) is disa
			1: Transmit end interrupt request (IITEI) is ena
RIE	0	R/W	Receive Interrupt Enable
			RIE enables or disables the receive data full in request (IIRXI) when receive data is transferre ICDRS to ICDRR and the RDRF bit in ICSR is IIRXI can be canceled by clearing the RDRF o to 0.
			Receive data full interrupt request (IIRXI) are disabled.
			Receive data full interrupt request (IIRXI) are enabled.

Value

O

R/W

R/W

Description

Transmit Interrupt Enable

When the TDRE bit in ICSR is set to 1 or 0, thi

Bit

7

6

5

**Bit Name** 

TIE

Rev. 3.00 Jan. 18, 2010 Page 650 of 1154

				and continuous transfer is performed.
				1: If the receive acknowledge bit is 1, continu transfer is halted.
1	ACKBR	0	R	Receive Acknowledge
				In transmit mode, this bit stores the acknowle that are returned by the receive device. This be modified. This bit can be canceled by setti BBSY bit in ICCR2 to 1.
				0: Receive acknowledge = 0
				1: Receive acknowledge = 1
0	ACKBT	0	R/W	Transmit Acknowledge
				In receive mode, this bit specifies the bit to be the acknowledge timing.
				0: 0 is sent at the acknowledge timing.
				1: 1 is sent at the acknowledge timing.

R/W

2

ACKE

0



Rev. 3.00 Jan. 18, 2010 Page

This bit enables or disables the stop condition interrupt request (IISTPI) when the STOP bit

0: Stop condition detection interrupt request (

1: Stop condition detection interrupt request (

0: The value of the receive acknowledge bit is

Acknowledge Bit Judgment Select

disabled.

enabled.

•	IDIIL	-	11,77	Tranomic Data Troglotor Empty
				[Setting conditions]
				When data is transferred from ICDRT to IC ICDRT becomes empty
				When TRS is set
				When the start condition (including retransististissued)
				When slave mode is changed from receive transmit mode
				[Clearing conditions]
				When 0 is written to TDRE after reading TI
				When data is written to ICDRT
				<ul> <li>DTC is activated by IITXI interrupt and the in MRB of DTC is 0.</li> </ul>
6	TEND	0	R/W	Transmit End
				[Setting conditions]
	6	6 TEND	6 TEND 0	6 TEND 0 R/W

DTC is activated by IITXI interrupt and the in MRB of DTC is 0. Rev. 3.00 Jan. 18, 2010 Page 652 of 1154

RENESAS

[Clearing conditions]

• When the ninth clock of SCL rises with the

· When the final bit of transmit frame is sent clock synchronous serial format

When 0 is written to TEND after reading TE

format while the TDRE flag is 1

· When data is written to ICDRT

REJ09B0402-0300

				is 1
				[Clearing condition]
				<ul> <li>When 0 is written to NACKF after reading</li> <li>= 1</li> </ul>
3	STOP	0	R/W	Stop Condition Detection Flag
				[Setting conditions]
				• In master mode, when a stop condition is after frame transfer
				<ul> <li>In slave mode, when a stop condition is dafter the slave address in the first byte that following the detection of a start condition matched the address set in SAR.</li> </ul>
				[Clearing condition]
				<ul> <li>When 0 is written to STOP after reading S</li> </ul>

R/W

NACKF

0

bit in MRB of DTC is 0.

[Setting condition]

No Acknowledge Detection Flag\*

• When no acknowledge is detected from the device in transmission while the ACKE bit

Rev. 3.00 Jan. 18, 2010 Page

				<ul> <li>[Setting conditions]</li> <li>If the internal SDA and SDA pin disagree a of SCL in master transmit mode</li> <li>When the SDA pin outputs high in master r while a start condition is detected</li> <li>When the final bit is received with the clock synchronous format while RDRF = 1</li> <li>[Clearing condition]</li> </ul>
				<ul> <li>When 0 is written to AL/OVE after reading a</li> <li>= 1</li> </ul>
1	AAS	0	R/W	Slave Address Recognition Flag
				In slave receive mode, this flag is set to 1 if the frame following a start condition matches bits \$ SVA0 in SAR.
				[Setting conditions]
				When the slave address is detected in slav



mode

receive mode. [Clearing condition]

• When the general call address is detected

When 0 is written to AAS after reading AAS

Rev. 3.00 Jan. 18, 2010 Page 654 of 1154

Until the flag is cleared, next transmission or reception cannot be started.

# 16.3.6 I<sup>2</sup>C Bus Slave Address Register (SAR)


SAR is an 8-bit readable/writable register that selects the communications format and se slave address. In slave mode with the I<sup>2</sup>C bus format, if the upper seven bits of SAR manupper seven bits of the first frame received after a start condition, this module operates a device.

Bit:	7	6	5	4	3	2	1	0	
	SVA[6:0]						FS		
Initial value:	0	0	0	0	0	0	0	0	
R/W·	R/M	R/W							

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	SVA[6:0]	All 0	R/W	Slave Address 6 to 0
				These bits set a unique address in bits SVA6 differing form the addresses of other slave de connected to the I <sup>2</sup> C bus.
0	FS	0	R/W	Format Select  0: I <sup>2</sup> C bus format is selected  1: Clock synchronous serial format is selected

### 16.3.8 I<sup>2</sup>C Bus Receive Data Register (ICDRR)

ICDRR is an 8-bit register that stores the receive data. When data of one byte is received transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDR receive-only register, therefore the CPU cannot write to this register. ICDRR is initialized



# 16.3.9 I<sup>2</sup>C Bus Shift Register (ICDRS)

ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred ICDRS to ICDRR after data of one byte is received. This register cannot be read directly CPU.

Bit:	7	6	5	4	3	2	1	0	
									]
Initial value:	-	-	-	-	-	-	-	-	-
R/W·	_	_	_	_	_	_	_	_	

Rev. 3.00 Jan. 18, 2010 Page 656 of 1154

REJ09B0402-0300



			These bits are always read as 0. The write va always be 0.
NF2CYC	0	R/W	Noise Filtering Range Select
			0: The noise less than one cycle of the periph can be filtered out
			The noise less than two cycles of the perip can be filtered out

Reserved

All 0

R

7 to 1

Rev. 3.00 Jan. 18, 2010 Page




Figure 16.3 I<sup>2</sup>C Bus Formats




Figure 16.4 I<sup>2</sup>C Bus Timing

### [Legend]

S:

Start condition. The master device drives SDA from high to low while SCL is high.

SLA: Slave address R/W:

Indicates the direction of data transfer: from the slave device to the master device R/W is 1, or from the master device to the slave device when R/W is 0.

A: Acknowledge. The receive device drives SDA to low.

DATA: Transfer data

REJ09B0402-0300

P: Stop condition. The master device drives SDA from low to high while SCL is high.

Rev. 3.00 Jan. 18, 2010 Page 658 of 1154

RENESAS

- issued) This generates the start condition.
  - 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first b show the slave address and  $R/\overline{W}$ ) to ICDRT. At this time, TDRE is automatically clearly and data is transferred from ICDRT to ICDRS. TDRE is set again.
  - 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR
- at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confir slave device has been selected. Then, write second byte data to ICDRT. When ACK the slave device has not been acknowledged, so issue the stop condition. To issue the condition, write 0 to BBSY and SCP. SCL is fixed low until the transmit data is prepared to the school of the scho the stop condition is issued.
  - 5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
  - 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TE
  - NACKF.
  - 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mo




Figure 16.5 Master Transmit Mode Operation Timing (1)




Figure 16.6 Master Transmit Mode Operation Timing (2)

- level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse. 3. After the reception of first frame data is completed, the RDRF bit in ICSR is set to 1
  - of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, a is cleared to 0. 4. The continuous reception is performed by reading ICDRR every time RDRF is set. I
  - receive clock pulse falls after reading ICDRR by the other processing while RDRF i fixed low until ICDRR is read.
    - 5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading This enables the issuance of the stop condition after the next reception.
  - 6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stage c
  - 7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
    - If only one byte is received, read ICDRR (dummy-read) after the RCVD bit in I

set.

8. The operation returns to the slave receive mode.




Figure 16.7 Master Receive Mode Operation Timing (1)






Figure 16.8 Master Receive Mode Operation Timing (2)

the slave address matches in the first frame following detection of the start continuous the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of clock pulse. At this time, if the 8th bit data (R/W) is 1, the TRS bit in ICCR1 and the in ICSR are set to 1, and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to ICDRT every time 1 set.

3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is

- with TDRE = 1. When TEND is set, clear TEND.

  4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is free.
- 4. Cical TRS for the cha processing, and read ICDRR (duffinly read). SCL is free
- 5. Clear TDRE.



REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 664 of 1154




Figure 16.9 Slave Transmit Mode Operation Timing (1)




Figure 16.10 Slave Transmit Mode Operation Timing (2)

REJ09B0402-0300



the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise

- clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). ( read data show the slave address and R/W, it is not used.)
- 3. Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is fixed low until ICDRR is read. The change of the acknowledge before reading ICDF

returned to the master device, is reflected to the next transmit frame.

4. The last byte data is read by reading ICDRR.




Figure 16.11 Slave Receive Mode Operation Timing (1)




Figure 16.12 Slave Receive Mode Operation Timing (2)

#### 16.4.6 Clock Synchronous Serial Format

This module can be operated with the clock synchronous serial format, by setting the FS SAR to 1. When the MST bit in ICCR1 is 1, the transfer clock output from SCL is selected.

MST is 0, the external clock input is selected.

#### (1) Data Transfer Format

Figure 16.13 shows the clock synchronous serial transfer format.

The transfer data is output from the fall to the fall of the SCL clock, and the data at the riof the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer, in e MSB first or LSB first. The output level of SDA can be changed during the transfer wait, SDAO bit in ICCR2.




Figure 16.13 Clock Synchronous Serial Transfer Format

Rev. 3.00 Jan. 18, 2010 Page 668 of 1154

REJ09B0402-0300



transmission is performed by writing data to ICDRT every time TDRE is set. When from transmit mode to receive mode, clear TRS while TDRE is 1.




Figure 16.14 Transmit Mode Operation Timing


RDRF is set. When the 8th clock is risen while RDRF is 1, the overrun is detected and AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDR

4. To stop receiving when MST = 1, set RCVD in ICCR1 to 1, then read ICDRR. Then, fixed high after receiving the next byte data.

Notes: Follow the steps below to receive only one byte with MST=1 specified. See figur for the operation timing.

- 1. Set the ICE bit in ICCR1 to 1. Set bits CKS3 to CKS0 in ICCR1. (Initial setting 2. Set MST=1 while the RCVD bit in ICCR1 is 0. This causes the receive clock
- output. 3. Check if the BC2 bit in ICMR is set to 1 and then set the RCVD bit in ICCR1 This causes the SCL to be fixed to the high level after outputting one byte of t
- receive clock.

Rev. 3.00 Jan. 18, 2010 Page 670 of 1154



## Figure 16.15 Receive Mode Operation Timing




Figure 16.16 Operation Timing For Receiving One Byte




Figure 16.17 Block Diagram of Noise Filter

REJ09B0402-0300






Figure 16.18 Sample Flowchart for Master Transmit Mode




Figure 16.19 Sample Flowchart for Master Receive Mode

Rev. 3.00 Jan. 18, 2010 Page 674 of 1154 REJ09B0402-0300

RENESAS




Figure 16.20 Sample Flowchart for Slave Transmit Mode

Rev. 3.00 Jan. 18, 2010 Page




Figure 16.21 Sample Flowchart for Slave Receive Mode

Transmit end	IITEI	(TEND=1) • (TEIE=1)	$\sqrt{}$	$\sqrt{}$	×
Receive data full	IIRXI	(RDRF=1) • (RIE=1)		V	٧
STOP recognition	IISTPI	(STOP=1) • (STIE=1)	V	×	×
NACK receive	IINAKI	{(NACKF=1)+(AL=1)} •		×	×
Arbitration lost/ overrun error		(NAKIE=1)	√	√	×
When the interrupt c	condition desc	cribed in table 16.4 is 1, the	CPU e	executes an ir	nterrupt

handling. Interrupt sources should be cleared in the exception handling. The TDRE and bits are automatically cleared to 0 by writing the transmit data to ICDRT. The RDRF bit automatically cleared to 0 by reading ICDRR. The TDRE bit is set to 1 again at the sam when the transmit data is written to ICDRT. Therefore, when the TDRE bit is cleared to excessive data of one byte may be transmitted. The TDRE, TEND, and RDRF bits are automatically cleared while the specified number of transfers by the DTC is in progress.

the TDRE, TEND, and RDRF bits are not cleared automatically when the transfer is con

RENESAS

Rev. 3.00 Jan. 18, 2010 Page

transmission/ reception		
Dummy data read	_	Processing by CPU (ICDR read)
Actual data transmission/ reception	Transmission by DTC (ICDR write)	Reception by DTC (ICDR read)
Last frame processing	Not necessary	Reception by CPU (ICDR read)
Setting of number of DTC transfer data frames	Transmission: Actual data count + 1 (+ 1 equivalent to slave address + R/W bits)	Reception: Actual data count

Master Transmit

Transmission by

DTC (ICDR write)

Mode

Item

R/W bit

Slave address +

**Master Receive** 

Transmission by

CPU (ICDR write)

Mode

**Slave Transmit** 

Transmission by

Not necessary

Transmission:

Actual data count

DTC (ICDR write)

(ICDR read)

Reception by CPU Receptio

Mode

Slave Re

(ICDR re

Receptio

(ICDR re

Receptio (ICDR re

Receptio data coul

Mode

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 678 of 1154

SCL output changes from low to Hi-Z then SCL is monitored.




Figure 16.22 The Timing of the Bit Synchronous Circuit

Rev. 3.00 Jan. 18, 2010 Page

Notes: 1. SCL pin level is monitored after "time for monitoring SCL" has elapsed from the edge of the reference clock for monitoring SCL.

2.  $t_{pcyc}$  indicates the period of the peripheral clock.

Rev. 3.00 Jan. 18, 2010 Page 680 of 1154

RENESAS

is recognized. The fall of the ninth clock pulse can be recognized by checking the SCLC I<sup>2</sup>C bus control register 2 (ICCR2). When a stop condition or repeated start condition is specific timing under the conditions 1 or 2 shown below, the condition may not be output successfully. Issuance under other than these conditions will succeed with no problem.

- When the SCL signal did not rise within the time specified in section 16.7, Bit Synch Circuit, due to the load of the SCL bus (load capacitance or pull-up resistor).
   When the bit synchronous circuit is activated because the low-level periods of the signal.
- When the bit synchronous circuit is activated because the low-level periods of the eininth clock pulses are extended by the slave device.

### 16.8.3 Issuance of a Start Condition and Stop Condition in Sequence

Do not issue a start condition and stop condition in sequence. If a start condition and stocondition are to be issued in sequence, be sure to transmit a slave address before issuing condition.



TRS bits in ICCR1 have been set to a value other than 0, clear the bits to 0.

### 16.8.5 Reading ICDRR in Master Receive Mode

In master receive mode, read ICDRR before the rising edge of the 8th clock of SCL. If IC cannot be read before the rising edge of the 8th clock so that the next round of reception with the RDRF bit in ICSR set to 1, the 8the clock is fixed low and the 9th clock is output

If ICDRR cannot be read before the rising edge of the 8th clock of SCL, set the RCVD by ICRR1 to 1 so that transfer proceeds in byte units.

# 16.8.6 Supported Emulator

The E200F emulator does not support I<sup>2</sup>C2 operation. Use the E10A emulator when debu I<sup>2</sup>C2 operation.

RENESAS

- Fast A/D conversion When operating at  $P\phi = 40$  MHz, conversion time is 1.25 µs per channel (A/D clock and conversion done in 50 states)
- Two operating modes — Single-cycle scan mode: Continuous A/D conversion on one to eight channels
- Continuous scan mode: Repetitive A/D conversion on one to eight channels
- 12-bit A/D data registers The SH7131 and SH7136 have four registers for A/D 0 and eight registers for A/D
- makes a total of twelve 16-bit A/D data registers (ADDR). The SH7132 and SH7133 eight registers for both A/D\_0 and A/D\_1, which makes a total of sixteen 16-bit A/D registers (ADDR). A/D conversion results are stored in A/D data registers (ADDR) correspond to the input channels.
- Sample-and-hold function A sample-and-hold circuit is built into the A/D converter of this LSI, simplifying the configuration of the external analog input circuitry. Multiple channels can be sample simultaneously because sample-and-hold circuits can be dedicated for channels 0 to
  - 10. — Group A (GrA): Analog input pins selected from channels 0, 1, and 2 can be simultaneously sampled.

— Group B (GrB): Analog input pins selected from channels 8, 9, and 10 can be

- simultaneously sampled.
- Three methods for starting conversion
- Software: Setting of the ADST bit in ADCR

Timer: TRGAN, TRG0N, TRG4AN, and TRG4BN from the MTU2 TRGAN, TRG4AN, and TRG4BN from the MTU2S

External trigger: ADTRG (LSI pin)

Rev. 3.00 Jan. 18, 2010 Page 684 of 1154

REJ09B0402-0300






Figure 17.1 Block Diagram of A/D Converter

RENESAS

Rev. 3.00 Jan. 18, 2010 Page

	$AV_{\mathtt{SS}}$	Input	Analog block ground pin	V
	AV <sub>refh</sub>	Input	Analog block reference power supply pin (High-side) ( $AV_{refl} < AV_{refh}$ )	√
	AV <sub>refl</sub>	Input	Analog block reference power supply pin (Low-side) (AV $_{\rm refl}$ < AV $_{\rm refh}$ )	√
	ADTRG	Input	A/D external trigger input pin	√
A/D module 0	AN0	Input	Analog input pin 0 (Group A)	√
(A/D_0)	AN1	Input	Analog input pin 1 (Group A)	√
	AN2	Input	Analog input pin 2 (Group A)	√
	AN3	Input	Analog input pin 3	$\checkmark$
	AN4	Input	Analog input pin 4	√
	AN5	Input	Analog input pin 5	√
	AN6	Input	Analog input pin 6	√
	AN7	Input	Analog input pin 7	√
A/D module 1	AN8	Input	Analog input pin 8 (Group B)	$\checkmark$
(A/D_1)	AN9	Input	Analog input pin 9 (Group B)	√
	AN10	Input	Analog input pin 10 (Group B)	√
	AN11	Input	Analog input pin 11	$\checkmark$
	AN12	Input	Analog input pin 12	√
	AN13	Input	Analog input pin 13	√

Analog input pin 14

Analog input pin 15

Rev. 3.00 Jan. 18, 2010 Page 686 of 1154 REJ09B0402-0300

AN14

AN15

Input

Input



AD data register o	ADDITO		110000	111111111111111111111111111111111111111	
A/D data register 1	ADDR1	R	H'0000	H'FFFFD442	
A/D data register 2	ADDR2	R	H'0000	H'FFFFD444	
A/D data register 3	ADDR3	R	H'0000	H'FFFFD446	
A/D data register 4	ADDR4	R	H'0000	H'FFFFD448	
A/D data register 5	ADDR5	R	H'0000	H'FFFFD44A	
A/D data register 6	ADDR6	R	H'0000	H'FFFFD44C	
A/D data register 7	ADDR7	R	H'0000	H'FFFFD44E	
A/D control register_1	ADCR_1	R/W	H'00	H'FFFFD600	
A/D status register_1	ADSR_1	R/W	H'00	H'FFFFD602	
A/D start trigger select register_1	ADSTRGR_1	R/W	H'00	H'FFFFD61C	
A/D analog input channel select register_1	ADANSR_1	R/W	H'00	H'FFFFD620	
A/D data register 8	ADDR8	R	H'0000	H'FFFFD640	
A/D data register 9	ADDR9	R	H'0000	H'FFFFD642	
A/D data register 10	ADDR10	R	H'0000	H'FFFFD644	
A/D data register 11	ADDR11	R	H'0000	H'FFFFD646	
A/D data register 12	ADDR12	R	H'0000	H'FFFFD648	
A/D data register 13	ADDR13	R	H'0000	H'FFFFD64A	
A/D data register 14	ADDR14	R	H'0000	H'FFFFD64C	
A/D data register 15	ADDR15	R	H'0000	H'FFFFD64E	
A/D data register 15		R	Rev. 3	H'FFFD64 3.00 Jan. 18, 201	

ADANSR\_0

ADDR0

R/W

R

H'00

H'0000

H'FFFFD420

H'FFFFD440

8

16

register\_0

select register\_0

A/D data register 0

A/D analog input channel

				and the A/D converter enters the idle state. Wher is set to 1, A/D conversion is started. In single-cy mode, this bit is automatically cleared to 0 when a conversion ends on the selected single channel. continuous scan mode, A/D conversion is continuperformed for the selected channels in sequence bit is cleared by software, a reset, software stand or module standby mode.
6	ADCS	0	R/W	A/D Continuous Scan
				Selects either a single-cycle or a continuous scar mode. This bit is valid only when scan mode is se
				0: Single-cycle scan
				1: Continuous scan
				When changing the operating mode, first clear the bit to 0.
5	ACE	0	R/W	Automatic Clear Enable
				Enables or disables the automatic clearing of AD ADDR is read by the CPU or DTC. When this bit to 1, ADDR is automatically cleared to H'0000 aft CPU or DTC reads ADDR. This function allows the detection of any renewal failures of ADDR.
				<ol><li>Automatic clearing of ADDR after being read is disabled.</li></ol>
				1: Automatic clearing of ADDR after being read is

A/D Start

When this bit is cleared to 0, A/D conversion is st

R/W



7

**ADST** 

0

				1: Generation of A/D conversion end interrupt is
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
1	TRGE	0	R/W	Trigger Enable
				Enables or disables A/D conversion start by the trigger input (ADTRG) or A/D conversion start tr from the MTU2 and MTU2S (TRGAN, TRG0N, and TRG4BN from the MTU2 and TRGAN, TRG

disabled

enabled

Rev. 3.00 Jan. 18, 2010 Page

TRG4BN from the MTU2S). For selection of the trigger and A/D conversion start trigger from the MTU2S, see the description of the EXTRG bit.

0: A/D conversion start by the external trigger or conversion start trigger from the MTU or MTU.

1: A/D conversion start by the external trigger of conversion start trigger from the MTU2 or MT

conversion start by the external trigger input is er only when the ADST bit is cleared to 0.

When the external trigger is used as an A/D conv start trigger, the low-level pulse input to the  $\overline{\text{ADTI}}$  must be at least 1.5 P $\phi$  clock cycles in width.

O: A/D converter is started by the A/D conversion

\*\*This are four the MTHO or MTHO

\*\*This are four the MTHO or MTHO

\*\*This are four the MTHO or MTHO

\*\*This are four the MTHO

\*\*This are four the

trigger from the MTU2 or MTU2S

1: A/D converter is started by the external pin  $(\overline{\text{AI}}$ 

Rev. 3.00 Jan. 18, 2010 Page 690 of 1154 REJ09B0402-0300

RENESAS

			These bits are always read as 0. The write valual always be 0.
ADF	0	R/(W)*	A/D End Flag
			A status flag that indicates the completion of A conversion.
			[Setting condition]
			<ul> <li>When A/D conversion on all specified chan completed in scan mode</li> </ul>
			[Clearing conditions]
			• When 0 is written after reading ADF = 1
			<ul> <li>When the DTC is activated by an ADI international ADDR is read</li> </ul>
			ABBITIOTOGG

**Description** 

Reserved

Bit

0

7 to 1 —

**Bit Name** 

Value

All 0

R/W

R

Rev. 3.00 Jan. 18, 2010 Page


				This bit is always read as 0. The write value sho always be 0.
6	STR6	0	R/W	Start Trigger 6
				Enables or disables the A/D conversion start recinput from the MTU2S.
				<ol><li>Disables the A/D conversion start by TRGAN (MTU2S).</li></ol>
				1: Enables the A/D conversion start by TRGAN (MTU2S).
5	STR5	0	R/W	Start Trigger 5
				Enables or disables the A/D conversion start recinput from the MTU2S.
				<ol> <li>Disables the A/D conversion start by TRG4AI (MTU2S).</li> </ol>
				<ol> <li>Enables the A/D conversion start by TRG4AN (MTU2S).</li> </ol>
4	STR4	0	R/W	Start Trigger 4
				Enables or disables the A/D conversion start recinput from the MTU2S.
				<ol> <li>Disables the A/D conversion start by TRG4BI (MTU2S).</li> </ol>

(MTU2S).

1: Enables the A/D conversion start by TRG4BN

**Description** 

Reserved





Bit

7

**Bit Name** 

Value

0

R/W

R

				(MTU2).
				<ol> <li>Enables the A/D conversion start by TRGAN (MTU2).</li> </ol>
1	STR1	0	R/W	Start Trigger 1
				Enables or disables the A/D conversion start re input from the MTU2.
				<ol> <li>Disables the A/D conversion start by TRG4A (MTU2).</li> </ol>
				1: Enables the A/D conversion start by TRG4A

R/W

STR0

0

0

Enables or disables the A/D conversion start re

0: Disables the A/D conversion start by TRGAI

Enables or disables the A/D conversion start re

0: Disables the A/D conversion start by TRG4E

1: Enables the A/D conversion start by TRG4B

input from the MTU2.

(MTU2).

Start Trigger 0

(MTU2).

(MTU2).

input from the MTU2.

7	ANS7	0	R/W	Setting bits in the A/D analog input channel sele
6	ANS6	0	R/W	register to 1 selects a channel that corresponds
5	ANS5	0	R/W	specified bit. For the correspondence between a input pins and bits, see table 17.3.
4	ANS4	0	R/W	When changing the analog input channel, the A
3	ANS3	0	R/W	ADCR must be cleared to 0 to prevent incorrect
2	ANS2	0	R/W	operations.
1	ANS1	0	R/W	
0	ANS0	0	R/W	

**Table 17.3 Channel Select List** 

	Analog Input Channels			
Bit Name	A/D_0	A/D_1		
ANS0	AN0	AN8		
ANS1	AN1	AN9		
ANS2	AN2	AN10		
ANS3	AN3	AN11		
ANS4	AN4	AN12		
ANS5	AN5	AN13		

Rev. 3.00 Jan. 18, 2010 Page 694 of 1154 RENESAS

AN6

AN7



AN14

AN15

ANS6

ANS7

Initial val	ue: 0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/	W: R	R	R	R	R	R	R	R	R	R	R	R	R	R
			Ini	itial										
Bit	В	it Name	Va	lue	R/	W	Desc	riptio	n					
<b>Bit</b> 15 to 1			<b>V</b> a		R/	W	Desc	•	n					

10

11

9

8

7

6

ADD[11:0]

5

3

2

Bit: 15

AN5

AN6

AN7

14

13

12

Table 17.4 Co	orrespondence between Analo	g Channels and	Registers (ADDR0 to		
A	A/D_0 Converter	A/D_1 Converter			
Analog Input Channels	A/D Data Registers	Analog Input Channels	A/D Data Reg		
AN0	ADDR0	AN8	ADDR8		
AN1	ADDR1	AN9	ADDR9		
AN2	ADDR2	AN10	ADDR10		
AN3	ADDR3	AN11	ADDR11		
AN4	ADDR4	AN12	ADDR12		

ADDR5

ADDR6

ADDR7



AN13

AN14

AN15

Rev. 3.00 Jan. 18, 2010 Page

ADDR13

ADDR14

ADDR15



Figure 17.2 Interface Between CPU and 12-Bit A/D Converter

A/D\_0 performs conversions from AN0 to AN7 and A/D\_1 from AN8 to AN15.

In single-cycle scan mode, when one cycle of A/D conversion on all specified channels completed, the ADF bit in ADSR is set to 1 and the ADST bit is automatically cleared to continuous scan mode, when conversion on all specified channels is completed, the AD ADSR is set to 1. To stop A/D conversion, write 0 to the ADST bit. When the ADF bit is if the ADIE bit in ADCR is set to 1, an A/D conversion end interrupt (ADI) is generated clearing the ADF bit to 0, read the ADF bit while set to 1 and then write 0. However, while set to 1 and then write 0. DTC is activated by an ADI interrupt, the ADF bit is automatically cleared to 0.

#### 17.4.1 Single-Cycle Scan Mode

The following example shows the operation when analog input channels 0 to 3 (AN0 to selected and the A/D\_0 conversion is performed in single-cycle scan mode using four cl This operation also applies to the A/D 1 conversion.

- 1. Set the ADCS bit in the A/D control register\_0 (ADCR\_0) to 0.
- 2. Set all bits ANS0 to ANS3 in the A/D analog input channel select register\_0 (ADAN
- 1.
- 3. Set the ADST bit in the A/D control register\_0 (ADCR\_0) to 1 to start A/D conversi
- 4. After channels 0 to 2 (GrA) are sampled simultaneously, offset canceling processing performed. Then, A/D conversion is performed on channel 0. Upon completion of the conversion, the A/D conversion result is transferred to ADDR0. Following this, char

converted. Upon completion of the conversion, the A/D conversion result is transfer ADDR1. In the same way, channel 2 is converted and the A/D conversion result is to to ADDR2.

A/D conversion of channel 3 is then started. Upon completion of the A/D conversion conversion result is transferred to ADDR3.




Figure 17.3 Example of A/D\_0 Converter Operation (Single-Cycle Scan Moo

- 0, channel 1 is not sampled. After this, offset canceling processing (OFC) is perform the A/D conversion on channel 0 is started. Upon completion of the A/D conversion conversion result is transferred to ADDR0. In the same way, channel 2 is converted A/D conversion result is transferred to ADDR2. The A/D conversion is not performed.
- The A/D conversion of channel 3 is started. Upon completion of the A/D conversion conversion result is transferred to ADDR3.

channel 1.

- 6. When the A/D conversion ends on all the specified channels (AN0 to AN3), the AD2 to 1. At this time, if the ADIE bit is set to 1, an ADI\_3 interrupt is generated after the conversion.
- 7. Steps 4 to 6 are repeated as long as the ADST bit remains set to 1. When the ADST cleared to 0, the A/D conversion stops. After this, if the ADST bit is set to 1, the A/I conversion starts again and repeats steps 4 to 6.




Figure 17.4 Example of A/D\_0 Converter Operation (Continuous Scan Mod

request from the MTU2, the MTU2S, and an external trigger signal occurs, the analog in sampled by the dedicated sample-and-hold circuit for each channel after the A/D convert delay time ( $t_D$ ) has passed and the offset canceling processing (OFC) is performed. After sampling of the analog input using the sample-and-hold circuit common to all the channel performed and then the A/D conversion is started. Figure 17.5 shows the A/D conversion this case. This A/D conversion time ( $t_{CONV}$ ) includes the  $t_D$ , the offset canceling processin ( $t_{OFC}$ ), the analog input sampling time with a dedicated sample-and-hold circuit for each ( $t_{SPLSH}$ ), and the analog input sampling time with the sample-and-hold circuit common to channels ( $t_{SPLSH}$ ). The  $t_{SPLSH}$  does not depend on the number of channels simultaneously sample-and-hold circuit common to

When an event that sets the ADST bit writing to this bit by the CPU, A/D converter acti

In continuous scan mode, the A/D conversion time ( $t_{CONV}$ ) given in table 17.6 applies to a conversion time of the first cycle. The conversion time of the second and subsequent cyclex pressed as ( $t_{CONV} - t_D + 6$ ).

AN4		AN12	_
AN5	_	AN13	_
AN6	_	AN14	_
AN7	_	AN15	

Table 17.6 A/D Conversion Time

# **Number of Required Stat**

Item	Symbol	Min.	Тур.	Max
A/D conversion start delay time	t <sub>D</sub>	11*1	_	15* <sup>2</sup>
Analog input sampling time of dedicated sample-and-hold circuit for GrA and GrB	t <sub>splsh</sub>	_	30	_
Offset canceling processing time	t <sub>OFC</sub>	_	50	—
Analog input sampling time of sample- and-hold circuit common to all channels	t <sub>SPL</sub>	_	20	
A/D conversion time	t <sub>conv</sub>	50n + 95* <sup>3</sup>	_	50n

Notes: 1. A/D converter activation by the MTU2 or MTU2S trigger signal.

- 2. A/D converter activation by an external trigger signal.
- 3. n: number of A/D conversion channels (n = 1 to 8)




Figure 17.5 A/D Conversion Timing (Single-Cycle Scan Mode)

## 17.4.4 A/D Converter Activation by MTU2 and MTU2S

A/D conversion is activated by the A/D conversion start triggers (TRGAN, TRG0N, TRTRG4BN) from the MTU2 and A/D conversion start triggers (TRGAN, TRG4AN, and from the MTU2S. To enable this function, set the TRGE bit in ADCR to 1 and clear the bit to 0. After this setting is made, if an A/D conversion start trigger from the MTU2 or generated, the ADST bit is set to 1. The timing between the setting of the ADST bit and of the A/D conversion is the same for all A/D conversion activation sources.

The A/D conversion start trigger must be input after ADCR, ADSTRGR, and ADANSR have been set.



Rev. 3.00 Jan. 18, 2010 Page

the ADCR, ADSTRGR, and ADANSR registers have been set.




Figure 17.6 External Trigger Input Timing

# 17.4.6 Example of ADDR Auto-Clear Function

When the A/D data register (ADDR) is read by the CPU or DTC, ADDR can be automaticleared to H'0000 by setting the ACE bit in ADCR to 1. This function allows the detection ADDR renewal failure.

Figure 17.7 shows an example of when the auto-clear function of ADDR is disabled (nor and enabled.

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 704 of 1154 REJ09B0402-0300




Figure 17.7 Example of When ADDR Auto-clear Function is Disabled (Normal Condition)/Enabled



Rev. 3.00 Jan. 18, 2010 Page

Table 17.7 Interrupt Sources

Channel	Interrupt Source	Interrupt Enable Bit	Interrupt Flag Bit	DTC Activation	P
A/D_0	A/D_3	ADIE	ADF	Possible	H
A/D_1	A/D_4	ADIE	ADF	Possible	L

Rev. 3.00 Jan. 18, 2010 Page 706 of 1154 REJ09B0402-0300



- Full-scale error
  - - The deviation of the actual A/D conversion characteristic from the ideal A/D conver characteristic when the digital output value changes from B'1111111111111 to the ma voltage value (full-scale voltage) B'111111111111. Does not include a quantization figure 17.8).
  - Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 17.8).

- Nonlinearity error
- The deviation of the actual A/D conversion characteristic from the ideal A/D conver

characteristic between zero voltage and full-scale voltage. Does not include offset er scale error, or quantization error (see figure 17.8). Absolute accuracy The deviation between the digital value and the analog input value. Includes offset e

scale error, quantization error, and nonlinearity error.



0 1/8 2/8 3/8 4/8 5/8 6/8 7/8 FS The state of the state o

Figure 17.8 Definitions of A/D Conversion Accuracy

FS

input voltage

Analog

Rev. 3.00 Jan. 18, 2010 Page 708 of 1154

REJ09B0402-0300



## 17.7.3 Range of AV<sub>reft</sub> and AV<sub>reft</sub> Pin Settings

When using the A/D converter, set  $AV_{refh} = 4.5$  to AVcc. When the A/D converter is not  $AV_{refh} \le AVcc$ . If these conditions are not met, the reliability of the LSI may be adversel For  $AV_{refh}$ , set  $AV_{refl} = AVss = Vss$ .

### 17.7.4 Notes on Board Design

and the layout in which the digital circuit signal lines and analog circuit signal lines cross close proximity to each other should be avoided as much as possible. Failure to do so m the incorrect operation of the analog circuitry due to inductance, adversely affecting the conversion values.

In board design, digital circuitry and analog circuitry should be as mutually isolated as p

Also, digital circuitry must be isolated from the analog input signals (AN0 to AN15), an reference power supply (AV $_{\rm refh}$  and AV $_{\rm refl}$ ), the analog power supply (AVcc), and the ana (AVss). Also, AVss should be connected at one point to a stable digital ground (Vss) on

Rev. 3.00 Jan. 18, 2010 Page




Figure 17.9 Example of Analog Input Pin Protection Circuit

### 17.7.6 Notes on Register Setting

- Set the ADST bit in the A/D control register (ADCR) after the A/D start trigger select (ADSTRGR) and the A/D analog input channel select register (ADANSR) have been not modify the settings of the ADCS, ACE, ADIE, TRGE, and EXTRG bits while the bit in the ADCR register is set to 1.
- Do not start the A/D conversion when the ANS bits (ANS[7:0]) in the A/D analog input channel select register (ADANSR) are all 0.

- Interrupt request on compare match
- Module standby mode can be set.

Figure 18.1 shows a block diagram of CMT.




Figure 18.1 Block Diagram of CMT

Rev. 3.00 Jan. 18, 2010 Page

Compare match counter_0	CMCNT_0	R/W	H'0000	H'FFFFCE04
Compare match constant register_0	CMCOR_0	R/W	H'FFFF	H'FFFFCE06
Compare match timer control/status register_0	CMCSR_1	R/W	H'0000	H'FFFFCE08
Compare match counter_1	CMCNT_1	R/W	H'0000	H'FFFFCE0A
Compare match constant register 1	CMCOR_1	R/W	H'FFFF	H'FFFFCE0C

R/W

H'0000

H'FFFFCE02

8, 1

8, 1 8, 1

8, 1

CMCSR\_0

Rev. 3.00 Jan. 18, 2010 Page 712 of 1154

Compare match timer

control/status register\_1

RENESAS

15 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write va always be 0.
1	STR1	0	R/W	Count Start 1
				Specifies whether compare match counter 1 or is stopped.
				0: CMCNT_1 count is stopped
				1: CMCNT_1 count is started
0	STR0	0	R/W	Count Start 0
				Specifies whether compare match counter 0 or is stopped.
				0: CMCNT_0 count is stopped
				1: CMCNT_0 count is started

#### 18.2.2 **Compare Match Timer Control/Status Register (CMCSR)**

CMCSR is a 16-bit register that indicates compare match generation, enables interrupts the counter input clock.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	-	-	-	-	-	-	-	CMF	CMIE	1	-	-	-
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0
	_	_	_	_	_	_	_	_			_	_	_	_

Note: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

of the DISEL bit of MRB in the DTC is 0 aft activating the DTC by CMI interrupts. [Setting condition] 1: CMCNT and CMCOR values match 6 **CMIE** 0 R/W Compare Match Interrupt Enable Enables or disables compare match interrupt (

R

R/W

(CMF=1).

Reserved

always be 0.

Clock Select 1 and 0

When CMT registers are accessed when the

generation when CMCNT and CMCOR values

These bits are always read as 0. The write val-

Select the clock to be input to CMCNT from for clocks obtained by dividing the peripheral oper

0: Compare match interrupt (CMI) disabled 1: Compare match interrupt (CMI) enabled

	clock (P $\phi$ ). When the STR bit in CMSTR is set CMCNT starts counting on the clock selected CKS1 and CKS0.
	00: P∮/8
	01: P∳/32
	10: P∳/128
	11: P∳/512
Notes: 1.	Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed
2.	he flag is set by another compare match before writing 0 to the bit after readin

All 0

00

CKS[1:0]

Rev. 3.00 Jan. 18, 2010 Page 714 of 1154

and write 0 to it.

RENESAS

the flag will not be cleared by writing 0 to it once. In this case, read the bit as 1

5 to 2

1, 0

0 Initial value: 0 0 0 R/W: R/W R/W

# 18.2.4 Compare Match Constant Register (CMCOR)

CMCOR is a 16-bit register that sets the interval up to a compare match with CMCNT.

The initial value of CMCOR is H'FFFF.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value	: 1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W	· P/W	R/W	R/W	R/W	R/M	R/M	R/W							




Figure 18.2 Counter Operation

# 18.3.2 CMCNT Count Timing

One of four internal clocks ( $P\phi/8$ ,  $P\phi/32$ ,  $P\phi/128$ , and  $P\phi/512$ ) obtained by dividing the P can be selected with bits CKS1 and CKS0 in CMCSR. Figure 18.3 shows the timing.




Figure 18.3 Count Timing

Rev. 3.00 Jan. 18, 2010 Page 716 of 1154

REJ09B0402-0300



priority between channels is fixed. See section 8, Data Transfer Controller (DTC), for de

Table 18.2 lists the CMT interrupt sources.

**Table 18.2** Interrupt Source

Channel	Interrupt Source	Interrupt Enable Bit	Interrupt Flag Bit	DTC Activation
0	CMI_0	CMIE	CMF	Possible
1	CMI_1	CMIE	CMF	Possible




Figure 18.4 Timing of CMF Setting

# 18.4.3 Timing of Clearing Compare Match Flag

The CMF bit in CMCSR is cleared by reading 1 from this bit, then writing 0.

the timing to clear the CMCNT counter.




Figure 18.5 Conflict between Write and Compare-Match Processes of CMC




Figure 18.6 Conflict between Word-Write and Count-Up Processes of CMC



Peripheral operating clock (Pφ)	
Address	CMCNTH
le kanna alaunika	
Internal write	
CMCNT count-up enable	
CMCNTH	N M (CMCNT write data)
CMCNTL	xx

Figure 18.7 Conflict between Byte-Write and Count-Up Processes of CMC

# 18.5.5 Compare Match between CMCNT and CMCOR

Do not set the same value in CMCNT and CMCOR while CMCNT is not counting. If so CMF bit in CMCSR is set to 1 and CMCNT is cleared to H'0000.

Rev. 3.00 Jan. 18, 2010 Page

Rev. 3.00 Jan. 18, 2010 Page 722 of 1154

REJ09B0402-0300



13.11.2 Scope

The CAN Data Link Controller function is not described in this document. It is the responsible of the reader to investigate the CAN Specification Document (see references). The intersthe CAN Controller are described, in so far as they pertain to the connection with the Use Interface.

The programming model is described in some detail. It is not the intention of this docum describe the implementation of the programming interface, but to simply present the intention the underlying CAN functionality.

The document places no constraints upon the implementation of the RCAN-ET module process, packaging or power supply criteria. These issues are resolved where appropriat implementation specifications.

### 19.1.3 Audience

In particular this document provides the design reference for software authors who are r for creating a CAN application using this module.

In the creation of the RCAN-ET user interface LSI engineers must use this document to understand the hardware requirements.

#### **19.1.5** Features

- supports CAN specification 2.0B
- Bit timing compliant with ISO-11898-1
- 16 Mailbox version
- Clock 16 to 40MHz
- 15 programmable Mailboxes for transmit / receive + 1 receive-only mailbox
- sleep mode for low power consumption and automatic recovery from sleep mode by c
   CAN bus activity
- programmable receive filter mask (standard and extended identifier) supported by all Mailboxes
- programmable CAN data rate up to 1MBit/s
- transmit message queuing with internal priority sorting mechanism against the proble priority inversion for real-time applications
- data buffer access without SW handshake requirement in reception
- flexible micro-controller interface

Rev. 3.00 Jan. 18, 2010 Page 724 of 1154

flexible interrupt structure




Figure 19.1 RCAN-ET Architecture

Rev. 3.00 Ja

Rev. 3.00 Jan. 18, 2010 Page

### Mailbox

The Mailboxes consists of RAM configured as message buffers and registers. There a Mailboxes, and each mailbox has the following information.

<RAM>

- CAN message control (identifier, rtr, ide,etc)
- CAN message data (for CAN Data frames)
- Local Acceptance Filter Mask for reception

<Registers>

- CAN message control (dlc)
- 3-bit wide Mailbox Configuration, Disable Automatic Re-Transmission bit, Auto-Transmission for Remote Request bit, New Message Control bit

#### Mailbox Control

The Mailbox Control handles the following functions:

 For received messages, compare the IDs and generate appropriate RAM addresses store messages from the CAN Interface into the Mailbox and set/clear appropriate accordingly.

— To transmit messages, RCAN-ET will run the internal arbitration to pick the corre

- priority message, and load the message from the Mailbox into the Tx-buffer of the Interface and set/clear appropriate registers accordingly.
- Arbitrates Mailbox accesses between the CPU and the Mailbox Control.
- Contains registers such as TXPR, TXCR, TXACK, ABACK, RXPR, RFPR, UMS MBIMR.



Rev. 3.00 Jan. 18, 2010 Page




Figure 19.2 RCAN-ET Memory Map

The locations not used (between H'000 and H'2F2) are reserved and cannot be accessed.

Rev. 3.00 Jan. 18, 2010 Page 728 of 1154 REJ09B0402-0300



4	180 – 183	184 – 187	188 – 18F	19
5	1A0 – 1A3	1A4 – 1A7	1A8 – 1AF	1B
6	1C0 - 1C3	1C4 – 1C7	1C8 – 1CF	10
7	1E0 – 1E3	1E4 – 1E7	1E8 – 1EF	1F
8	200 – 203	204 – 207	208 – 20F	21
9	220 – 223	224 – 227	228 – 22F	23
10	240 – 243	244 – 247	248 – 24F	25
11	260 – 263	264 – 267	268 – 26F	27
12	280 – 283	284 – 287	288 – 28F	29
13	2A0 – 2A3	2A4 – 2A7	2A8 – 2AF	2E
14	2C0 - 2C3	2C4 – 2C7	2C8 – 2CF	20
15	2E0 – 2E3	2E4 – 2E7	2E8 – 2EF	2F

124 – 127

144 – 147

164 - 167

120 - 123

140 – 143

160 – 163

2

3



130 –

150 -

170 –

REJ09

128 - 12F

148 – 14F

168 – 16F

H'106 + N*32	EXTID_LAFM[15:0]											Word	LAFM				
H'108 + N*32	MSG_DATA_0 (first Rx/Tx Byte)								MSG_DATA_1							Byte/Word/LW	D-t-
H'10A + N*32	MSG_DATA_2							MSG_DATA_3							Byte/Word	Data	
H'10C + N*32	MSG_DATA_4							MSG_DATA_5							Byte/Word/LW		
H'10E + N*32	MSG_DATA_6							MSG_DATA_7								Byte/Word	
H'110 + N*32	0	0 0 NMC 0 0 MBC[2:0] 0 0 0 DLC[3:0]								Byte/Word	Control						
MB15-1 (MB fo	or trans	missior	n/recep	tion)	N	IBC[1] i	s fixed to "1"										
Address		Data Bus									Access Size	Field Nan					
	15	14	13	12	11	10	9 8	7	6	5	4	3	2	1	0		
H'100 + N*32	IDE	RTR	0	STDID[10:0] EXTID[17:16]								Word/LW	Control				
H'102 + N*32							EXTI	D[15:0]								Word	Control
H'104 + N*32	IDE_ LAFM	0	0	STDID_LAFM[10:0] EXTID_ LAFM[17:16]								Word/LW					
H 104 + N*32	LAFM	U							[ . 0.0]					LAFM	[17:16]	VVOIU/LVV	1 1 1 1
H'104 + N*32 H'106 + N*32	LAFM	0					EXTID_L							LAFM	[17:16]	Word	LAFM
	LAFM		/ISG_D	ATA_0	(first F	x/Tx B					MSG_[	DATA_1		LAFM	[17:16]		
H'106 + N*32	LAFM		/ISG_D		) (first F							DATA_1 DATA_3		LAFM	[17:16]	Word	LAFM Data
H'106 + N*32 H'108 + N*32	LAFM		/ISG_D	MSG_	•	_2					MSG_E		3	LAFM	[17:16]	Word Byte/Word/LW	
H'106 + N*32 H'108 + N*32 H'10A + N*32	LAFM		/ISG_D	MSG_	DATA_	_2					MSG_[	DATA_3	3	LAFM	[17:16]	Word  Byte/Word/LW  Byte/Word	

Figure 19.3 Mailbox-N Structure

- Notes: 1. All bits shadowed in grey are reserved and must be written LOW. The value r by a read may not always be '0' and should not be relied upon.
  - 2. ATX and DART are not supported by Mailbox-0, and the MBC setting of Malimited.
  - 3. ID Reorder (MCR15) can change the order of STDID, RTR, IDE and EXTID message control and LAFM.

corresponding RFPR set or IRR[2] (Remote Frame Request Interrupt), however, as RCA needs to transmit the current message as a Data Frame, the RTR bit remains unchanged.

**Important:** In order to support automatic answer to remote frame when MBC=001(bin) and ATX=1 the RTR flag must be programmed to zero to allow data frame to be transm

Note: when a Mailbox is configured to send a remote frame request the DLC used for transmission is the one stored into the Mailbox.

RTR	Description	
0	Data frame	
1	Remote frame	

**IDE** (Identifier Extension bit): Used to distinguish between the standard format and extended format of CAN data frames and remote frames.

IDE	Description
0	Standard format
1	Extended format
	_

**NMC** (New Message Control): When this bit is set to '0', the Mailbox of which the RXF RFPR bit is already set does not store the new message but maintains the old one and sets UMSR correspondent bit. When this bit is set to '1', the Mailbox of which the RXPR or R is already set overwrites with the new message and sets the UMSR correspondent bit.

**Important:** Please note that if a remote frame is overwritten with a data frame or vice ve be that both RXPR and RFPR flags (together with UMSR) are set for the same Mailbox. case the RTR bit within the Mailbox Control Field should be relied upon.

NMC	Description
0	Overrun mode (Initial value)
1	Overwrite mode

ATX (Automatic Transmission of Data Frame): When this bit is set to '1' and a Remot

is received into the Mailbox DLC is stored. Then, a Data Frame is transmitted from the sa Mailbox using the current contents of the message data and updated DLC by setting the corresponding TXPR automatically. The scheduling of transmission is still governed by I priority or Mailbox priority as configured with the Message Transmission Priority contro (MCR.2). In order to use this function, MBC[2:0] needs to be programmed to be '001' (B a transmission is performed by this function, the DLC (Data Length Code) to be used is t that has been received. Application needs to guarantee that the DLC of the remote frame

**Important:** When ATX is used and MBC=001 (Bin) the filter for the IDE bit cannot be a ID of remote frame has to be exactly the same as that of data frame as the reply message.



correspond to the DLC of the data frame requested.

DART (Disabl	le Automatic Re-Transmission): When this bit is set, it disables the auto
1	Automatic Transmission of Data Frame enabled
U	Automatic Transmission of Data Frame disabled (initial value)

transmission of a message in the event of an error on the CAN bus or an arbitration lost CAN bus. In effect, when this function is used, the corresponding TXCR bit is automati the start of transmission. When this bit is set to '0', RCAN-ET tries to transmit the message many times as required until it is successfully transmitted or it is cancelled by the TXCF

DART	Description
0	Re-transmission enabled (Initial value)
1	Re-Transmission disabled

MBC[2:0] (Mailbox Configuration): These bits configure the nature of each Mailbox When MBC=111 (Bin), the Mailbox is inactive, i.e., it does not receive or transmit a me regardless of TXPR or other settings. The MBC='110', '101' and '100' settings are prohib When the MBC is set to any other value, the LAFM field becomes available. Please dor TXPR when MBC is set as reception. There is no hardware protection, and TXPR remains MBC[1] of Mailbox-0 is fixed to "1" by hardware. This is to ensure that MB0 cannot be

configured to transmit Messages.

# LAFM can be use

1	0	0	Setting prohibited
1	0	1	Setting prohibited
1	1	0	Setting prohibited
1	1	1	Mailbox inactive (Initial value)
N .	1		MDO 00

Notes: \* In order to support automatic retransmission, RTR shall be "0" when MBC=00 ATX=1.

When ATX=1 is used the filter for IDE must not be used

**DLC[3:0]** (**Data Length Code**): These bits encode the number of data bytes from 0,1, 2, will be transmitted in a data frame. Please note that when a remote frame request is transmitted to be used must be the same as the DLC of the data frame that is requested.

DLC[3]	DLC[2]	DLC[1]	DLC[0]	Description
0	0	0	0	Data Length = 0 bytes (Initial value)
0	0	0	1	Data Length = 1 byte
0	0	1	0	Data Length = 2 bytes
0	0	1	1	Data Length = 3 bytes
0	1	0	0	Data Length = 4 bytes
0	1	0	1	Data Length = 5 bytes
0	1	1	0	Data Length = 6 bytes
0	1	1	1	Data Length = 7 bytes
1	Х	Х	х	Data Length = 8 bytes

Rev. 3.00 Jan. 18, 2010 Page 734 of 1154

REJ09B0402-0300



#### Figure 19.4 Acceptance Filter

If a bit is set in the LAFM, then the corresponding bit of a received CAN identifier is ig when the RCAN-ET searches a Mailbox with the matching CAN identifier. If the bit is then the corresponding bit of a received CAN identifier must match to the STDID/IDE/I in the mailbox to be stored. The structure of the LAFM is same as the message control i Mailbox. If this function is not required, it must be filled with '0'.

As soon as RCAN-ET finds one matching, it stops the search. The message will be stored depending on the NMC and RXPR/RFPR flags. This means that, even using LAFM, a remessage can only be stored into 1 Mailbox.

**Important:** RCAN-ET starts to find a matching identifier from Mailbox-15 down to Mailbox-16 down to Mailbox-16 down to Mailbox-16 down to Mailbox-16 down to Mailbox-17 down to Mailbox-17 down to Mailbox-18 down to Mailbox

**Important:** When a message is received and a matching Mailbox is found, the whole m stored into the Mailbox. This means that, if the LAFM is used, the STDID, RTR, IDE at may differ to the ones originally set as they are updated with the STDID, RTR, IDE and the received message.

**STD LAFM[10:0]** — Filter mask bits for the CAN base identifier [10:0] bits.

STD_LAFM[10:0]	Description
0	Corresponding STD_ID bit is cared
1	Corresponding STD_ID bit is "don't cared"
-	

# (3) Message Data Fields

Storage for the CAN message data that is transmitted or received. MSG\_DATA[0] correst the first data byte that is transmitted or received. The bit order on the CAN bus is bit 7 th bit 0.

Rev. 3.00 Jan. 18, 2010 Page 736 of 1154 REJ09B0402-0300



Interrupt Request Register	800	IRR	Word
Interrupt Mask Register	00A	IMR	Word
Error Counter Register	00C	TEC/REC	Word

# Figure 19.5 RCAN-ET Control Registers

# (1) Master Control Register (MCR)

The Master Control Register (MCR) is a 16-bit read/write register that controls RCAN-l

• MCR (Address = H'000)

Bit: 15

	MCR15	MCR14	-	-	-		TST[2:0]		MCR7	MCR6	MCR5	-	-	MCR2
Initial value	: 1	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W

10

11

**Bit 15** — **ID Reorder** (MCR15): This bit changes the order of STDID, RTR, IDE and both message control and LAFM.

Bit15 : MCR15	Description
0	RCAN-ET is the same as HCAN2
1	RCAN-ET is not the same as HCAN2 (Initial value)
,	

### Figure 19.6 ID Reorder

This bit can be modified only in reset mode.

Bit 14 — Auto Halt Bus Off (MCR14): If both this bit and MCR6 are set, MCR1 is automatically set as soon as RCAN-ET enters BusOff.

Bit14 : MCR14	Description
0	RCAN-ET remains in BusOff for normal recovery sequence (128 $\times$ Recessive Bits) (Initial value)
1	RCAN-ET moves directly into Halt Mode after it enters BusOff if Moset.

This bit can be modified only in reset mode.

**Bit 13** — **Reserved**. The written value should always be '0' and the returned value is '0'.

Bit 12 — Reserved. The written value should always be '0' and the returned value is '0'.

Bit 11 — Reserved. The written value should always be '0' and the returned value is '0'.

**Bits 10 to 8** — **Test Mode (TST[2:0]):** This bit enables/disables the test modes. Please in before activating the Test Mode it is requested to move RCAN-ET into Halt mode or Res This is to avoid that the transition to Test Mode could affect a transmission/reception in processing the second seco

For details, please refer to section 19.4.1, Test Mode Settings.

Please note that the test modes are allowed only for diagnosis and tests and not when RC used in normal operation.

Rev. 3.00 Jan. 18, 2010 Page 738 of 1154

RENESAS

REJ09B0402-0300

Bit 7 — Auto-wake Mode (MCR7): MCR7 enables or disables the Auto-wake mode. set, the RCAN-ET automatically cancels the sleep mode (MCR5) by detecting CAN bus (dominant bit). If MCR7 is cleared the RCAN-ET does not automatically cancel the sleet

RCAN-ET cannot store the message that wakes it up.

Note: MCR7 cannot be modified while in sleep mode.

Bit7 : MCR7	Description
0	Auto-wake by CAN bus activity disabled (Initial value)
1	Auto-wake by CAN bus activity enabled

Bit 6 — Halt during Bus Off (MCR6): MCR6 enables or disables entering Halt mode immediately when MCR1 is set during Bus Off. This bit can be modified only in Reset mode. Please note that when Halt is entered in Bus Off the CAN engine is also recovering immediately to Error Active mode.

Bit6 : MCR6	Description
0	If MCR[1] is set, RCAN-ET will not enter Halt mode during Bus Off up to end of recovery sequence (Initial value)
1	Enter Halt mode immediately during Bus Off if MCR[1] or MCR[14] asserted.

method is used, RCAN-ET will miss the first message to receive. CAN transceivers stand mode will also be unable to cope with the first message when exiting stand by mode, and needs to be designed in this manner.

In sleep mode only the following registers can be accessed: MCR, GSR, IRR and IMR.

**Important:** RCAN-ET is required to be in Halt mode before requesting to enter in Sleep That allows the CPU to clear all pending interrupts before entering sleep mode. Once all are cleared RCAN-ET must leave the Halt mode and enter Sleep mode simultaneously (b MCR[5]=1 and MCR[1]=0 at the same time).

Bit 5 : MCR5	Description
0	RCAN-ET sleep mode released (Initial value)
1	Transition to RCAN-ET sleep mode enabled

Bit 4 — Reserved. The written value should always be '0' and the returned value is '0'.

Bit 3 — Reserved. The written value should always be '0' and the returned value is '0'.

Bit 2 — Message Transmission Priority (MCR2): MCR2 selects the order of transmiss pending transmit data. If this bit is set, pending transmit data are sent in order of the bit p the Transmission Pending Register (TXPR). The order of transmission starts from Mailbo the highest priority, and then down to Mailbox-1 (if those mailboxes are configured for

transmission).

Bit 1 — Halt Request (MCR1): Setting the MCR1 bit causes the CAN controller to co current operation and then enter Halt mode (where it is cut off from the CAN bus). The

remains in Halt Mode until the MCR1 is cleared. During the Halt mode, the CAN Interf not join the CAN bus activity and does not store messages or transmit messages. All the registers (including Mailbox contents and TEC/REC) remain unchanged with the excep IRR0 and GSR4 which are used to notify the halt status itself. If the CAN bus is in idle intermission state regardless of MCR6, RCAN-ET will enter Halt Mode within one Bit MCR6 is set, a halt request during Bus Off will be also processed within one Bit Time. The full Bus Off recovery sequence will be performed beforehand. Entering the Halt Monotified by IRR0 and GSR4.

If both MCR14 and MCR6 are set, MCR1 is automatically set as soon as RCAN-ET ent BusOff.

In the Halt mode, the RCAN-ET configuration can be modified with the exception of th Timing setting, as it does not join the bus activity. MCR[1] has to be cleared by writing order to re-join the CAN bus. After this bit has been cleared, RCAN-ET waits until it de recessive bits, and then joins the CAN bus.

Note: After issuing a Halt request the CPU is not allowed to set TXPR or TXCR or cle until the transition to Halt mode is completed (notified by IRR0 and GSR4). After is set this can be cleared only after entering Halt mode or through a reset operated HW).

Note: Transition into or recovery from HALT mode, is only possible if the BCR1 and registers are configured to a proper Baud Rate.



recessive bits, and then joins the CAN bus. The Baud Rate needs to be set up to a proper order to sample the value on the CAN Bus.

After Power On Reset, this bit and GSR3 are always set. This means that a reset request I made and RCAN-ET needs to be configured.

The Reset Request is equivalent to a Power On Reset but controlled by Software.

0 Clear Reset Request	
1 CAN Interface reset mode transition request (Initia	al value)

Rev. 3.00 Jan. 18, 2010 Page 742 of 1154

**Bit 5** — **Error Passive Status Bit (GSR5):** Indicates whether the CAN Interface is in Fassive or not. This bit will be set high as soon as the RCAN-ET enters the Error Passive is cleared when the module enters again the Error Active state (this means the GSR5 will during Error Passive and during Bus Off). Consequently to find out the correct state both

and GSR0 must be considered.

Bit 4: GSR4

Bit 5 : GSR5	Description
0	RCAN-ET is not in Error Passive or in Bus Off status (Initial value)
	[Reset condition] RCAN-ET is in Error Active state
1	RCAN-ET is in Error Passive (if GSR0=0) or Bus Off (if GSR0=1)
	[Setting condition] When TEC $\geq$ 128 or REC $\geq$ 128 or if Error Passi Mode is selected

**Bit 4 — Halt/Sleep Status Bit (GSR4):** Indicates whether the CAN engine is in the hal state or not. Please note that the clearing time of this flag is not the same as the setting to IRR12.

Please note that this flag reflects the status of the CAN engine and not of the full RCAN RCAN-ET exits sleep mode and can be accessed once MCR5 is cleared. The CAN engis sleep mode only after two additional transmission clocks on the CAN Bus.

	•
0	RCAN-ET is not in the Halt state or Sleep state (Initial value)
1	Halt mode (if MCR1=1) or Sleep mode (if MCR5=1)
	[Setting condition] If MCR1 is set and the CAN bus is either in inter
	idle or MCR5 is set and RCAN-ET is in the halt mode or RCAN-ET

Description

to Bus Off when MCR14 and MCR6 are both set

is set at the 7" bit of End Of Frame. GSR2 is set at the 3" bit of intermission if there are n messages ready to be transmitted. It is also set by arbitration lost, bus idle, reception, rese transition.

Description

Description

0	RCAN-ET is in Bus Off or a transmission is in progress
1	[Setting condition] Not in Bus Off and no transmission in progress (value)

# Bit 1 — Transmit/Receive Warning Flag (GSR1): Flag that indicates an error warning

	•
0	[Reset condition] When (TEC < 96 and REC < 96) or Bus Off (Initia
1	[Setting condition] When $96 \le TEC < 256$ or $96 \le REC < 256$
Note:	REC is incremented during Bus Off to count the recurrences of 11 recessive bits

N requested by the Bus Off recovery sequence. However the flag GSR1 is not set in

# Bit 0 — Bus Off Flag (GSR0): Flag that indicates that RCAN-ET is in the bus off state.

Bit 2: GSR2

Bit 1: GSR1

3it 0 : GSR0	Description
)	[Reset condition] Recovery from bus off state or after a HW or SW (Initial value)
1	[Catting and dition] \Mban TEC > 050 (but off state)

	Only the level O hite of TEC are especiable from the year interfere.
1	[Setting condition] When TEC $\geq$ 256 (bus off state)

Note: Only the lower 8 bits of TEC are accessible from the user interface. The 9<sup>th</sup> bit is en to GSR0.



used peripheral bus frequency.

14

13

12

#### BCR1 (Address = H'004)

Rit· 15

D.1	. 10		10			10								
TSG1[3:0]			-	٦	TSG2[2:0	]	-	-	SJW	[1:0]	-	-		
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R/W	R/W	R	R

Please refer to the table on section 0 for TSG1 and TSG2 setting.

**Bits 15 to 12** — **Time Segment 1 (TSG1[3:0] = BCR1[15:12]):** These bits are used to segment TSEG1 (= PRSEG + PHSEG1) to compensate for edges on the CAN Bus with phase error. A value from 4 to 16 time quanta can be set.

Bit 15: Bit 14: Bit 13: Bit 12: TSG1[3] TSG1[2] TSG1[1] TSG1[0] Description

		.ca.i	1] 1001[0]	Description
0	0	0	0	Setting prohibited (Initial value)
0	0	0	1	Setting prohibited
0	0	1	0	Setting prohibited
0	0	1	1	PRSEG + PHSEG1 = 4 time quanta
0	1	0	0	PRSEG + PHSEG1 = 5 time quanta
:	:	:	:	:
:	:	:	:	:
1	1	1	1	PRSEG + PHSEG1 = 16 time quanta

**Bit 11: Reserved**. The written value should always be '0' and the returned value is '0'.



1	1	0	PHSEG2 = 7 time quanta
1	1	1	PHSEG2 = 8 time quanta
Rite '	7 and 6: R	eserved '	The written value should always be '0' and the returned value is
Dits	and o. K	esei veu.	The written value should always be of and the returned value is

PHSEG2 = 5 time quanta

PHSEG2 = 6 time quanta

synchronisa	ation jump wid	th.
Bit 5: SJW[1]	Bit 4: SJW[0]	Description
0	0	Synchronisation Jump width = 1 time quantum (Initial value
0	1	Synchronisation Jump width = 2 time quanta

1

Synchronisation Jump width = 4 time quanta

Rev. 3.00 Jan. 18, 2010 Page 746 of 1154

1

0

Bits 3 to 1: Reserved. The written value should always be '0' and the returned value is '0

Bit 0: BSP

REJ09B0402-0300

0

Description

PHSEG1)

Bit sampling at three points (rising edge of the last three clock cycle

RENESAS


Synchronisation Jump width = 3 time quanta

Bit 0 — Bit Sample Point (BSP = BCR1[0]): Sets the point at which data is sampled.

Bit sampling at one point (end of time segment 1) (Initial value)

RP[7]	BRP[6]	BRP[5]	BRP[4]	BRP[3]	BRP[2]	BRP[1]	BRP[0]	Description
	0	0	0	0	0	0	0	2 X peripheral but (Initial value)
	0	0	0	0	0	0	1	4 X peripheral b
	0	0	0	0	0	1	0	6 X peripheral b
	:	:	:	:	:	:	:	2*(register value peripheral bus c
	1	1	1	1	1	1	1	512 X peripheral

Requirements of Bit Configuration Register



SYNC\_SEG: Segment for establishing synchronisation of nodes on the CAN bus. (I

edge transitions occur in this segment.)

PRSEG: Segment for compensating for physical delay between networks.

PHSEG1: Buffer segment for correcting phase drift (positive). (This segment is ext when synchronisation (resynchronisation) is established.)

when symmetrical (resymmetrical) is estimated.

PHSEG2: Buffer segment for correcting phase drift (negative). (This segment is shown when synchronisation (resynchronisation) is established)

TSEG1: TSG1 + 1



Rev. 3.00 Jan. 18, 2010 Page

BCR Setting Constraints

T<sub>CLK</sub> = 1 Cripricial Clock

$$TSEG1min > TSEG2 \ge SJWmax$$
 (SJW = 1 to 4)

 $8 \leq TSEG1 + TSEG2 + 1 \leq 25$  time quanta (TSEG1 + TSEG2 + 1 = 7 is not allow

 $TSEG2 \geq 2$ 

These constraints allow the setting range shown in the table below for TSEG1 and TSEG Bit Configuration Register. The number in the table shows possible setting of SJW. "No" that there is no allowed combination of TSEG1 and TSEG2.

Rev. 3.00 Jan. 18, 2010 Page 748 of 1154 REJ09B0402-0300

RENESAS

1010	11	1-2	1-3	1-4	1-4	1-4	1-4	1-4
1011	12	1-2	1-3	1-4	1-4	1-4	1-4	1-4
1100	13	1-2	1-3	1-4	1-4	1-4	1-4	1-4
1101	14	1-2	1-3	1-4	1-4	1-4	1-4	1-4
1110	15	1-2	1-3	1-4	1-4	1-4	1-4	1-4
1111	16	1-2	1-3	1-4	1-4	1-4	1-4	1-4
1111	16	1-2	1-3	1-4	1-4	1-4	1-4	1-4
Exampl	e 1: To h	ave a Bit r	ate of 500	) Kbps wit	h a freque	ency of fcl	k = 40 MI	Hz it is

1-4

1-4

1-4

1-4

1-4

BRP = 43, TSEG1 = 6, TSEG2 = 3.

Then the configuration to write is BCR1 = 5200 and BCR0 = 0003.

Then the configuration to write is BCR1 = 5200 and BCR0 = 0003.

Example 2: To have a Bit rate of 250 Kps with a frequency of 35 MHz it is possible to s BPR = 4, TSEG1 = 8, TSEG2 = 5.

1-3

1001

10

1-2

Then the configuration to write is BCR1 = 7400 and BCR0 = 0004.

#### Bit 13 — Message Error Interrupt (IRR13): this interrupt indicates that:

- A message error has occurred when in test mode.
- Note: If a Message Overload condition occurs when in Test Mode, then this bit will n When not in test mode this interrupt is inactive.

Bit 13: IRR13	Description
0	message error has not occurred in test mode (Initial value)
	[Clearing condition] Writing 1
1	[Setting condition] message error has occurred in test mode

present. While the RCAN-ET is in sleep mode and a dominant bit is detected on the CAN bit is set. This interrupt is cleared by writing a '1' to this bit position. Writing a '0' has no auto wakeup is not used and this interrupt is not requested it needs to be disabled by the rinterrupt mask register. If auto wake up is not used and this interrupt is requested it shoul cleared only after recovering from sleep mode. This is to avoid that a new falling edge of reception line causes the interrupt to get set again.

Bit 12 — Bus activity while in sleep mode (IRR12): IRR12 indicates that a CAN bus a

Please note that the setting time of this interrupt is different from the clearing time of GS

Bit 12: IRR12	Description
0	bus idle state (Initial value)
	[Clearing condition] Writing 1
1	[Setting condition] dominant bit level detection on the Rx line while mode



1	A receive message has been discarded due to overrun condition of message has been overwritten
	[Setting condition] Message is received while the corresponding R and/or RFPR =1 and MBIMR =0
Bit 8 — Ma	illbox Empty Interrupt Flag (IRR8): This bit is set when one of the messa
	<b>filbox Empty Interrupt Flag (IRR8):</b> This bit is set when one of the messan has been successfully sent (corresponding TXACK flag is set) or has been
transmissior	
transmissior successfully	has been successfully sent (corresponding TXACK flag is set) or has been

No pending notification of message overrun/overwrite

[Clearing condition] Clearing of all bit in UMSR/setting MBIMR for a

Messages set for transmission or transmission cancellation reques

[Clearing Condition] All the TXACK and ABACK bits are cleared/se

Description

set (initial value)

Description

DIL 9. INN9

Bit 8: IRR8

0

0

this mailbox is now ready to accept a new message data for the next transmission. In eff bit is set by an OR'ed signal of the TXACK and ABACK bits not masked by the corresp MBIMR flag. Therefore, this bit is automatically cleared when all the TXACK and ABA are cleared. It is also cleared by writing a '1' to all the correspondent bit position in MBI Writing to this bit position has no effect.

MBIMR for all TXACK and ABACK set

1	Message has been transmitted or aborted, and new message can
	[Setting condition]
	When one of the TXPR bits is cleared by completion of transmission completion of transmission abort, i.e., when a TXACK or ABACK bit MBIMR=0).

progressed. (Initial value)



Rev. 3.00 Jan. 18, 2010 Page

Bit 6 — Bus Off Interrupt Flag (IRR6): This bit is set when RCAN-E1 enters the Busor when RCAN-ET leaves Bus-off and returns to Error-Active. The cause therefore is the condition TEC  $\geq$  256 at the node or the end of the Bus-off recovery sequence (128X11 consecutive recessive bits) or the transition from Bus Off to Halt (automatic or manual). remains set even if the RCAN-ET node leaves the bus-off condition, and needs to be exp

	[Olassian and distant Maistan & (Initial color)
Bit 6: IRR6	Description
bus-off. Writing a '0	'has no effect.
off or error active sta	atus. It is cleared by writing a '1' to this bit position even if the node
cleared by S/W. The	S/W is expected to read the GSR0 to judge whether RCAN-ET is in

	•
0	[Clearing condition] Writing 1 (Initial value)
1	Enter Bus off state caused by transmit error or Error Active state rete from Bus-off
	[Setting condition] When TEC becomes $\geq$ 256 or End of Bus-off afte consecutive recessive bits or transition from Bus Off to Halt

Bit 5 — Error Passive Interrupt Flag (IRR5): Interrupt flag indicating the error passiv caused by the transmit or receive error counter or by Error Passive forced by test mode. T reset by writing a '1' to this bit position, writing a '0' has no effect. If this bit is cleared the may still be error passive. Please note that the SW needs to check GSR0 and GSR5 to jud whether RCAN-ET is in Error Passive or Bus Off status.

Bit 5: IRR5	Description
0	[Clearing condition] Writing 1 (Initial value)
1	Error passive state caused by transmit/receive error [Setting condition] When TEC ≥ 128 or REC ≥ 128 or Error Passive mode is used

Rev. 3.00 Jan. 18, 2010 Page 752 of 1154

transmit error counter (TEC) reaches a value greater than 95. The interrupt is reset by	1
to this bit position, writing '0' has no effect.	

Bit 3: IRR3	Description
0	[Clearing condition] Writing 1 (Initial value)
1	Error warning state caused by transmit error
	[Setting condition] When TEC $\geq 96$

Bit 2 — Remote Frame Request Interrupt Flag (IRR2): flag indicating that a remote been received in a mailbox. This bit is set if at least one receive mailbox, with related M set, contains a remote frame transmission request. This bit is automatically cleared when the Remote Frame Receive Pending Register (RFPR), are cleared. It is also cleared by v

	·
Bit 2: IRR2	Description
0	[Clearing condition] Clearing of all bits in RFPR (Initial value)
1	at least one remote request is pending
	[Setting condition] When remote frame is received and the corre-

to all the correspondent bit position in MBIMR. Writing to this bit has no effect.

MBIMR = 0

Bit 1 — Data Frame Received Interrupt Flag (IRR1): IRR1 indicates that there are p Data Frames received. If this bit is set at least one receive mailbox contains a pending m This bit is cleared when all bits in the Data Frame Receive Pending Register (RXPR) are i.e. there is no pending message in any receiving mailbox. It is in effect a logical OR of

flags from each configured receive mailbox with related MBIMR not set. It is also clear writing a '1' to all the correspondent bit position in MBIMR. Writing to this bit has no e

3. Sleep mode has been entered after a sleep request (MCR5) has been made while in Ha

The GSR may be read after this bit is set to determine which state RCAN-ET is in.

**Important:** When a Sleep mode request needs to be made, the Halt mode must be used beforehand. Please refer to the MCR5 description and figure 19.9.

IRR0 is set by the transition from "0" to "1" of GSR3 or GSR4 or by transition from Halt Sleep mode. So, IRR0 is not set if RCAN-ET enters Halt mode again right after exiting for mode, without GSR4 being cleared. Similarly, IRR0 is not set by direct transition from S mode to Halt Request. At the transition from Halt/Sleep mode to Transition/Reception, of

In the case of Reset mode, IRR0 is set, however, the interrupt to the CPU is not asserted a IMR0 is automatically set by initialization.

GSR4 needs (one-bit time - TSEG2) to (one-bit time \* 2 - TSEG2).

Description

0	[Clearing condition] Writing 1
1	Transition to S/W reset mode or transition to halt mode or transition mode (Initial value)
	[Setting condition] When reset/halt/sleep transition is completed after (MCR0 or HW) or Halt mode (MCR1) or Sleep mode (MCR5) is requ

Bit 0: IRR0

**Bits 15 to 0:** Maskable interrupt sources corresponding to IRR[15:0] respectively. When set, the interrupt signal is not generated, although setting the corresponding IRR bit is st performed.

Bit[15:0]: IMRn	Description
0	Corresponding IRR is not masked (IRQ is generated for interrupt c
1	Corresponding interrupt of IRR is masked (Initial value)

The Transmit Error Counter (TEC) and Receive Error Counter (REC) is a 16-bit read/(v register that functions as a counter indicating the number of transmit/receive message er

#### (6) Transmit Error Counter (TEC) and Receive Error Counter (REC)

CAN Interface. The count value is stipulated in the CAN protocol specification Refs. [1 and [4]. When not in (Write Error Counter) test mode this register is read only, and can modified by the CAN Interface. This register can be cleared by a Reset request (MCR0) entering to bus off.

In Write Error Counter test mode (i.e. TST[2:0] = 3'b100), it is possible to write to this in The same value can only be written to TEC/REC, and the value written into TEC is set and REC. When writing to this register, RCAN-ET needs to be put into Halt Mode. This

only intended for test purposes.

The following sections describe KCAN-ET Mandox registers that control / mag individua Mailboxes. The address is mapped as follows.

Important: LongWord access is carried out as two consecutive Word accesses.

Rev. 3.00 Jan. 18, 2010 Page 756 of 1154 RENESAS REJ09B0402-0300



H'034		
H'036		
H'038		
H'03A	ABACK0	Word
H'03C		
H'03E		
H'040		
H'042	RXPR0	Word
H'044		
H'046		
H'048		
H'04A	RFPR0	Word
H'04C		
H'04E		
H'050		
H'052	MBIMR0	Word
H'054		
H'056		
H'058		
H'05A	UMSR0	Word
H'05C		
	H'036 H'038 H'03A H'03C H'03E H'040 H'042 H'044 H'046 H'048 H'04A H'04C H'04E H'050 H'052 H'054 H'056 H'058 H'058	H'036 H'038 H'03A ABACK0 H'03C H'03E H'040 H'042 RXPR0 H'044 H'046 H'048 H'04A RFPR0 H'04C H'04E H'050 H'052 MBIMR0 H'054 H'056 H'058 H'058 H'05A UMSR0

H'05E

H'032

TXACK0

Word

Transmit Acknowledge 0




Figure 19.7 RCAN-ET Mailbox Registers



Data is stored into Temp instead of TXPR1.

Lower word data are stored into TXPR0. TXPR1 is always H'0000.

#### <Longword Read Operation>



The TXPR1 register cannot be modified and it is always fixed to '0'. The TXPR0 controls Mailbox-15 to Mailbox-1. The CPU may set the TXPR bits to affect any message being considered for transmission by writing a '1' to the corresponding bit location. Writing a '0' effect, and TXPR cannot be cleared by writing a '0' and must be cleared by setting the corresponding TXCR bits. TXPR may be read by the CPU to determine which, if any, transmissions are pending or in progress. In effect there is a transmit pending bit for all Mexcept for the Mailbox-0. Writing a '1' to a bit location when the mailbox is not configure transmit is not allowed.

Rev. 3.00 Jan. 18, 2010 Page 758 of 1154


REJ09B0402-0300



even under circumstances such as bus arbitration losses or errors on the CAN bus. Pleas section 19.4, Application Note.

When the RCAN-ET changes the state of any TXPR bit position to a '0', an empty slot i (IRR8) may be generated. This indicates that either a successful or an aborted mailbox transmission has just been made. If a message transmission is successful it is signalled i TXACK register, and if a message transmission abortion is successful it is signalled in t ABACK register. By checking these registers, the contents of the Message of the corres Mailbox may be modified to prepare for the next transmission.

# TXPR1



Any write operation is ignored.

Read value is always H'0000. Long word access is mandatory when reading or writing TXPR1/TXPR0. Writing any value to TXPR1 is allowed, however, write operation to T

# TXPR0

no effect.

Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	
						TX	XPR0[15	:1]					
Initial value: 0	0	0	0	0	0	0	0	0	0	0	0	0	

it is possible only to write a '1' for a Mailbox configured as transmitter.



Rev. 3.00 Jan. 18, 2010 Page

R/W\*

position has no effect. The returned value is '0'.

# (2) Transmit Cancel Register (TXCR0)

TXCR0 is a 16-bit read / conditionally-write registers. The TXCR0 controls Mailbox-15 Mailbox-1. This register is used by the CPU to request the pending transmission requests TXPR to be cancelled. To clear the corresponding bit in the TXPR the CPU must write a

TXPR to be cancelled. To clear the corresponding bit in the TXPR the CI bit position in the TXCR. Writing a '0' has no effect.

When an abort has succeeded the CAN controller clears the corresponding TXPR + TXC and sets the corresponding ABACK bit. However, once a Mailbox has started a transmiss cannot be cancelled by this bit. In such a case, if the transmission finishes in success, the controller clears the corresponding TXPR + TXCR bit, and sets the corresponding TXAC however, if the transmission fails due to a bus arbitration loss or an error on the bus, the controller clears the corresponding TXPR + TXCR bit, and sets the corresponding ABAC an attempt is made by the CPU to clear a mailbox transmission that is not transmit-pending offect. In this case the CPU will be not able at all to set the TXCR flag.

## TXCR0

Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2
						T	KCR0[15	:1]					
Initial value: 0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W: R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*

Note: \* Only writing a '1' to a Mailbox that is requested for transmission and is configuration.

Rev. 3.00 Jan. 18, 2010 Page 760 of 1154

RENESAS

no effect and always read back as a '0'.

#### (3) Transmit Acknowledge Register (TXACK0)

The TXACK0 is a 16-bit read / conditionally-write registers. This register is used to signer CPU that a mailbox transmission has been successfully made. When a transmission has the RCAN-ET sets the corresponding bit in the TXACK register. The CPU may clear a bit by writing a '1' to the corresponding bit location. Writing a '0' has no effect.

#### TXACK0

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
							TX	ACK0[15	5:1]					
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:F	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*							

Note: \* Only when writing a '1' to clear.

**Bits 15 to 1**: Notifies that the requested transmission of the corresponding Mailbox has finished successfully. The bit 15 to 1 corresponds to Mailbox-15 to 1 respectively.

# Bit[15:1]:TXACK0 Description

0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox has successfully transmitted message (Dar Remote Frame)
	[Setting Condition] Completion of message transmission for corres mailbox

**Bit 0**: This bit is always '0' as this is a receive-only mailbox. Writing a '1' to this bit posino effect and always read back as a '0'.



Rev. 3.00 Jan. 18, 2010 Page

- 1	nitial v	/alue:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
		R/W:F	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R
1	Note	: *	On	ly wh	en wi	iting	a '1' to	clea	r.								

Bits 15 to 1: Notifies that the requested transmission cancellation of the corresponding M

ABACK0[15:1]

# has been performed successfully. The bit 15 to 1 corresponds to Mailbox-15 to 1 respecti

Bit[15:1]:ABACK0	Description
0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox has cancelled transmission of message (Da Remote Frame)
	[Setting Condition] Completion of transmission cancellation for corremailbox


Bit 0: This bit is always '0' as this is a receive-only mailbox. Writing a '1' to this bit position

no effect and always read back as a '0'.

# Data Frame Receive Pending Register (RXPR0)

The RXPR0 is a 16-bit read / conditionally-write registers. The RXPR is a register that co the received Data Frames pending flags associated with the configured Receive Mailbox a CAN Data Frame is successfully stored in a receive mailbox the corresponding bit is se RXPR. The bit may be cleared by writing a '1' to the corresponding bit position. Writing no effect. However, the bit may only be set if the mailbox is configured by its MBC (Mai Configuration) to receive Data Frames. When a RXPR bit is set, it also sets IRR1 (Data F

Received Interrupt Flag) if its MBIMR (Mailbox Interrupt Mask Register) is not set, and interrupt signal is generated if IMR1 is not set. Please note that these bits are only set by Data Frames and not by receiving Remote frames.



0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox received a CAN Data Frame
	[Setting Condition] Completion of Data Frame receive on correspormailbox

# (6) Remote Frame Receive Pending Register (RFPR0)

received Remote Frame pending flags associated with the configured Receive Mailboxed CAN Remote Frame is successfully stored in a receive mailbox the corresponding bit is RFPR. The bit may be cleared by writing a '1' to the corresponding bit position. Writing no effect. In effect there is a bit position for all mailboxes. However, the bit may only be mailbox is configured by its MBC (Mailbox Configuration) to receive Remote Frames. RFPR bit is set, it also sets IRR2 (Remote Frame Request Interrupt Flag) if its MBIMR Interrupt Mask Register) is not set, and the interrupt signal is generated if IMR2 is not so note that these bits are only set by receiving Remote Frames and not by receiving Data for the corresponding bit is set.

The RFPR0 is a 16-bit read / conditionally-write registers. The RFPR is a register that c

#### RFPR0

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
								RFPR	0[15:0]					
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:R	/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*							


Note: \* Only when writing a '1' to clear.

setting of IRR related to the Mailbox activities, that are IRR[1] - Data Frame Received In IRR[2] – Remote Frame Request Interrupt, IRR[8] – Mailbox Empty Interrupt, and IRR[ Message OverRun/OverWrite Interrupt. If a mailbox is configured as receive, a mask at t

corresponding bit position prevents the generation of a receive interrupt (IRR[1] and IRR IRR[9]) but does not prevent the setting of the corresponding bit in the RXPR or RFPR o Similarly when a mailbox has been configured for transmission, a mask prevents the general an Interrupt signal and setting of an Mailbox Empty Interrupt due to successful transmiss abortion of transmission (IRR[8]), however, it does not prevent the RCAN-ET from clear corresponding TXPR/TXCR bit + setting the TXACK bit for successful transmission, and not prevent the RCAN-ET from clearing the corresponding TXPR/TXCR bit + setting the

A mask is set by writing a '1' to the corresponding bit position for the mailbox activity to masked. At reset all mailbox interrupts are masked.

#### MBIMR0



Bits 15 to 0: Enable or disable interrupt requests from individual Mailbox-15 to Mailbox

respectively.

ABACK bit for abortion of the transmission.

# Bit[15:0]: MBIMR0 Description

0	Interrupt Request from IRR1/IRR2/IRR8/IRR9 enabled
1	Interrupt Request from IRR1/IRR2/IRR8/IRR9 disabled (initial value)

Rev. 3.00 Jan. 18, 2010 Page 764 of 1154



UMSR0[15:0]

Initial value: 0 0 0 0 0 0 0 0 0 0

has occurred for Mailboxes 15 to 0.

Bit[15:0]: UMSR0	Description
0	[Clearing Condition] Writing '1' (initial value)
1	Unread received message is overwritten by a new message or ove condition
	[Setting Condition] When a new message is received before RXPR is cleared

0	0	0	Normal Mode (initial value)
0	0	1	Listen-Only Mode (Receive-Only Mod
0	1	0	Self Test Mode 1 (External)
0	1	1	Self Test Mode 2 (Internal)
1	0	0	Write Error Counter
1	0	1	Error Passive Mode
1	1	0	setting prohibited
1	1	1	setting prohibited
Normal Mode:			RCAN-ET operates in the normal mode.

**Description** 

Listen-Only Mode (Receive-Only Mode)

ISO-11898 requires this mode for baud rate detection. The Error

Counters are cleared and disabled so that the TEC/REC does no the values, and the Tx Output is disabled so that RCAN-ET does generate error frames or acknowledgment bits. IRR13 is set whe

RCAN-ET generates its own Acknowledge bit, and can store its messages into a reception mailbox (if required). The Rx/Tx pins

internal Tx is looped back to the internal Rx. Tx pin outputs only

Self Test Mode 1:

Listen-Only Mode:

BITTU:

TST2

BIT9:

TST1

BITS:

TST0

Self Test Mode 2: RCAN-ET generates its own Acknowledge bit, and can store its messages into a reception mailbox (if required). The Rx/Tx pins need to be connected to the CAN bus or any external devices, as

message error occurs.

connected to the CAN bus.

Rev. 3.00 Jan. 18, 2010 Page 766 of 1154 RENESAS

recessive bits and Rx pin is disabled.

However, once running in Error Passive Mode, the REC will in normally should errors be received. In this Mode, RCAN-ET w BusOff if TEC reaches 256 (Dec). However when this mode is RCAN-ET will not be able to become Error Active. Consequer end of the Bus Off recovery sequence, RCAN-ET will move to Passive and not to Error Active

Note: the REC will not be modified by implementing this Mod


When message error occurs, IRR13 is set in all test modes.

## 19.4.2 Configuration of RCAN-ET

RCAN-ET is considered in configuration mode or after a H/W (Power On Reset)/ S/W (reset or when in Halt mode. In both conditions RCAN-ET cannot join the CAN Bus action configuration changes have no impact on the traffic on the CAN Bus.

• After a Reset request

The following sequence must be implemented to configure the RCAN-ET after (S/W reset. After reset, all the registers are initialized, therefore, RCAN-ET needs to be cobefore joining the CAN bus activity. Please read the notes carefully.



- 2. Mailboxes are comprised of RAMs, therefore, please initialise all the mailboxes enabled by MBC.
- 3. It takes about one bit time quantum for the value to reach 0.
- 4. If there is no TXPR set, RCAN-ET will receive the next incoming message. If there is a TXPR(s) set, RCAN-ET will start transmission of the message and will be arbitrated by the If it loses the arbitration, it will become a receiver.

Figure 19.8 Reset Sequence

When RCAN-E1 is in sleep mode the clock for the main blocks of the IP is stopped reduce power consumption. Only the following user registers are clocked and can be MCR, GSR, IRR and IMR. Interrupt related to transmission (TXACK and ABACK) reception (RXPR and RFPR) cannot be cleared when in sleep mode (as TXACK, AI RXPR and RFPR are not accessible) and must to be cleared beforehand.

The following diagram shows the flow to follow to move RCAN-ET into sleep mod

Rev. 3.00 Jan. 18, 2010 Page

Rev. 3.00 Jan. 18, 2010 Page 770 of 1154






Figure 19.9 Halt Mode / Sleep Mode

- Notes: 1. MCR5 can be cleared by automatically by detecting a dominant bit on the CA MCR7 is set or by writing "0"
  - 2. MCR1 is cleared in SW. Clearing MCR1 and setting MCR5 have to be carried the same instruction.
  - 3. MCR1 must not be cleared in SW, before GSR4 is set. MCR1 can be set auto in HW when RCAN-ET moves to Bus Off and MCR14 and MCR6 are both
  - 4. When MCR5 is cleared and MCR1 is set at the same time, RCAN-ET moves Request. Right after that, it moves to Halt Mode with no reception/transmiss

The following table shows conditions to access registers.



Rev. 3.00 Jan. 18, 2010 Page

2. When TXPR is not set.

Rev. 3.00 Jan. 18, 2010 Page 772 of 1154






Figure 19.10 Transmission Request

Rev. 3.00 Jan. 18, 2010 Page




Figure 19.11 Internal Arbitration for Transmission

The RCAN-ET has two state machines. One is for transmission, and the other is for recep


- 1-1: When a TXPR bit(s) is set while the CAN bus is idle, the internal arbitration starts reimmediately and the transmission is started.
- 1-2: Operations for both transmission and reception starts at SOF. Since there is no recept frame, RCAN-ET becomes transmitter.
- 2-1: At crc delimiter, internal arbitration to search next message transmitted starts.
- 2-2: Operations for both transmission and reception starts at SOF. Because of a reception with higher priority, RCAN-ET becomes receiver. Therefore, Reception is carried o of transmitting Frame-3.
- 3-1: At crc delimiter, internal arbitration to search next message transmitted starts.
- 3-2: Operations for both transmission and reception starts at SOF. Since a transmission fi higher priority than reception one, RCAN-ET becomes transmitter.

Internal arbitration for the next transmission is also performed at the beginning of each en delimiter in case of an error is detected on the CAN Bus. It is also performed at the begin error delimiters following overload frame.

Rev. 3.00 Jan. 18, 2010 Page 774 of 1154



Rev. 3.00 Jan. 18, 2010 Page



message has not been updated

2. In case overwrite configuration (NMC = 1) is used for the Mailbox N the message must be discarded when UMSR[N] = 1, UMS and the full Interrupt Service Routine started again. In case of overrun configuration (NMC = 0) is used clear again RXPR[N]/F UMSR[N] when UMSR[N] = 1 and consider the message obsolate.

Figure 19.12 Message Receive Sequence

Rev. 3.00 Jan. 18, 2010 Page 776 of 1154 REJ09B0402-0300



CAN-ID is overwritten by a different CAN-ID of the received message due to the LAFM This also implies that, if the identifier of a received message matches to ID + LAFM of Mailboxes, the higher numbered Mailbox will always store the relevant messages and the

LAFMs need to be carefully selected.

numbered Mailbox will never receive messages. Therefore, the settings of the identifier

With regards to the reception of data and remote frames described in the above flow dia clearing of the UMSR flag after the reading of IRR is to detect situations where a messa overwritten by a new incoming message stored in the same mailbox while the interrupt routine is running. If during the final check of UMSR a overwrite condition is detected message needs to be discarded and read again.

In case UMSR is set and the Mailbox is configured for overrun (NMC = 0) the message valid, however it is obsolete as it is not reflecting the latest message monitored on the C Please access the full Mailbox content before clearing the related RXPR/RFPR flag.

remote frame request interrupt (IRR2) and data frame received interrupt (IRR1) and also Receive Flags (RXPR and RFPR) are set. In an analogous way, the overwriting of a data a remote frame, leads to setting both IRR2 and IRR1.

In the Overrun Mode (NMC = '0'), only the first Mailbox will cause the flags to be assert

Please note that in the case a received remote frame is overwritten by a data frame, both

a Data Frame is initially received, then RXPR and IRR1 are both asserted. If a Remote I then received before the Data Frame has been read, then RFPR and IRR2 are NOT set. I UMSR of the corresponding Mailbox will still be set.

Halt or reset state. Please note that it might take longer for RCAN-ET to transit to if it is receiving or transmitting a message (as the transition to the halt state is dela the end of the reception/transmission), and also RCAN-ET will not be able to receive/transmit messages during the Halt state. In case RCAN-ET is in the Bus Off state the transition to halt state depends on the

Comminitude the corresponding TATK is not set. The comingulation can be change

configuration of the bit 6 of MCR and also bit and 14 of MCR. Change configuration (ID, RTR, IDE, LAFM, Data, DLC, NMC, ATX, DART, MBC

receiver box or Change receiver box to transmitter box

The configuration can be changed only in Halt Mode.

RCAN-ET will not lose a message if the message is currently on the CAN bus and RC

is a receiver. RCAN-ET will be moving into Halt Mode after completing the current in Please note that it might take longer if RCAN-ET is receiving or transmitting a messa transition to the halt state is delayed until the end of the reception/transmission), and

RCAN-ET will not be able to receive/transmit messages during the Halt Mode. In case RCAN-ET is in the Bus Off state the transition to halt mode depends on the configuration of the bit 6 and 14 of MCR.

Rev. 3.00 Jan. 18, 2010 Page 778 of 1154




Figure 19.13 Change ID of Receive Box or Change Receive Box to Transmit

Rev. 3.00 Jan. 18, 2010 Page

		Error warning (REC ≥ 96)
	OVR_0	Message error detection
		Reset/halt/CAN sleep transition
		Overload frame transmission
		Unread message overwrite (overrun)
		Detection of CAN bus operation in CAN sleep mode
	RM0_0*2	Data frame reception
	RM1_0*2	Remote frame reception
	SLE_0	Message transmission/transmission disabled (slot empty)

128)

Bus Off (TEC ≥ 256)/Bus Off recovery

Error warning (TEC ≥ 96)

IRR6

IRR3 IRR4 IRR13\*1 IRR0 IRR7 IRR9

IRR12

IRR1\*3

IRR2\*3

IRR8

Pos

Not

- Notes: 1. Available only in Test Mode.

  - 2. RM0\_0 is an interrupt generated by the remote request pending flag for mailbo
    - (RFPR0[0]) or the data frame receive flag for mailbox 0 (RXPR0[0]). RM1\_0 is interrupt generated by the remote request pending flag for mailbox n (RFPR0[

  - frame request interrupt flag for mailboxes 0 to 15.

data frame receive flag for mailbox n (RXPR0[n]) (n = 1 to 15).

3. IRR1 is a data frame received interrupt flag for mailboxes 0 to 15, and IRR2 is

4. The DTC can be activated only by the RM0\_0 interrupt.

Rev. 3.00 Jan. 18, 2010 Page 780 of 1154




Figure 19.14 DTC Transfer Flowchart




Figure 19.15 High-Speed CAN Interface Using HA13721

Rev. 3.00 Jan. 18, 2010 Page 782 of 1154



- Hardware reset
   RCAN-ET is reset to the initial state by power-on reset or on entering module stop n
  - Software reset

software standby mode.

By setting the MCR0 bit in Master Control Register (MCR), RCAN-ET registers, exthe MCR0 bit, and the CAN communication circuitry are initialized.

Since the IRR0 bit in Interrupt Request Register (IRR) is set by the initialization upon reshould be cleared while RCAN-ET is in configuration mode during the reset sequence.

The areas except for message control field 1 (CONTROL1) of mailboxes are not initialized reset because they are in RAM. After power-on reset, all mailboxes should be initialized RCAN-ET is in configuration mode during the reset sequence.

In CAN sleep mode, the clock supply to the major parts in the module is stopped. There

### 19.8.3 CAN Sleep Mode

not make access in CAN sleep mode except for access to the MCR, GSR, IRR, and IMF

#### 19.8.4 Register Access

If the mailbox area is accessed while the CAN communication circuitry in RCAN-ET is received CAN bus frame in a mailbox, a 0 to five peripheral clock cycles of wait state is generated.

Rev. 3.00 Jan. 18, 2010 Page 784 of 1154



	PA	3 I/O (port)	TCLKC input (MTU2)	POE6 input (POE)	RXD2 input (S
	PAS	9 I/O (port)	TCLKD input (MTU2)	POE8 input (POE)	TXD2 output
	PA	10 I/O (port)	RXD0 input (SCI)	_	=
	PA <sup>-</sup>	11 I/O (port)	TXD0 output (SCI)	ADTRG input (A/D)	=
	PA <sup>-</sup>	12 I/O (port)	SCK0 I/O (SCI)	SCS I/O (SSU)	_
	PA <sup>-</sup>	13 I/O (port)	SCK1 I/O (SCI)	SSCK I/O (SSU)	_
	PA	14 I/O (port)	RXD1 input (SCI)	SSI I/O (SSU)	_
	PA15 I/O (port)		TXD1 output (SCI)	SSO I/O (SSU)	_
Note:	*	Function enabled	on the SH7136 only.		

(Related Module)

POE0 input (POE)

POE1 input (POE)

IRQ0 input (INTC)

IRQ1 input (INTC)

IRQ2 input (INTC)

IRQ3 input (INTC)

UBCTRG output (UBC)\*

TCLKB input (MTU2)

(Related Module)

RXD0 input (SCI)

TXD0 output (SCI) POE2 input (POE)

RXD1 input (SCI)

TXD1 output (SCI)

TCLKA input (MTU2)

POE5 input (POE)

SCK1 I/O (SCI)

(Related Mo

SCK0 I/O (SCI

POE4 input (P

SCK2 I/O (SCI

Port

Α

(Related Module)

PA0 I/O (port)

PA1 I/O (port)

PA2 I/O (port)

PA3 I/O (port)

PA4 I/O (port)

PA5 I/O (port) PA6 I/O (port)

PA7 I/O (port)

Rev. 3.00 Jan. 18, 2010 Page

PA7 I/O (port)	TCLKB input (MTU2)	POE5 input (POE)	SCK2 I/O (SCI)	_
PA8 I/O (port)	WRL output (BSC)	TCLKC input (MTU2)	POE6 input (POE)	RXD2 inpu
PA9 I/O (port)	WAIT input (BSC)	TCLKD input (MTU2)	POE8 input (POE)	TXD2 outp
PA10 I/O (port)	A6 output (BSC)	RXD0 input (SCI)	_	
PA11 I/O (port)	A7 output (BSC)	TXD0 output (SCI)	ADTRG input (A/D)	
PA12 I/O (port)	A8 output (BSC)	SCK0 I/O (SCI)	SCS I/O (SSU)	_
PA13 I/O (port)	A9 output (BSC)	SCK1 I/O (SCI)	SSCK I/O (SSU)	_
PA14 I/O (port)	A10 output (BSC)	RXD1 input (SCI)	SSI I/O (SSU)	_
PA15 I/O (port)	CK output (CPG)	TXD1 output (SCI)	SSO I/O (SSU)	

(UBC)\*

Note: \* Function enabled on the SH7137 only.

## Table 20.3 SH7131/SH7136 Multiplexed Pins (Port B)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function (Related
В	PB2 I/O (port)	IRQ0 input (INTC)	POE0 input (POE)	TIC5VS input (MTU2S)	SCL I/O (
	PB3 I/O (port)	IRQ1 input (INTC)	POE1 input (POE)	TIC5V input (MTU2)	SDA I/O (
	PB4 I/O (port)	IRQ2 input (INTC)	POE4 input (POE)	TIC5US input (MTU2S)	_
	PB5 I/O (port)	IRQ3 input (INTC)	POE5 input (POE)	TIC5U input (MTU2)	_
	PB6 I/O (port)	CTx0 output (RCAN-ET)	_	_	_
	PB7 I/O (port)	CRx0 input (RCAN-ET)	_	_	_

	Function 1	Funct	tion 2	Function 3		Function 4
ıbl	e 20.5 SH71	32/SH7137 Mul	ltiplexed Pins (I	Port D)		
	PB7 I/O (port)	CS1 output (BSC)	CRx0 input (RCAN-ET)	_	_	_
	PB6 I/O (port)	WAIT input (BSC)	CTx0 output (RCAN-ET)	_	_	
	PB5 I/O (port)	A19 output (BSC)	IRQ3 input (INTC)	POE5 input (POE)	TIC5U input (MTU2)	_
	PB4 I/O (port)	A18 output (BSC)	IRQ2 input (INTC)	POE4 input (POE)	TIC5US inpu (MTU2S)	t —

# Ta

Port	(Related Module)	(Related Module)	(Related Module)	(Related Mo
D	PD0 I/O (port)	D0 I/O (BSC)	RXD0 input (SCI)	_
	PD1 I/O (port)	D1 I/O (BSC)	TXD0 output (SCI)	_
	PD2 I/O (port)	D2 I/O (BSC)	SCK0 I/O (SCI)	_
	PD3 I/O (port)	D3 I/O (BSC)	RXD1 input (SCI)	_
	PD4 I/O (port)	D4 I/O (BSC)	TXD1 output (SCI)	_
	PD5 I/O (port)	D5 I/O (BSC)	SCK1 I/O (SCI)	_
	PD6 I/O (port)	D6 I/O (BSC)	RXD2 input (SCI)	_
	PD7 I/O (port)	D7 I/O (BSC)	TXD2 output (SCI)	SCS I/O (SSU
	PD8 I/O (port)	SCK2 I/O (SCI)	SSCK I/O (SSU)	_
	PD9 I/O (port)	SSI I/O (SSU)	_	_
	PD10 I/O (port)	SSO I/O (SSU)	_	_



Rev. 3.00 Jan. 18, 2010 Page REJ09

(101102)

	PE9 I/O (port)	TIOC3B I/O (MTU2)	_
	PE10 I/O (port)	TIOC3C I/O (MTU2)	_
	PE11 I/O (port)	TIOC3D I/O (MTU2)	_
	PE12 I/O (port)	TIOC4A I/O (MTU2)	_
	PE13 I/O (port)	TIOC4B I/O (MTU2)	MRES input (INTC)
	PE14 I/O (port)	TIOC4C I/O (MTU2)	_
	PE15 I/O (port)	TIOC4D I/O (MTU2)	IRQOUT output (INTC)
	PE16 I/O (port)	TIOC3BS I/O (MTU2S)	ASEBRKAK output (E10A)*
	PE17 I/O (port)	TIOC3DS I/O (MTU2S)	TCK input (H-UDI)*
	PE18 I/O (port)	TIOC4AS I/O (MTU2S)	TDI input (H-UDI)*
	PE19 I/O (port)	TIOC4BS I/O (MTU2S)	TDO output (H-UDI)*
	PE20 I/O (port)	TIOC4CS I/O (MTU2S)	TMS input (H-UDI)*
	PE21 I/O (port)	TIOC4DS I/O (MTU2S)	TRST input (H-UDI)*
ote:	* Function enabled	on the SH7136 only.	

TIOC2A I/O (MTU2)

TIOC2B I/O (MTU2)

TIOC3A I/O (MTU2)

SCK1 I/O (SCI)

ASEBRK input (

Rev. 3.00 Jan. 18, 2010 Page 788 of 1154

PE6 I/O (port)

PE7 I/O (port)

PE8 I/O (port)



PE8 I/O (port)	A15 output (BSC)	TIOC3A I/O (MTU2)	_
PE9 I/O (port)	TIOC3B I/O (MTU2)	_	_
PE10 I/O (port)	CS0 output (BSC)	TIOC3C I/O (MTU2)	_
PE11 I/O (port)	TIOC3D I/O (MTU2)	_	_
PE12 I/O (port)	TIOC4A I/O (MTU2)	_	_
PE13 I/O (port)	TIOC4B I/O (MTU2)	MRES input (INTC)	_
PE14 I/O (port)	TIOC4C I/O (MTU2)	_	_
PE15 I/O (port)	TIOC4D I/O (MTU2)	IRQOUT output (INTC)	_
PE16 I/O (port)	WAIT input (BSC)	TIOC3BS I/O (MTU2S)	ASEBRKAK output (E10A)*
PE17 I/O (port)	CS0 output (BSC)	TIOC3DS I/O (MTU2S)	TCK input (H-UDI)*
PE18 I/O (port)	CS1 output (BSC)	TIOC4AS I/O (MTU2S)	TDI input (H-UDI)*
PE19 I/O (port)	RD output (BSC)	TIOC4BS I/O (MTU2S)	TDO output (H-UDI)*
PE20 I/O (port)	TIOC4CS I/O (MTU2S)	TMS input (H-UDI)*	_
PE21 I/O (port)	WRL output (BSC)	TIOC4DS I/O (MTU2S)	TRST input (H-UDI)*

A13 output (BSC)

A14 output (BSC)

TIOC2A I/O (MTU2)

TIOC2B I/O (MTU2)

SCK1 I/O (SCI)


ASEBRK (E10A)\*

PE6 I/O (port)

PE7 I/O (port)

 Dominar A/D according the ANI house to the stage	to an ablad
PF15 input (port)	AN15 input (A/D)
PF14 input (port)	AN14 input (A/D)
PF13 input (port)	AN13 input (A/D)
PF12input (port)	AN12 input (A/D)
PF11 input (port)	AN11 input (A/D)
PF10 input (port)	AN10 input (A/D)

Note: During A/D conversion, the AN input function is enabled.



PF9 input (port)	AN9 input (A/D)
PF10 input (port)	AN10 input (A/D)
PF11 input (port)	AN11 input (A/D)
PF12input (port)	AN12 input (A/D)
PF13 input (port)	AN13 input (A/D)
PF14 input (port)	AN14 input (A/D)
PF15 input (port)	AN15 input (A/D)
During A/D conversion, the	AN input function is enabled.

AN6 input (A/D)

AN7 input (A/D)

AN8 input (A/D)

PF6 input (port)

PF7 input (port)

PF8 input (port)

60	PLLVss	PLLVss
68	AVrefh	AVrefh
73	AVrefl	AVrefl
56	EXTAL	EXTAL
55	XTAL	XTAL
62	MD1	MD1
59	FWE*1	FWE* <sup>1</sup>
54	RES	RES
80	WDTOVF	WDTOVF
58	NMI	NMI
61	ASEMD0*1	ASEMD0*1
53	PA0	PA0/POE0/RXD0
52	PA1	PA1/POE1/TXD0
51	PA2	PA2/IRQ0/POE2/SCK0
50	PA3	PA3/IRQ1/RXD1
48	PA4	PA4/IRQ2/TXD1
47	PA5	PA5/IRQ3/SCK1
45	PA6	PA6/UBCTRG*²/TCLKA/POE4
43	PA7	PA7/TCLKB/POE5/SCK2
42	PA8	PA8/TCLKC/POE6/RXD2
41	PA9	PA9/TCLKD/POE8/TXD2

Rev. 3.00 Jan. 18, 2010 Page 792 of 1154

REJ09B0402-0300

40 39 PA10

PA11



PA10/RXD0

PA11/TXD0/ADTRG

25	PE1	PE1/TIOC0B/RXD0
24	PE2	PE2/TIOC0C/TXD0
23	PE3	PE3/TIOC0D/SCK0
22	PE4	PE4/TIOC1A/RXD1
21	PE5	PE5/TIOC1B/TXD1
20	PE6	PE6/TIOC2A/SCK1
19	PE7	PE7/TIOC2B
18	PE8	PE8/TIOC3A
16	PE9	PE9/TIOC3B
17	PE10	PE10/TIOC3C
14	PE11	PE11/TIOC3D
12	PE12	PE12/TIOC4A
11	PE13	PE13/TIOC4B/MRES
9	PE14	PE14/TIOC4C
8	PE15	PE15/TIOC4D/ĪRQOUT
7	PE16/(ASEBRKAK/ASEBRK*1)	PE16/TIOC3BS
6	PE17/(TCK* <sup>1</sup> )	PE17/TIOC3DS

PB4/IRQ2/POE4/TIC5US

PB5/IRQ3/POE5/TIC5U

PB6/CTx0

PB7/CRx0

PE0/TIOC0A

32

31

30

28

26

PB4

PB5

PB6

PB7

PE0

PE18/(TDI\*1)



Rev. 3.00 Jan. 18, 2010 Page

REJ09

PE18/TIOC4AS

74	PF3/AN3	PF3/AN3	
72	PF8/AN8	PF8/AN8	
71	PF9/AN9	PF9/AN9	
70	PF10/AN10	PF10/AN10	
69	PF11/AN11	PF11/AN11	
67	PF12/AN12	PF12/AN12	
66	PF13/AN13	PF13/AN13	
65	PF14/AN14	PF14/AN14	
64	PF15/AN15	PF15/AN15	

Notes: 1. Fixed to TMS, TRST, TDI, TDO, TCK, and ASEBRKAK/ASEBRK when using

 $(\overline{\mathsf{ASEMD0}} = \mathsf{low}).$ 

2. Function enabled on the SH7136 only.

Rev. 3.00 Jan. 18, 2010 Page 794 of 1154

88	AVrefh	AVrefh
93	AVrefl	AVrefl
75	PLLVss	PLLVss
72	EXTAL	EXTAL
71	XTAL	XTAL
78	MD0	MD0
77	MD1	MD1
74	FWE*1	FWE* <sup>1</sup>
70	RES	RES
100	WDTOVF	WDTOVF
73	NMI	NMI
76	ASEMD0*1	ASEMD0*1
76       69	ASEMD0* <sup>1</sup> A0	ASEMD0* <sup>1</sup> PA0/A0/POE0/RXD0
69	A0	PA0/A0/POE0/RXD0
69 68	A0 A1	PA0/A0/POE0/RXD0 PA1/A1/POE1/TXD0
69 68 67	A0 A1 A2	PA0/A0/POE0/RXD0  PA1/A1/POE1/TXD0  PA2/A2/IRQ0/POE2/SCK0
69 68 67 66	A0 A1 A2 A3	PA0/A0/POE0/RXD0  PA1/A1/POE1/TXD0  PA2/A2/IRQ0/POE2/SCK0  PA3/A3/IRQ1/RXD1
69 68 67 66 65	A0 A1 A2 A3 A4	PA0/A0/POE0/RXD0  PA1/A1/POE1/TXD0  PA2/A2/IRQ0/POE2/SCK0  PA3/A3/IRQ1/RXD1  PA4/A4/IRQ2/TXD1
69 68 67 66 65	A0 A1 A2 A3 A4 A5	PA0/A0/POE0/RXD0  PA1/A1/POE1/TXD0  PA2/A2/IRQ0/POE2/SCK0  PA3/A3/IRQ1/RXD1  PA4/A4/IRQ2/TXD1  PA5/A5/IRQ3/SCK1
69 68 67 66 65 63 62	A0 A1 A2 A3 A4 A5 RD	PA0/A0/POE0/RXD0  PA1/A1/POE1/TXD0  PA2/A2/IRQ0/POE2/SCK0  PA3/A3/IRQ1/RXD1  PA4/A4/IRQ2/TXD1  PA5/A5/IRQ3/SCK1  PA6/RD/UBCTRG*2/TCLKA/POE4

58

56

PA9

Α6

REJ09

PA9/WAIT/TCLKD/POE8/TXD2

PA10/A6/RXD0

47	PB1	PB1/BREQ/TIC5W
46	A16	PB2/A16/IRQ0/POE0/TIC5VS/SCL
45	A17	PB3/A17/IRQ1/POE1/TIC5V/SDA
44	PB4	PB4/A18/IRQ2/POE4/TIC5US
43	PB5	PB5/A19/IRQ3/POE5/TIC5U
42	PB6	PB6/WAIT/CTx0
41	PB7	PB7/CS1/CRx0
40	D0	PD0/D0/RXD0
38	D1	PD1/D1/TXD0
37	D2	PD2/D2/SCK0
35	D3	PD3/D3/RXD1
34	D4	PD4/D4/TXD1
33	D5	PD5/D5/SCK1
32	D6	PD6/D6/RXD2
31	D7	PD7/D7/TXD2/SCS
30	PD8	PD8/SCK2/SSCK
29	PD9	PD9/SSI
28	PD10	PD10/SSO

Rev. 3.00 Jan. 18, 2010 Page 796 of 1154 REJ09B0402-0300



A15	PE8/A15/TIOC3A
PE9	PE9/TIOC3B
CS0	PE10/CS0/TIOC3C
PE11	PE11/TIOC3D
PE12	PE12/TIOC4A
PE13	PE13/TIOC4B/MRES
PE14	PE14/TIOC4C
PE15	PE15/TIOC4D/IRQOUT
PE16/(ASEBRKAK/ASEBRK*1)	PE16/WAIT/TIOC3BS
PE17/(TCK* <sup>1</sup> )	PE17/CS0/TIOC3DS
PE18/(TDI* <sup>1</sup> )	PE18/CS1/TIOC4AS
PE19/(TDO* <sup>1</sup> )	PE19/RD/TIOC4BS
PE20/(TMS* <sup>1</sup> )	PE20/TIOC4CS
PE21/(TRST* <sup>1</sup> )	PE21/WRL/TIOC4DS
PF0/AN0	PF0/AN0
PF1/AN1	PF1/AN1
PF2/AN2	PF2/AN2
 PF3/AN3	PF3/AN3
PF4/AN4	PF4/AN4
PF5/AN5	PF5/AN5

A13

A14

PF6/AN6

PF6/AN6

Rev. 3.00 Jan. 18, 2010 Page

REJ09

PE6/A13/TIOC2A/SCK1 PE7/A14/TIOC2B

	02		
	81	PF14/AN14	PF14/AN14
	80	PF15/AN15	PF15/AN15
•		to TMS, $\overline{TRST}$ , TDI, TDO, TCK, and $\overline{MD0}$ = low).	ASEBRKAK/ASEBRK when using t

2. Function enabled on the SH7137 only.

Rev. 3.00 Jan. 18, 2010 Page 798 of 1154



75	PLLVss	PLLVss
72	EXTAL	EXTAL
71	XTAL	XTAL
78	MD0	MD0
77	MD1	MD1
74	FWE	FWE
70	RES	RES
100	WDTOVF	WDTOVF
73	NMI	NMI
76	ASEMD0	ASEMD0
69	PA0	PA0/A0/POE0/RXD0
68	PA1	PA1/A1/POE1/TXD0
67	PA2	PA2/A2/IRQ0/POE2/SCK0
66	PA3	PA3/A3/IRQ1/RXD1
65	PA4	PA4/A4/IRQ2/TXD1
63	PA5	PA5/A5/IRQ3/SCK1
62	PA6	PA6/RD/UBCTRG* <sup>2</sup> /TCLKA/ POE4
61	PA7	PA7/TCLKB/POE5/SCK2
60	PA8	PA8/WRL/TCLKC/POE6/

RXD2

**AVss** 

AVrefh

**AVrefl** 

**AVss** 

**AVreth** 

AVrefl

**PLLVss** 

**EXTAL** 

**XTAL** 

MD0

MD1

**FWE** 

RES

NMI

PA0

PA1 PA2

PA3

PA4

PA5

PA6

PA7

WDTOVF

ASEMD0

**AVss** 

**AVreth** 

AVrefl

**PLLVss** 

**EXTAL** 

XTAL

MD0

MD1

**FWE** 

RES

NMI

WDTOVF

ASEMD0

PA0/POE0/RXD0

PA1/POE1/TXD0

PA2/IRQ0/POE2/

PA3/IRQ1/RXD1

PA4/IRQ2/TXD1

PA5/IRQ3/SCK1

PA6/UBCTRG\*2/1

PA7/TCLKB/POE

REJ09

79

88

93

**AVss** 

AVrefh

AVrefl

Rev. 3.00 Jan. 18, 2010 Page

51	СК	PA15/CK/TXD1/SSO	PA15	PA15/TXD1/SSO
49	PB0	PB0/BACK/TIC5WS	PB0	PB0//TIC5WS
47	PB1	PB1/BREQ/TIC5W	PB1	PB1//TIC5W
46	PB2	PB2/A16/IRQ0/POE0/TIC5VS/ SCL	PB2	PB2/IRQ0/POE0/T
45	PB3	PB3/A17/IRQ1/POE1/TIC5V/ SDA	PB3	PB3/IRQ1/POE1/T
44	PB4	PB4/A18/IRQ2/POE4/TIC5US	PB4	PB4/IRQ2/POE4/T
43	PB5	PB5/A19/IRQ3/POE5/TIC5U	PB5	PB5/IRQ3/POE5/T
42	PB6	PB6/WAIT/CTx0	PB6	PB6/CTx0
41	PB7	PB7/CS1/CRx0	PB7	PB7/CRx0
40	PD0	PD0/D0/RXD0	PD0	PD0/RXD0
38	PD1	PD1/D1/TXD0	PD1	PD1/TXD0
37	PD2	PD2/D2/SCK0	PD2	PD2/SCK0
35	PD3	PD3/D3/RXD1	PD3	PD3/RXD1
34	PD4	PD4/D4/TXD1	PD4	PD4/TXD1
33	PD5	PD5/D5/SCK1	PD5	PD5/SCK1
32	PD6	PD6/D6/RXD2	PD6	PD6/RXD2
31	PD7	PD7/D7/TXD2/SCS	PD7	PD7/TXD2/SCS
30	PD8	PD8/SCK2/SSCK	PD8	PD8/SCK2/SSCK
29	PD9	PD9/SSI	PD9	PD9/SSI
	PD10	PD10/SSO	PD10	PD10/SSO

RENESAS

PA14/A10/RXD1/SSI

PA14

PA14/RXD1/SSI

52

PA14

15	PE11	PE11/TIOC3D	PE11	PE11/TIOC3D
13	PE12	PE12/TIOC4A	PE12	PE12/TIOC4A
12	PE13	PE13/TIOC4B/MRES	PE13	PE13/TIOC4B/MI
10	PE14	PE14/TIOC4C	PE14	PE14/TIOC4C
9	PE15	PE15/TIOC4D/IRQOUT	PE15	PE15/TIOC4D/IR
8	PE16/(ASEBRKAK/ ASEBRK*¹)	PE16/WAIT/TIOC3BS	PE16/(ASEBRKAK/ ASEBRK*¹)	PE16/TIOC3BS
7	PE17/(TCK* <sup>1</sup> )	PE17/CS0/TIOC3DS	PE17/(TCK* <sup>1</sup> )	PE17/TIOC3DS
6	PE18/(TDI*1)	PE18/CS1/TIOC4AS	PE18/(TDI*1)	PE18/TIOC4AS
5	PE19/(TDO*1)	PE19/RD/TIOC4BS	PE19/(TDO*1)	PE19/TIOC4BS
4	PE20/(TMS*1)	PE20/TIOC4CS	PE20/(TMS*1)	PE20/TIOC4CS
2	PE21/(TRST*1)	PE21/WRL/TIOC4DS	PE21/(TRST*1)	PE21/TIOC4DS
97	PF0/AN0	PF0/AN0	PF0/AN0	PF0/AN0
96	PF1/AN1	PF1/AN1	PF1/AN1	PF1/AN1
95	PF2/AN2	PF2/AN2	PF2/AN2	PF2/AN2
94	PF3/AN3	PF3/AN3	PF3/AN3	PF3/AN3

PE6/A13/TIOC2A/SCK1

PE7/A14/TIOC2B

PE8/A15/TIOC3A

PE10/CS0/TIOC3C

PE9/TIOC3B

PE6

PE7

PE8

PE9

PE10

21

20

19

17

18

PE6

PE7

PE8

PE9

PE10

REJ09

PE6/TIOC2A/SCK

PE7/TIOC2B

PE8/TIOC3A

PE9/TIOC3B

PE10/TIOC3C

84	PF11/AN11	PF11/AN11	PF11/AN11	PF11/AN11
83	PF12/AN12	PF12/AN12	PF12/AN12	PF12/AN12
82	PF13/AN13	PF13/AN13	PF13/AN13	PF13/AN13
81	PF14/AN14	PF14/AN14	PF14/AN14	PF14/AN14
80	PF15/AN15	PF15/AN15	PF15/AN15	PF15/AN15
Notes: 1	Fixed to TMS	TRST TOL TOO	TCK and ASEBBKAK/AS	FRRK when using

PF10/AN10


PF10/AN10

 $(\overline{\mathsf{ASEMD0}} = \mathsf{low}).$ 

2. Function enabled on the SH7137 only.

PF10/AN10

PF10/AN10



85

Port D control register L2	PDCRL2	R/W H'0000*	H'FFFFD294	8, 1
Port D control register L1	PDCRL1	R/W H'0000*	H'FFFFD296	8,
Port E I/O register H	PEIORH	R/W H'0000	H'FFFFD304	8, 1
Port E I/O register L	PEIORL	R/W H'0000	H'FFFFD306	8, 1
Port E control register H2	PECRH2	R/W H'0000	H'FFFFD30C	8, 1
Port E control register H1	PECRH1	R/W H'0000	H'FFFFD30E	8, 1
Port E control register L4	PECRL4	R/W H'0000	H'FFFFD310	8, 1
Port E control register L3	PECRL3	R/W H'0000*	H'FFFFD312	8, 1
Port E control register L2	PECRL2	R/W H'0000*	H'FFFFD314	8, 1
Port E control register L1	PECRL1	R/W H'0000	H'FFFFD316	8, 1
IRQOUT function control register	IFCR	R/W H'0000	H'FFFFD322	8, 1

PACRL2

PACRL1

**PBIORL** 

PBCRL2

PBCRL1

**PDIORL** 

PDCRL3

R/W

R/W

R/W

R/W

R/W

R/W

R/W

H'0000\*

H'0000\*

H'0000

H'0000

H'0000\*

H'0000

H'0000

Port A control register L2

Port A control register L1

Port B control register L2

Port B control register L1

Port D control register L3

Port B I/O register L

Port D I/O register L

RENESAS

For SH7132 and SH7137, the initial value differs in the on-chip ROM enabled/dis external-extension mode. For details, refer to register descriptions in this section.

REJ09

8, 1

8, 1

8, 1

8, 1

8, 1

8, 1

8, 1

H'FFFFD114

H'FFFFD116

H'FFFFD186

H'FFFFD194

H'FFFFD196

H'FFFFD286

H'FFFFD292

Bi	t: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	PA15 IOR	PA14 IOR	PA13 IOR	PA12 IOR	PA11 IOR	PA10 IOR	PA9 IOR	PA8 IOR	PA7 IOR	PA6 IOR	PA5 IOR	PA4 IOR	PA3 IOR	PA2 IOR	_
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	

# 20.1.2 Port A Control Registers L1 to L4 (PACRL1 to PACRL4)

PACRL1 to PACRL4 are 16-bit readable/writable registers that are used to select the fun the multiplexed pins on port A.

#### SH7131/SH7136:

• Port A Control Register L4 (PACRL4)

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	PA15 MD2	PA15 MD1	PA15 MD0	-	PA14 MD2	PA14 MD1	PA14 MD0	-	PA13 MD2	PA13 MD1	PA13 MD0	-	PA12 MD2
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W

Rev. 3.00 Jan. 18, 2010 Page 804 of 1154 REJ09B0402-0300



				110: RXD1 input (SCI)
				Other than above: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write valual always be 0.
6	PA13MD2	0	R/W	PA13 Mode
5	PA13MD1	0	R/W	Select the function of the PA13/SCK1/SSC
4	PA13MD0	0	R/W	000: PA13 I/O (port)
				101: SSCK I/O (SSU)
				110: SCK1 I/O (SCI)
				Other than above: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write valualways be 0.

R

R/W

R/W

R/W

Reserved

always be 0.

PA14 Mode

000: PA14 I/O (port)

101: SSI I/O (SSU)

11

10

9

8

PA14MD2

PA14MD1

PA14MD0

0

0

0



RENESAS

Rev. 3.00 Jan. 18, 2010 Page

REJ09

Other than above. Setting prohibited

This bit is always read as 0. The write value

Select the function of the PA14/RXD1/SSI p

Rev. 3.00 Jan. 18, 2010 Page 806 of 1154

REJ09B0402-0300



9 P 8 P 7 —	PA10MD2 PA10MD1 PA10MD0	0 0 0 0	R R/W R/W R/W	Reserved This bit is always read as 0. The write valualways be 0.  PA10 Mode Select the function of the PA10/RXD0 pin. 000: PA10 I/O (port) 110: RXD0 input (SCI) Other than above: Setting prohibited
9 P 8 P 7 —	PA10MD1	0	R/W R/W	always be 0.  PA10 Mode  Select the function of the PA10/RXD0 pin.  000: PA10 I/O (port)  110: RXD0 input (SCI)  Other than above: Setting prohibited
9 P 8 P 7 —	PA10MD1	0	R/W R/W	Select the function of the PA10/RXD0 pin. 000: PA10 I/O (port) 110: RXD0 input (SCI) Other than above: Setting prohibited
7 —		0	R/W	000: PA10 I/O (port) 110: RXD0 input (SCI) Other than above: Setting prohibited
7 – 6 P	PA10MD0			110: RXD0 input (SCI) Other than above: Setting prohibited
6 P	_	0	R	Other than above: Setting prohibited
6 P	_	0	R	
6 P	_	0	R	December
•				Reserved
•				This bit is always read as 0. The write valualways be 0.
	PA9MD2	0	R/W	PA9 Mode
5 P	PA9MD1	0	R/W	Select the function of the PA9/TCLKD/TXE
4 P	PA9MD0	0	R/W	000: PA9 I/O (port)
				001: TCLKD input (MTU2)
				110: TXD2 output (SCI)
				111: POE8 input (POE)
				Other than above: Setting prohibited

14

13

12

PA11MD2

PA11MD1

PA11MD0

0

0

0

R/W

R/W

R/W

PA11 Mode

000: PA11 I/O (port)

010: ADTRG input (A/D) 110: TXD0 output (SCI)

Select the function of the PA11/TXD0/ADTF



111: POE6 input (POE)
Other than above: Setting prohibited

## • Port A Control Register L2 (PACRL2)

Bit: 15

DIL.	10		.0			10									
	-	PA7 MD2	PA7 MD1	PA7 MD0	-	PA6 MD2	PA6 MD1	PA6 MD0	-	PA5 MD2	PA5 MD1	PA5 MD0	-	PA4 MD2	N
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	F
				Initial											
Bit	Bit	Nam	е	Value		R/W	De	script	tion						
15	_			0		R	Re	serve	d						
							Th	is bit is	s alw	ays rea	ad as	0. The	e writ	e valu	e
							alv	ays b	e 0.						
14	PA	7MD2	2	0		R/W	PA	7 Mod	de						
13	PΑ	7MD1		0		R/W	Se	lect th	e fun	ction c	of the	PA7/T	CLKI	B/POE	<u>=</u> 5,
12	РΑ	7MD0	)	0		R/W	pin								
							00	): PA7	7 I/O	(port)					
							00	1: TCL	KB ii	nput (N	/ITU2	)			
							110	o: SCł	<2 I/C	) (SCI)	)				
							11	1: POI	E5 in	put (P0	OE)				
							Otl	ner tha	an ab	ove: S	etting	prohi	bited		
				_		_									_

Rev. 3.00 Jan. 18, 2010 Page 808 of 1154

0

R

RENESAS

Reserved

always be 0.

This bit is always read as 0. The write value

REJ09B0402-0300

11

				111: IRQ3 input (INTC)
				Other than above: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
2	PA4MD2	0	R/W	PA4 Mode
1	PA4MD1	0	R/W	Select the function of the PA4/IRQ2/TXD1 p
0	PA4MD0	0	R/W	000: PA4 I/O (port)
				001: TXD1 output (SCI)
				111: IRQ2 input (INTC)
				Other than above: Setting prohibited
Note:	* Function er	nabled or	n the SH710	36 only. Do not use this setting on the SH7131

always be 0.

000: PA5 I/O (port)

001: SCK1 I/O (SCI)

PA5 Mode

6

5

4

PA5MD2

PA5MD1

PA5MD0

0

0

0

R/W

R/W

R/W

This bit is always read as 0. The write value

Select the function of the PA5/IRQ3/SCK1

Rev. 3.00 Jan. 18, 2010 Page

REJ09

13	PA3MD1	0	R/W	Select the function of the PA3/IRQ1/RXD1 p
12	PA3MD0	0	R/W	000: PA3 I/O (port)
				001: RXD1 input (SCI)
				111: IRQ1 input (INTC)
				Other than above: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
10	PA2MD2	0	R/W	PA2 Mode
9	PA2MD1	0	R/W	Select the function of the PA2/IRQ0/POE2/S
8	PA2MD0	0	R/W	000: PA2 I/O (port)
				001: SCK0 I/O (SCI)
				011: IRQ0 input (INTC)
				111: POE2 input (POE)
				Other than above: Setting prohibited
7		0	R	Reserved
				This bit is always read as 0. The write value always be 0.
6	PA1MD2	0	R/W	PA1 Mode
5	PA1MD1	0	R/W	Select the function of the PA1/POE1/TXD0 p
4	PA1MD0	0	R/W	000: PA1 I/O (port)
				001: TXD0 output (SCI)
				111: POE1 input (POE)
				Other than above: Setting prohibited

R/W

PA3 Mode

14

PA3MD2

Rev. 3.00 Jan. 18, 2010 Page 810 of 1154

#### Other than above. Setting prohibited

### SH7132/SH7137:

• Port A Control Register L4 (PACRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	PA15 MD2	PA15 MD1	PA15 MD0	-	PA14 MD2	PA14 MD1	PA14 MD0	-	PA13 MD2	PA13 MD1	PA13 MD0	-	PA12 MD2
Initial value:	0	0	0	0*1	0	0*2	0	0	0	0*2	0	0	0	0*2
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W

Notes: 1. The initial value is 1 in the on-chip ROM enabled/disabled external-extension mode.

2. The initial value is 1 in the on-chip ROM disabled external-extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
14	PA15MD2	0	R/W	PA15 Mode
13	PA15MD1	0	R/W	Select the function of the PA15/CK/TXD1/S
12	PA15MD0	0*1	R/W	000: PA15 I/O (port)
				001: CK output (CPG)*3
				101: SSO I/O (SSU)
				110: TXD1 output (SCI)
				Other than above: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.



					31
3		_	0	R	Reserved
					This bit is always read as 0. The write value salways be 0.
2		PA12MD2	0*2	R/W	PA12 Mode
1		PA12MD1	0	R/W	Select the function of the PA12/A8/SCK0/SC
0		PA12MD0	0	R/W	000: PA12 I/O (port)
					100: A8 output (BSC)*3
					101: SCS I/O (SSU)
					110: SCK0 I/O (SCI)
					Other than above: Setting prohibited
Notes:	1.	The initial va	alue is 1 in	the on-ch	nip ROM enabled/disabled external-extension r
	2.	The initial va	alue is 1 in	the on-ch	nip ROM disabled external-extension mode.
	3.			-	the on-chip ROM enabled/disabled external-ensingle-chip mode.

0\*2

0

0

PA13MD2

PA13MD1

PA13MD0

6

5

4

R/W

R/W

R/W

RENESAS

This bit is always read as 0. The write value

Select the function of the PA13/A9/SCK1/SS

Other than above: Setting prohibited

always be 0.

PA13 Mode

000: PA13 I/O (port) 100: A9 output (BSC)\*3 101: SSCK I/O (SSU) 110: SCK1 I/O (SCI)

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 812 of 1154

				010: ADTRG input (A/D)
				100: A7 output (BSC)*2
				110: TXD0 output (SCI)
				Other than above: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
10	PA10MD2	0*1	R/W	PA10 Mode
9	PA10MD1	0	R/W	Select the function of the PA10/A6/RXD0 pi
8	PA10MD0	0	R/W	000: PA10 I/O (port)
				100: A6 output (BSC)*2
				110: RXD0 input (SCI)
				Other than above: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.

0\*1

0

0

R/W

R/W

R/W

PA11MD2

PA11MD1

PA11MD0

14

13

12

always be 0.

PA11 Mode

000: PA11 I/O (port)

Select the function of the PA11/A7/TXD0/A

3	_	0	R	Reserved
				This bit is always read as 0. The write value salways be 0.
2	PA8MD2	0*1	R/W	PA8 Mode
1	PA8MD1	0	R/W	Select the function of the
0	PA8MD0	0	R/W	PA8/WRL/TCLKC/POE6/RXD2 pin.
				000: PA8 I/O (port)
				001: TCLKC input (MTU2)
				100: WRL output (BSC)*2
				110: RXD2 input (SCI)

Other than above: Setting prohibited Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode.

111: POE6 input (POE)

2. This function is available only in the on-chip ROM enabled/disabled external-e

mode. Do not set to this value in single-chip mode.

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 814 of 1154

14	PA7MD2	0	R/W	PA7 Mode
13	PA7MD1	0	R/W	Select the function of the PA7/TCLKB/POE
12	PA7MD0	0	R/W	pin.
				000: PA7 I/O (port)
				001: TCLKB input (MTU2)
				110: SCK2 I/O (SCI)
				111: POE5 input (POE)
				Other than above: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
10	PA6MD2	0	R/W	PA6 Mode
9	PA6MD1	0*1	R/W	Select the function of the
8	PA6MD0	0*1	R/W	PA6/RD/UBCTRG/TCLKA/POE4 pin.
				000: PA6 I/O (port)
				001: TCLKA input (MTU2)
				011: RD output (BSC)*2
				101: UBCTRG output (UBC)*3

always be 0.

111: POE4 input (POE)

Other than above: Setting prohibited

			Other than above: Setting prohibited
_	0	R	Reserved
			This bit is always read as 0. The write value salways be 0.
PA4MD2	0*1	R/W	PA4 Mode
PA4MD1	0	R/W	Select the function of the PA4/A4/IRQ2/TXD
PA4MD0	0	R/W	000: PA4 I/O (port)
			001: TXD1 output (SCI)
			100: A4 output (BSC)*2
			111: IRQ2 input (INTC)
			Other than above: Setting prohibited

Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode.

2. This function is available only in the on-chip ROM enabled/disabled external-e mode. Do not set to this value in single-chip mode.

TTT: INQ3 Input (INTC)

3. Function enabled on the SH7137 only. Do not use this setting on the SH7132.

2

1



				Other than above: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
10	PA2MD2	0*1	R/W	PA2 Mode
9	PA2MD1	0	R/W	Select the function of the PA2/A2/IRQ0/PO
8	PA2MD0	0	R/W	pin.
				000: PA2 I/O (port)
				001: SCK0 I/O (SCI)
				011: IRQ0 input (INTC)
				100: A2 output (BSC)*2
				111: POE2 input (POE)
				Other than above: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.

always be 0.

000: PA3 I/O (port)

001: RXD1 input (SCI) 100: A3 output (BSC)\*2 111: IRQ1 input (INTC)

Select the function of the PA3/A3/IRQ1/RXI

PA3 Mode

0\*1

0

0

R/W

R/W

R/W

PA3MD2

PA3MD1

PA3MD0

14

13

12



				always be 0.
2	PA0MD2	0*1	R/W	PA0 Mode
1	PA0MD1	0	R/W	Select the function of the PA0/A0/POE0/RXD
0	PA0MD0	0	R/W	000: PA0 I/O (port)
				001: RXD0 input (SCI)
				100: A0 output (BSC)*2
				111: POE0 input (POE)
				Other than above: Setting prohibited

Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode.

2. This function is available only in the on-chip ROM enabled/disabled external-e mode. Do not set to this value in single-chip mode.

This bit is always read as 0. The write value

Rev. 3.00 Jan. 18, 2010 Page 818 of 1154

However, bits 1 and 0 of PBIORL are disabled in SH7131 and SH7136.

Bits 15 to 8 of PBIORL are reserved. These bits are always read as 0. The write value sl always be 0.

The initial value of PBIORL is H'0000.

### • Port B I/O Register L (PBIORL)

DIL	. 15	14	13	12	1.1	10	9	8	/	О	5	4	3	2
ļ	-	-	-	-	-	-	-	-	PB7 IOR	PB6 IOR	PB5 IOR	PB4 IOR	PB3 IOR	PB2 IOR
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W

#### Port B Control Registers L1, L2 (PBCRL1, PBCRL2) 20.1.4

PBCRL1 and PBCRL2 are 16-bit readable/writable registers that are used to select the f the multiplexed pins on port B.

### SH7131/SH7136:

• Port B Control Register L2 (PBCRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	PB7 MD2	PB7 MD1	PB7 MD0	-	PB6 MD2	PB6 MD1	PB6 MD0	-	PB5 MD2	PB5 MD1	PB5 MD0	-	PB4 MD2
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D ///-	_	D ///	D/14/	D 444	_		D/14/	D // //	_	D/\\/	D ///	D AAA	_	D 444



Rev. 3.00 Jan. 18, 2010 Page

REJ09

				amayo bo o.
10	PB6MD2	0	R/W	PB6 Mode
9	PB6MD1	0	R/W	Select the function of the PB6/CTx0 pin.
8	PB6MD0	0	R/W	000: PB6 I/O (port)
				110: CTx0 output (RCAN-ET)
				Other than above: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value salways be 0.
6	PB5MD2	0	R/W	PB5 Mode
5	PB5MD1	0	R/W	Select the function of the PB5/IRQ3/POE5/T
4	PB5MD0	0	R/W	000: PB5 I/O (port)
				001: IRQ3 input (INTC)
				011: TIC5U input (MTU2)
				111: POE5 input (POE)
				Other than above: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value

Reserved

always be 0.

This bit is always read as 0. The write value

Rev. 3.00 Jan. 18, 2010 Page 820 of 1154 REJ09B0402-0300

RENESAS

always be 0.

# • Port B Control Register L1 (PBCRL1)

13

PB3 MD1 12

PB3 MD0 PB2 MD2 PB2 MD1 PB2 MD0

14

PB3 MD2

_		IVIDE	IVIDI	IVIDO		INDE	IVIDI	IVIDO		_				
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R	R	R	R
				Initial										
Bit	Bit	Nam	е	Value		R/W	De	script	ion					
15	_			0		R	Re	serve	b					
							Thi	s bit is	s alwa	ays rea	ad as	0. Th	e write	e value
							alw	ays b	e 0.					
14	РΒ	3MD2	2	0		R/W	PB	3 Moc	le					
13	РΒ	3MD1		0		R/W	Se	ect th	e fun	ction c	of the			
12	РΒ	3MD0	)	0		R/W	PB	3/IRQ	1/PO	E1/TI	C5V/S	DA p	in.	
							000	): PB3	3 I/O (	port)				
							00	I: IRQ	1 inp	ut (IN	ΓC)			
							010	): POI	Ξ1 inp	out (P0	OE)			
							01	1: TIC	5V in	put (M	TU2)			
							100	): SDA	A I/O	(IIC2)				
							Oth	ner tha	an ab	ove: S	etting	prohi	bited	
11	_			0		R	Re	serve	t					
										ays rea	ad as	0. Th	e write	e value
							aıw	ays b	eυ.					

7 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write vashould always be 0.

Rev. 3.00 Jan. 18, 2010 Page 822 of 1154 REJ09B0402-0300



13	PB7MD1	0	R/W	Select the function of the PB7/CS1/CRx0 pi
12	PB7MD0	0	R/W	000: PB7 I/O (port)
				101: CS1 output (BSC)*
				110: CRx0 input (RCAN-ET)
				Other than above: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
10	PB6MD2	0	R/W	PB6 Mode
9	PB6MD1	0	R/W	Select the function of the PB6/WAIT/CTx0 p
8	PB6MD0	0	R/W	000: PB6 I/O (port)

R/W

R

always be 0.

101: WAIT input (BSC)\* 110: CTx0 output (RCAN-ET) Other than above: Setting prohibited

Reserved

always be 0.

PB7 Mode

0

14

7

PB7MD2

0



This bit is always read as 0. The write value

This bit is always read as 0. The write value

3		0	R	Reserved
				This bit is always read as 0. The write value salways be 0.
2	PB4MD2	0	R/W	PB4 Mode
1	PB4MD1	0	R/W	Select the function of the PB4/A18/IRQ2/POI
0	PB4MD0	0	R/W	TIC5US pin.
				000: PB4 I/O (port)
				001: IRQ2 input (INTC)
				011: TIC5US input (MTU2S)
				101: A18 output (BSC)*

mode. Do not set to this value in single-chip mode.

Note:

RENESAS

111: POE4 input (POE)

This function is available only in the on-chip ROM enabled/disabled external-e

Other than above: Setting prohibited

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 824 of 1154

				, ,
				100: SDA I/O (IIC2)
				101: A17 output (BSC)*2
				Other than above: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write valu always be 0.
10	PB2MD2	0*1	R/W	PB2 Mode
9	PB2MD1	0	R/W	Select the function of the PB2/A16/IRQ0/P
8	PB2MD0	0*1	R/W	TIC5VS/SCL pin.
				000: PB2 I/O (port)
				001: IRQ0 input (INTC)
				010: POE0 input (POE)
				011: TIC5VS input (MTU2S)
				100: SCL I/O (IIC2)
				101: A16 output (BSC)*2
				Other than above: Setting prohibited

always be 0.

TIC5V/SDA pin.

000: PB3 I/O (port)
001: IRQ1 input (INTC)
010: POE1 input (POE)
011: TIC5V input (MTU2)

Select the function of the PB3/A17/IRQ1/PC

PB3 Mode

14

13

12

PB3MD2

PB3MD1

PB3MD0

0\*1

0\*1

0

R/W

R/W

R/W

Rev. 3.00 Jan. 18, 2010 Page

REJ09

i	_	Ü	К	Heservea
				This bit is always read as 0. The write value salways be 0.
	PB0MD2	0	R/W	PB0 Mode
	PB0MD1	0	R/W	Select the function of the PB0/BACK/TIC5W
)	PB0MD0	0	R/W	000: PB0 I/O (port)
				011: TIC5WS input (MTU2S)
				101: BACK output (BSC)*2

Other than above. Setting prohibited

Other than above: Setting prohibited Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode.

2. This function is available only in the on-chip ROM enabled/disabled external-e mode. Do not set to this value in single-chip mode.

RENESAS

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 826 of 1154

3

2

1 0 Bits 15 to 11 of PDIORL are reserved. These bits are always read as 0. The write value always be 0.

The initial value of PDIORL is H'0000.


Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
[	-	-	-	-	-	PD10 IOR	PD9 IOR	PD8 IOR	PD7 IOR	PD6 IOR	PD5 IOR	PD4 IOR	PD3 IOR	PD2 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Rev. 3.00 Jan. 18, 2010 Page

REJ09

Bit	Bit Name	Initial Value	R/W	Description
15 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write versions should always be 0.
10	PD10MD2	0	R/W	PD10 Mode
9	PD10MD1	0	R/W	Select the function of the PD10/SSO pin.
8	PD10MD0	0	R/W	000: PD10 I/O (port)
				101: SSO I/O (SSU)
				Other than above: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.

R/W: R R R R R R/W R/W R R/W R/W R R/W F



2	PD8MD2	0	H/W	PD8 Mode
1	PD8MD1	0	R/W	Select the function of the PD8/SCK2/SSCK
0	PD8MD0	0	R/W	000: PD8 I/O (port)
				101: SSCK I/O (SSU)
				110: SCK2 I/O (SCI)
				Other than above: Setting prohibited

Rev. 3.00 Jan. 18, 2010 Page

REJ09

				always be 0.
14	PD7MD2	0	R/W	PD7 Mode
13	PD7MD1	0	R/W	Select the function of the PD7/D7/SCS/TXD2
12	PD7MD0	0*1	R/W	000: PD7 I/O (port)
				001: D7 I/O (BSC)*2
				101: SCS I/O (SSU)
				110: TXD2 output (SCI)
				Other than above: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
10	PD6MD2	0	R/W	PD6 Mode
9	PD6MD1	0	R/W	Select the function of the PD6/D6/RXD2 pin.
8	PD6MD0	0*1	R/W	000: PD6 I/O (port)
				001: D6 I/O (BSC)*2
				110: RXD2 input (SCI)
				Other than above: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value

always be 0.

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 830 of 1154

REJ09B0402-0300

0	PΙ	D4MD0	0*1	R/W	000: PD4 I/O (port)
					001: D4 I/O (BSC)*2
					110: TXD1 output (SCI)
					Other than above: Setting prohibited
Notes:	1. T	ne initial val	ue is 1 in th	ne on-chi	p ROM disabled external-extension mode.
	2. T	nis function	is available	only in	the on-chip ROM enabled/disabled external-

R/W

R/W

always be 0.

Select the function of the PD4/D4/TXD1 pin

3

0

R

0\*

R/W

2 PD0 MD2

0

R/W

PD4 Mode

# Port D Control Register L1 (PDCRL1)

PD4MD2

PD4MD1

0

0

2

1

Bit:	15	14	13	12	11	10	9	8	/	6	5	
	-	PD3 MD2	PD3 MD1	PD3 MD0	-	PD2 MD2	PD2 MD1	PD2 MD0	-	PD1 MD2	PD1 MD1	Г
Initial value:	0	0	0	0*	0	0	0	0*	0	0	0	Т
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	ı

mode. Do not set to this value in single-chip mode.

Note: \* The initial value is 1 in the on-chip ROM disabled external-extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write valu always be 0.
				·

always be 0.  6 PD1MD2 0 R/W PD1 Mode  5 PD1MD1 0 R/W Select the function of the PD1/D1/TXD  4 PD1MD0 0*¹ R/W 000: PD1 I/O (port) 001: D1 I/O (BSC)*² 110: TXD0 output (SCI) Other than above: Setting prohibited  3 — 0 R Reserved This bit is always read as 0. The write always be 0.  2 PD0MD2 0 R/W PD0 Mode  1 PD0MD1 0 R/W Select the function of the PD0/D0/RXD  0 PD0MD0 0*¹ R/W 000: PD0 I/O (port) 001: D0 I/O (BSC)*² 110: RXD0 input (SCI) Other than above: Setting prohibited  Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mo 2. This function is available only in the on-chip ROM enabled/disabled external	_	U	н	Reserved
5 PD1MD1 0 R/W Select the function of the PD1/D1/TXD 4 PD1MD0 0*1 R/W 000: PD1 I/O (port) 001: D1 I/O (BSC)*2 110: TXD0 output (SCI) Other than above: Setting prohibited 3 — 0 R Reserved This bit is always read as 0. The write always be 0. 2 PD0MD2 0 R/W PD0 Mode 1 PD0MD1 0 R/W Select the function of the PD0/D0/RXD 0 PD0MD0 0*1 R/W 000: PD0 I/O (port) 001: D0 I/O (BSC)*2 110: RXD0 input (SCI) Other than above: Setting prohibited  Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mo 2. This function is available only in the on-chip ROM enabled/disabled external				This bit is always read as 0. The write value always be 0.
4 PD1MD0 0*1 R/W 000: PD1 I/O (port) 001: D1 I/O (BSC)*2 110: TXD0 output (SCI) Other than above: Setting prohibited  3 — 0 R Reserved This bit is always read as 0. The write always be 0.  2 PD0MD2 0 R/W PD0 Mode 1 PD0MD1 0 R/W Select the function of the PD0/D0/RXD 0 PD0MD0 0*1 R/W 000: PD0 I/O (port) 001: D0 I/O (BSC)*2 110: RXD0 input (SCI) Other than above: Setting prohibited  Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mo 2. This function is available only in the on-chip ROM enabled/disabled external	PD1MD2	0	R/W	PD1 Mode
001: D1 I/O (BSC)*² 110: TXD0 output (SCI) Other than above: Setting prohibited  3 — 0 R Reserved This bit is always read as 0. The write always be 0.  2 PD0MD2 0 R/W PD0 Mode 1 PD0MD1 0 R/W Select the function of the PD0/D0/RXD 0 PD0MD0 0*¹ R/W 000: PD0 I/O (port) 001: D0 I/O (BSC)*² 110: RXD0 input (SCI) Other than above: Setting prohibited  Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mo 2. This function is available only in the on-chip ROM enabled/disabled external	PD1MD1	0	R/W	Select the function of the PD1/D1/TXD0 pin
110: TXD0 output (SCI) Other than above: Setting prohibited  3 — 0 R Reserved This bit is always read as 0. The write always be 0.  2 PD0MD2 0 R/W PD0 Mode 1 PD0MD1 0 R/W Select the function of the PD0/D0/RXD 0 PD0MD0 0*1 R/W 000: PD0 I/O (port) 001: D0 I/O (BSC)*2 110: RXD0 input (SCI) Other than above: Setting prohibited  Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mo 2. This function is available only in the on-chip ROM enabled/disabled external	PD1MD0	0*1	R/W	000: PD1 I/O (port)
Other than above: Setting prohibited  3 — 0 R Reserved This bit is always read as 0. The write always be 0.  2 PD0MD2 0 R/W PD0 Mode 1 PD0MD1 0 R/W Select the function of the PD0/D0/RXD 0 PD0MD0 0*1 R/W 000: PD0 I/O (port) 001: D0 I/O (BSC)*2 110: RXD0 input (SCI) Other than above: Setting prohibited  Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mo 2. This function is available only in the on-chip ROM enabled/disabled external				001: D1 I/O (BSC)*2
3 — 0 R Reserved This bit is always read as 0. The write always be 0.  2 PD0MD2 0 R/W PD0 Mode 1 PD0MD1 0 R/W Select the function of the PD0/D0/RXD 0 PD0MD0 0*1 R/W 000: PD0 I/O (port) 001: D0 I/O (BSC)*2 110: RXD0 input (SCI) Other than above: Setting prohibited  Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mo 2. This function is available only in the on-chip ROM enabled/disabled external				110: TXD0 output (SCI)
This bit is always read as 0. The write always be 0.  PD0MD2				Other than above: Setting prohibited
always be 0.  2 PD0MD2 0 R/W PD0 Mode  1 PD0MD1 0 R/W Select the function of the PD0/D0/RXD  0 PD0MD0 0*1 R/W 000: PD0 I/O (port) 001: D0 I/O (BSC)*2 110: RXD0 input (SCI) Other than above: Setting prohibited  Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mo 2. This function is available only in the on-chip ROM enabled/disabled external	_	0	R	Reserved
1 PD0MD1 0 R/W Select the function of the PD0/D0/RXD 0 PD0MD0 0*1 R/W 000: PD0 I/O (port) 001: D0 I/O (BSC)*2 110: RXD0 input (SCI) Other than above: Setting prohibited  Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mo 2. This function is available only in the on-chip ROM enabled/disabled external				This bit is always read as 0. The write value always be 0.
0 PD0MD0 0*1 R/W 000: PD0 I/O (port) 001: D0 I/O (BSC)*2 110: RXD0 input (SCI) Other than above: Setting prohibited  Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mo 2. This function is available only in the on-chip ROM enabled/disabled external	PD0MD2	0	R/W	PD0 Mode
001: D0 I/O (BSC)*2 110: RXD0 input (SCI) Other than above: Setting prohibited  Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mo 2. This function is available only in the on-chip ROM enabled/disabled external	PD0MD1	0	R/W	Select the function of the PD0/D0/RXD0 pin
110: RXD0 input (SCI) Other than above: Setting prohibited  Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mo 2. This function is available only in the on-chip ROM enabled/disabled exte	PD0MD0	0*1	R/W	000: PD0 I/O (port)
Other than above: Setting prohibited  Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mo  2. This function is available only in the on-chip ROM enabled/disabled external-extension.				001: D0 I/O (BSC)*2
Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mo 2. This function is available only in the on-chip ROM enabled/disabled external				110: RXD0 input (SCI)
2. This function is available only in the on-chip ROM enabled/disabled exte				
				Other than above: Setting prohibited
made. Do not got to this value in single ship made	1. The initial v	/alue is 1 i	n the on-c	<u> </u>
mode. Do not set to this value in single-chip mode.	2. This function	n is availa	able only ir	hip ROM disabled external-extension mode.  n the on-chip ROM enabled/disabled external-e
	2. This function	n is availa	able only ir	hip ROM disabled external-extension mode.  The on-chip ROM enabled/disabled externa
Notes:		PD1MD1 PD1MD0  PD0MD2 PD0MD1	PD1MD2 0 PD1MD1 0 PD1MD0 0*1  — 0  PD0MD2 0 PD0MD1 0	PD1MD2 0 R/W PD1MD1 0 R/W PD1MD0 0*1 R/W  — 0 R  PD0MD2 0 R/W PD0MD1 0 R/W



REJ09B0402-0300

10

9

8

7

PD2MD2

PD2MD1

PD2MD0

0

0

n

0\*1

R/W

R/W

R/W

R

PD2 Mode

Reserved

000: PD2 I/O (port)

001: D2 I/O (BSC)\*2 110: SCK0 I/O (SCI)

Select the function of the PD2/D2/SCK0 pin.

Other than above: Setting prohibited

to 1, and an input pin if the bit is cleared to 0.

Bits 15 to 6 of PEIORH are reserved. These bits are always read as 0. The write value sl always be 0.

The initial values of PEIORL and PEIORH are H'0000, respectively.

## • Port E I/O Register H (PEIORH)

DIL	. 15	14	13	12	11	10	9	8	/	О	5	4	3	2
ſ	-	-	-	-	-	-	-	-	-	-	PE21 IOR	PE20 IOR	PE19 IOR	PE18 IOR
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W

### • Port E I/O Register L (PEIORL)

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2
	PE15 IOR	PE14 IOR	PE13 IOR	PE12 IOR	PE11 IOR	PE10 IOR	PE9 IOR	PE8 IOR	PE7 IOR	PE6 IOR	PE5 IOR	PE4 IOR	PE3 IOR	PE2 IOR
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0

R/W: R/W R/W R/W R/W R/W R/W

REJ09

PE21MD1	0	R/W	PE21 Mode
PE21MD0	0	R/W	Select the function of the PE21/TIOC4DS/TF Fixed to TRST input when using the E10A (A = low).
			00: PE21 I/O (port)
			01: TIOC4DS I/O (MTU2S)
			Other than above: Setting prohibited
_	All 0	R	Reserved
			These bits are always read as 0. The write vashould always be 0.
PE20MD1	0	R/W	PE20 Mode
PE20MD0	0	R/W	Select the function of the PE20/TIOC4CS/TMFixed to TMS input when using the E10A (AS low).
	PE21MD0  PE20MD1	PE21MD0 0  — All 0  PE20MD1 0	PE21MD0 0 R/W  — All 0 R  PE20MD1 0 R/W

Initial value: 0

Bit

15 to 6

R/W: R

0

R

R

**Bit Name** 

0

R

Initial

Value

All 0

0

R

0

R

R/W

R

0

R

0

R

**Description** 

should always be 0.

00: PE20 I/O (port)

01: TIOC4CS I/O (MTU2S)

Other than above: Setting prohibited

Reserved

R

0

R/W

These bits are always read as 0. The write va

0

R/W

0

R

0

R



11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write should always be 0.
9	PE18MD1	0	R/W	PE18 Mode
8	PE18MD0	0	R/W	Select the function of the PE18/TIOC4AS/T Fixed to TDI input when using the E10A ( $\overline{A}$ S low).
				00: PE18 I/O (port)
				01: TIOC4AS I/O (MTU2S)
				Other than above: Setting prohibited
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write should always be 0.

R/W

R/W

PE19 Mode

00: PE19 I/O (port)

01: TIOC4BS I/O (MTU2S)

Other than above: Setting prohibited

= low).

Select the function of the PE19/TIOC4BS/T

Fixed to TDO output when using the E10A

13

12

PE19MD1

PE19MD0

0

0

RENESAS

Rev. 3.00 Jan. 18, 2010 Page

REJ09

2	PE16MD2	0	R/W	PE16 Mode
1	PE16MD1	0	R/W	Select the function of the
0	PE16MD0	0	R/W	PE16/TIOC3BS/ASEBRKAK/ASEBRK pin. F ASEBRKAK output/ASEBRK input when usir E10A (ASEMD0 = low).  000: PE16 I/O (port)  001: TIOC3BS I/O (MTU2S)  Other than above: Setting prohibited
				01

always be 0.

# Port E Control Register L4 (PECRL4)

PE15 | PE15 | PE15 |

PE15   PE15   PE15   PE15   PE14   PE14	Bit	Bi	t Nam	e	Initial Value		R/W	De	script	ion						
MD2   MD1   MD0   MD2   MD1   MD0     MD1   MD0   MD2	R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R/W	R/W	R	R/W	
	Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Π
	[	-				-				-	-			-		F

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 836 of 1154



				Other than above: Setting prohibited
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write should always be 0.
5	PE13MD1	0	R/W	PE13 Mode
4	PE13MD0	0	R/W	Select the function of the PE13/TIOC4B/ $\overline{\mathrm{M}}$
				00: PE13 I/O (port)
				01: TIOC4B I/O (MTU2)
				10: MRES input (INTC)
				Other than above: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write valu always be 0.
2	PE12MD2	0	R/W	PE12 Mode
1	PE12MD1	0	R/W	Select the function of the PE12/TIOC4A pin
0	PE12MD0	0	R/W	000: PE12 I/O (port)
				001: TIOC4A I/O (MTU2)
				Other than above: Setting prohibited

R/W

R/W

R/W

10

9

8

PE14MD2

PE14MD1

PE14MD0

0

0

0

aiways be 0.

PE14 Mode

000: PE14 I/O (port) 001: TIOC4C I/O (MTU2)

Select the function of the PE14/TIOC4C pin

REJ09

Rev. 3.00 Jan. 18, 2010 Page

14	PE11MD2	0	R/W	PE11 Mode
13	PE11MD1	0	R/W	Select the function of the PE11/TIOC3D pin
12	PE11MD0	0	R/W	000: PE11 I/O (port)
				001: TIOC3D I/O (MTU2)
				Other than above: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
10	PE10MD2	0	R/W	PE10 Mode
9	PE10MD1	0	R/W	Select the function of the PE10/TIOC3C pin
8	PE10MD0	0	R/W	000: PE10 I/O (port)
				001: TIOC3C I/O (MTU2)
				Other than above: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
6	PE9MD2	0	R/W	PE9 Mode
5	PE9MD1	0	R/W	Select the function of the PE9/TIOC3B pin.
4	PE9MD0	0	R/W	000: PE9 I/O (port)
				001: TIOC3B I/O (MTU2)
				Other than above: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.

Rev. 3.00 Jan. 18, 2010 Page 838 of 1154 RENESAS



REJ09B0402-0300

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
14	PE7MD2	0	R/W	PE7 Mode
13	PE7MD1	0	R/W	Select the function of the PE7/TIOC2B pin.
12	PE7MD0	0	R/W	000: PE7 I/O (port)
				001: TIOC2B I/O (MTU2)
				Other than above: Setting prohibited

R

R/W

R/W

R/W

Other than above: Setting prohibited

7 — 0 R Reserved
This bit is always read as 0. The write value always be 0.

0

0

0

0

Initial value:

11

10

9

8

R/W: R

0

R/W

PE6MD2

PE6MD1

PE6MD0

R/W

0

R/W

0

R

0

R/W

0

R/W

0

R/W

Reserved

always be 0.
PE6 Mode

000: PE6 I/O (port)

001: TIOC2A I/O (MTU2) 110: SCK1 I/O (SCI)

0

R

0

R/W

0

R/W

This bit is always read as 0. The write value

Select the function of the PE6/TIOC2A/SCk

0

R/W

0

R

MD2

0

R/W

2	PE4MD2	0	R/W	PE4 Mode
1	PE4MD1	0	R/W	Select the function of the PE4/TIOC1A/RXD
0	PE4MD0	0	R/W	000: PE4 I/O (port)
				001: TIOC1A I/O (MTU2)
				110: RXD1 input (SCI)
				Other than above: Setting prohibited

aiways be 0.

# Port E Control Register L1 (PECRL1) Bit: 15 14 13 12 11 10

	L		MD2	MD1	MD0		MD2	MD1	MD0		MD2	MD1	MD0			L
Initia	l value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	
Bit		Bit	: Nam	e	Initial Value		R/W	De	script	ion						
15		_			0		R	Re	serve	t						
									s bit is ays b		ays rea	ad as	0. The	e write	e valu	е
14		PE	3MD2	2	0		R/W	PE	3 Mod	le						
13		PE	3MD1		0		R/W	Sel	ect th	e fun	ction c	of the	PE3/T	IOC0	D/SC	K
12		PE	3MD0	)	0		R/W	000	): PE3	1/0	(port)					

	Other than above: Setting prohibited
Rev. 3.00 Jan. 18, 2010 Page 840 of 1154	



001: TIOC0D I/O (MTU2) 110: SCK0 I/O (SCI)

REJ09B0402-0300

3, 2				Other than above: Setting prohibited
- ,	_	All 0	R	Reserved
				These bits are always read as 0. The write should always be 0.
1	PE0MD1	0	R/W	PE0 Mode
0	PE0MD0	0	R/W	Select the function of the PE0/TIOC0A pir
				00: PE0 I/O (port)
				01: TIOC0A I/O (MTU2)
				Other than above: Setting prohibited

R

R/W

R/W

R/W

PE1MD2

PE1MD1

PE1MD0

0

0

0

6

5

4

Reserved

always be 0.

000: PE1 I/O (port)

001: TIOC0B I/O (MTU2)

PE1 Mode

Other than above. Setting prohibited

This bit is always read as 0. The write value

Select the function of the PE1/TIOC0B/RXD



RENESAS

Rev. 3.00 Jan. 18, 2010 Page

5	PE21MD1	0	R/W	PE21 Mode
4	PE21MD0	0	R/W	Select the function of the PE21/WRL/TIOC4I pin. Fixed to $\overline{TRST}$ input when using the E10 (ASEMD0 = low).
				00: PE21 I/O (port)
				01: TIOC4DS I/O (MTU2S)
				10: WRL output (BSC)*
				Other than above: Setting prohibited
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write vashould always be 0.
1	PE20MD1	0	R/W	PE20 Mode
0	PE20MD0	0	R/W	Select the function of the PE20/TIOC4CS/TMFixed to TMS input when using the E10A (AS low).

mode. Do not set to this value in single-chip mode.

These bits are always read as 0. The write vi

should always be 0.

Note:

RENESAS

00: PE20 I/O (port)

This function is available only in the on-chip ROM enabled/disabled external-e

01: TIOC4CS I/O (MTU2S)

Other than above: Setting prohibited

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 842 of 1154

				10: RD output (BSC)*
				Other than above: Setting prohibited
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write should always be 0.
9	PE18MD1	0	R/W	PE18 Mode
8	PE18MD0	0	R/W	Select the function of the PE18/CS1/TIOC4 pin. Fixed to TDI input when using the E104 (ASEMD0 = low).
				00: PE18 I/O (port)
				01: TIOC4AS I/O (MTU2S)
				10: CS1 output (BSC)*
				Other than above: Setting prohibited
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write should always be 0.

13

12

PE19MD1

PE19MD0

0

0

R/W

R/W

PE19 Mode

 $(\overline{\mathsf{ASEMD0}} = \mathsf{low}).$ 00: PE19 I/O (port)

01: TIOC4BS I/O (MTU2S)

Select the function of the PE19/RD/TIOC4E pin. Fixed to TDO output when using the E1



Rev. 3.00 Jan. 18, 2010 Page

				This bit is always read as 0. The write value always be 0.
2	PE16MD2	0	R/W	PE16 Mode
1	PE16MD1	0	R/W	Select the function of the
0	PE16MD0	0	R/W	PE16/WAIT/TIOC3BS/ASEBRKAK/ASEBR Fixed to ASEBRKAK output/ASEBRK input using the E10A (ASEMD0 = low).

010: WAIT input (BSC)\* Other than above: Setting prohibited This function is available only in the on-chip ROM enabled/disabled external-e Note: mode. Do not set to this value in single-chip mode.

000: PE16 I/O (port)

001: TIOC3BS I/O (MTU2S)

0 R/W

Port E Control Register L4 (PECRL4)

Rev. 3.00 Jan. 18, 2010 Page 844 of 1154

	Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	
		-	PE15 MD2	PE15 MD1	PE15 MD0	-	PE14 MD2	PE14 MD1	PE14 MD0	-	-	PE13 MD1	PE13 MD0	-	
Initia	al value:	0	0	0	0	0	0	0	0	0	0	0	0	0	
	R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R/W	R/W	R	

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.

REJ09B0402-0300



				, ,
				Other than above: Setting prohibited
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write should always be 0.
5	PE13MD1	0	R/W	PE13 Mode
4	PE13MD0	0	R/W	Select the function of the PE13/TIOC4B/MF
				00: PE13 I/O (port)
				01: TIOC4B I/O (MTU2)
				10: MRES input (INTC)
				Other than above: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
2	PE12MD2	0	R/W	PE12 Mode
1	PE12MD1	0	R/W	Select the function of the PE12/TIOC4A pir
0	PE12MD0	0	R/W	000: PE12 I/O (port)
				001: TIOC4A I/O (MTU2)
				Other than above: Setting prohibited

R/W

R/W

R/W

10

9

8

PE14MD2

PE14MD1

PE14MD0

0

0

0

always be 0.

PE14 Mode

000: PE14 I/O (port) 001: TIOC4C I/O (MTU2)

Select the function of the PE14/TIOC4C pin

REJ09

Rev. 3.00 Jan. 18, 2010 Page

				always be 0.
14	PE11MD2	0	R/W	PE11 Mode
13	PE11MD1	0	R/W	Select the function of the PE11/TIOC3D pin
12	PE11MD0	0	R/W	000: PE11 I/O (port)
				001: TIOC3D I/O (MTU2)
				Other than above: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
10	PE10MD2	0*1	R/W	PE10 Mode
9	PE10MD1	0	R/W	Select the function of the PE10/CS0/TIOC3
8	PE10MD0	0	R/W	000: PE10 I/O (port)
				001: TIOC3C I/O (MTU2)
				100: CS0 output (BSC)*2
				Other than above: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
6	PE9MD2	0	R/W	PE9 Mode
5	PE9MD1	0	R/W	Select the function of the PE9/TIOC3B pin.
4	PE9MD0	0	R/W	000: PE9 I/O (port)



001: TIOC3B I/O (MTU2)

Other than above: Setting prohibited

Other than above. Setting prohibited

Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode.

2. This function is available only in the on-chip ROM enabled/disabled external-

mode. Do not set to this value in single-chip mode.

9

# • Port E Control Register L2 (PECRL2) 14

13

12

Bit: 15

							•	•			•			
	-	PE7 MD2	PE7 MD1	PE7 MD0	-	PE6 MD2	PE6 MD1	PE6 MD0	-	PE5 MD2	PE5 MD1	PE5 MD0	-	PE4 MD2
Initial value:	0	0*1	0	0	0	0*1	0	0	0	0*1	0	0	0	0*1
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W
Note: 1 T	ha ini	بريامير امنه		the en	abia D	NA diaa	ماما مراما	taunal a						

10

Note: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode.

11

		Initial		
Bit	Bit Name	Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
14	PE7MD2	0*1	R/W	PE7 Mode
13	PE7MD1	0	R/W	Select the function of the PE7/A14/TIOC2B
12	PE7MD0	0	R/W	000: PE7 I/O (port)
				001: TIOC2B I/O (MTU2)
				100: A14 output (BSC)*2
				Other than above: Setting prohibited
11	_	0	R	Reserved

always be 0.

This bit is always read as 0. The write value

3

5	PE5MD1	0	R/W	Select the function of the PE5/A12/TIOC1B/		
4	PE5MD0	0	R/W	000: PE5 I/O (port)		
				001: TIOC1B I/O (MTU2)		
				100: A12 output (BSC)*2		
				110: TXD1 output (SCI)		
				Other than above: Setting prohibited		
3	_	0	R	Reserved		
				This bit is always read as 0. The write value always be 0.		
2	PE4MD2	0*1	R/W	PE4 Mode		
1	PE4MD1	0	R/W	Select the function of the PE4/A11/TIOC1A/F		
0	PE4MD0	0	R/W	000: PE4 I/O (port)		
				001: TIOC1A I/O (MTU2)		
				100: A11 output (BSC)* <sup>2</sup>		
				110: RXD1 input (SCI)		
				Other than above: Setting prohibited		
Notes:	Notes: 1. The initial value is 1 in the on-chip ROM disabled external-extension mode.					

0\*1

PE5MD2

6

R/W

mode. Do not set to this value in single-chip mode.



2. This function is available only in the on-chip ROM enabled/disabled external-e

This bit is always read as 0. The write value

always be 0.

PE5 Mode

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 848 of 1154

11	_	0	R	Reserved
				This bit is always read as 0. The write valu always be 0.
10	PE2MD2	0	R/W	PE2 Mode
9	PE2MD1	0	R/W	Select the function of the PE2/TIOC0C/TX
8	PE2MD0	0	R/W	000: PE2 I/O (port)
				001: TIOC0C I/O (MTU2)
				110: TXD0 output (SCI)
				Other than above: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.

14

13

12

PE3MD2

PE3MD1

PE3MD0

0

0

0

R/W

R/W

R/W

PE3 Mode

000: PE3 I/O (port) 001: TIOC0D I/O (MTU2) 110: SCK0 I/O (SCI)

Select the function of the PE3/TIOC0D/SCh

Other than above: Setting prohibited

Rev. 3.00 Jan. 18, 2010 Page

				Should always be o.
1	PE0MD1	0	R/W	PE0 Mode
0	PE0MD0	0	R/W	Select the function of the PE0/TIOC0A pir
				00: PE0 I/O (port)
				01: TIOC0A I/O (MTU2)
				Other than above: Setting prohibited

Rev. 3.00 Jan. 18, 2010 Page 850 of 1154

15 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write should always be 0.
1	IRQMD1	0	R/W	Port E IRQOUT Pin Function Select
0	IRQMD0	0	R/W	Select the IRQOUT pin function when bits 1 (PE15MD2 to PE15MD0) in PECRL4 are set
				00: Interrupt request accept signal output
				01: Setting prohibited
				10: Interrupt request accept signal output
				11: Always high-level output

Description

Bit

**Bit Name** 

Value

R/W

functions. Table 20.14 shows the transmit forms of input functions anocated to se pins. When using one of the functions shown below in multiple pins, use it with c signal polarity considering the transmit forms.

# Table 20.14 Transmit Forms of Input Functions Allocated to Multiple Pins

OR Type	AND Type
SCK0 to SCK2, RXD0 to RXD2	IRQ0 to IRQ3, WAIT, POE0, POE1, POE5

Signals input to several pins are formed as one signal through OR log OR type: signal is transmitted into the LSI.

AND type: Signals input to several pins are formed as one signal through AND to the signal is transmitted into the LSI.

- When the pin function is output Each selected pin can output the same function.
- 2. When the port input is switched from a low level to the IRQ edge for the pins that are
  - multiplexed with input/output and IRQ, the corresponding edge is detected. 3. Do not set functions other than those specified in tables 20.10 to 20.12. Otherwise, co
  - operation cannot be guaranteed. 4. PFC setting in single-chip mode (MCU operating mode 3)

In single-chip mode, do not set the PFC to select address bus, data bus, bus control, or BREQ, BACK, or CK signals. If they are selected, address bus signals function as his low-level outputs, data bus signals function as high-impedance outputs, and the other signals function as high-level outputs. As BREQ and WAIT function as inputs, do no

them open. However, the bus-mastership-request inputs and external waits are disable

RENESAS

port is provided with a data register for storing the pin data.

RENESAS

Rev. 3.00 Jan. 18, 2010 Page




Figure 21.1 Port A (SH7131/SH7136)

Rev. 3.00 Jan. 18, 2010 Page 854 of 1154

REJ09B0402-0300






Figure 21.2 Port A (SH7132/SH7137)



#### 21.1.2 Port A Data Register L (PADRL)

The port A data register L (PADRL) is a 16-bit readable/writable register that stores port Bits PA15DR to PA0DR correspond to pins PA15 to PA0 (multiplexed functions omitted

When a pin function is general output, if a value is written to PADRL, that value is output from the pin, and if PADRL is read, the register value is returned directly regardless of the state.

When a pin function is general input, if PADRL is read, the pin state, not the register value returned directly. If a value is written to PADRL, although that value is written into PAD does not affect the pin state. Table 21.2 summarizes port A data register read/write opera

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	PA15 DR	PA14 DR	PA13 DR	PA12 DR	PA11 DR	PA10 DR	PA9 DR	PA8 DR	PA7 DR	PA6 DR	PA5 DR	PA4 DR	PA3 DR	PA2 DR	Ī
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 3.00 Jan. 18, 2010 Page 856 of 1154 REJ09B0402-0300

RENESAS

0	TAODIT	0	1 t/ V V
7	PA7DR	0	R/W
6	PA6DR	0	R/W
5	PA5DR	0	R/W
4	PA4DR	0	R/W
3	PA3DR	0	R/W
2	PA2DR	0	R/W
1	PA1DR	0	R/W
0	PA0DR	0	R/W

# Table 21.2 Port A Data Register L (PADRL) Read/Write Operations

# • PADRL Bits 15 to 0

PAIOR	Pin Function	Read	Write		
0	General input	Pin state	Can write to PADRL, but it has no effect state		
	Other than general input	Pin state	Can write to PADRL, but it has no effect state		
1	General output	PADRL value	Value written is output from pin		
	Other than general output	PADRL value	Can write to PADRL, but it has no effect state		

Bit	Bit Name	Value	R/W	Description
15	PA15PR	Pin state	R	The pin state is returned regardless of the PFC
14	PA14PR	Pin state	R	These bits cannot be modified.
13	PA13PR	Pin state	R	-
12	PA12PR	Pin state	R	-
11	PA11PR	Pin state	R	-
10	PA10PR	Pin state	R	
9	PA9PR	Pin state	R	-
8	PA8PR	Pin state	R	
7	PA7PR	Pin state	R	
6	PA6PR	Pin state	R	
5	PA5PR	Pin state	R	
4	PA4PR	Pin state	R	
3	PA3PR	Pin state	R	-
2	PA2PR	Pin state	R	_
1	PA1PR	Pin state	R	_

Rev. 3.00 Jan. 18, 2010 Page 858 of 1154

PA0PR

Pin state R



Figure 21.3 Port B (SH7131/SH7136)

Port B in the SH7132 and SH7137 is an input/output port with the eight pins shown in fi




Figure 21.4 Port B (SH7132/SH7137)



Rev. 3.00 Jan. 18, 2010 Page

### 21.2.2 Port B Data Register L (PBDRL)

The port B data register L (PBDRL) is a 16-bit readable/writable register that stores port Bits PB7DR to PB2DR correspond to pins PB7 to PB2, respectively (multiplexed function omitted here) in the SH7131 and SH7136. Bits PB7DR to PB0DR correspond to pins PB respectively (multiplexed functions omitted here) in the SH7132 and SH7137.

When a pin function is general output, if a value is written to PBDRL, that value is output from the pin, and if PBDRL is read, the register value is returned directly regardless of the state.

When a pin function is general input, if PBDRL is read, the pin state, not the register valureturned directly. If a value is written to PBDRL, although that value is written into PBD does not affect the pin state. Table 21.4 summarizes port B data register read/write operates the pin state.

Rev. 3.00 Jan. 18, 2010 Page 860 of 1154 REJ09B0402-0300

RENESAS

	PB6DR	0	R/W	_
	PB5DR	0	R/W	_
	PB4DR	0	R/W	_
	PB3DR	0	R/W	_
	PB2DR	0	R/W	_
, 0	_	All 0	R	F
				T

0

R/W

See table 21.4.

PB7DR

7 6 5 4 3 2 1, Reserved These bits are always read as 0. The write va always be 0.

7	PB7DR	0	R/W
6	PB6DR	0	R/W
5	PB5DR	0	R/W
4	PB4DR	0	R/W
3	PB3DR	0	R/W
2	PB2DR	0	R/W
1	PB1DR	0	R/W
0	PB0DR	0	R/W

# Table 21.4 Port B Data Register (PBDR) Read/Write Operations

#### PBDRL Bits 7 to 0 **PBIOR** Pin Function Read Write Can write to PBDRL, but it has no effect o General input Pin state state Other than Pin state Can write to PBDRL, but it has no effect o general input General output PBDRL value Value written is output from pin Other than PBDRL value Can write to PBDRL, but it has no effect o general output state

See table 21.4.

Rev. 3.00 Jan. 18, 2010 Page 862 of 1154

0

1

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write va always be 0.
7	PB7PR	Pin state	R	The pin state is returned regardless of the PF
6	PB6PR	Pin state	R	These bits cannot be modified.
5	PB5PR	Pin state	R	_
4	PB4PR	Pin state	R	_
3	PB3PR	Pin state	R	_
2	PB2PR	Pin state	R	_
1, 0	_	All 0	R	Reserved
				These bits are always read as 0. The write va always be 0.

0

R

0

R

0

R

0

R

R

R

R

R

R

R

# • PBPRL (SH7132/SH7137)

Initial value: 0

R/W: R

R

R

BIT	: 15	14	13	12	11	10	9	8	/	ь	5	4	3	2
	-	-	-	-	-	-	-	-	PB7 PR	PB6 PR	PB5 PR	PB4 PR	PB3 PR	PB PF
Initial value	: 0	0	0	0	0	0	0	0	*	*	*	*	*	*
R/W	: R	R	R	R	R	R	R	R	R	R	R	R	R	R

Rev. 3.00 Jan. 18, 2010 Page

2	PB2PR	Pin state	R
1	PB1PR	Pin state	R
0	PB0PR	Pin state	R






Figure 21.5 Port D

## 21.3.1 Register Descriptions

Port D is an 11-bit input/output port. Note that port D is not available in the SH7131 and Port D has the following registers. For details on register addresses and register states deprocessing, refer to section 25, List of Registers.

**Table 21.5 Register Configuration** 

Register Name	Abbreviation	R/W	Initial Value	Address	Ac
Port D data register L	PDDRL	R/W	H'0000	H'FFFFD282	8,
Port D port register L	PDPRL	R	H'xxxx	H'FFFFD29E	8,

does not affect the pin state. Table 21.6 summarizes port D data register read/write opera

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	-	-	-	-	-	-	-	-	PB7 DR	PB7 DR	PB5 DR	PB4 DR	PB3 DR	PB2 DR	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	F
			ln	itial											
Bit	Rit	Name		itial alue	D/	w	Doc	criptio	'n						
	ווט	Ivaiii				**			<i>,</i> ,,						
15 to 11	_		A	II O	R		Rese	erved							
								se bits		lways	read	as 0.	The v	vrite v	alı
							alwa	ys be	0.						
10	PD	10DR	0		R/	W	See	table	21.6.						
9	PD	9DR	0		R/	W	=								
8	PD	8DR	0		R/	W	_								
7	PD	7DR	0		R/	W	_								
6	PD	6DR	0		R/	W	_								
5	PD	5DR	0		R/	W	-								
4	PD	4DR	0		R/	W	=								
3	PD	3DR	0		R/	W	_								
2	PD	2DR	0		R/	W	_								
1	PD	1DR	0		R/	W	_								

Rev. 3.00 Jan. 18, 2010 Page 866 of 1154 REJ09B0402-0300

PD0DR

0

R/W



## 21.3.3 Port D Port Register L (PDPRL)

The port D port register L (PDPRL) is a 16-bit read-only register that always returns the the pins regardless of the PFC setting. Bits PD10PR to PD0PR correspond to pins PD10 (multiplexed functions omitted here).

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
[	-	-	-	-	-	PD10 PR	PD9 PR	PD8 PR	PD7 PR	PD6 PR	PD5 PR	PD4 PR	PD3 PR	PD2 PR
Initial value:	0	0	0	0	0	*	*	*	*	*	*	*	*	*
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

RENESAS

Rev. 3.00 Jan. 18, 2010 Page

5	PD5PR	Pin state	R
4	PD4PR	Pin state	R
3	PD3PR	Pin state	R
2	PD2PR	Pin state	R
1	PD1PR	Pin state	R
0	PD0PR	Pin state	R





Figure 21.6 Port E (SH7131/SH7136)



Note: \* SH7137 only.

Figure 21.7 Port E (SH7132/SH7137)



Port E port register H	PEPRH	R	H'00xx	H'FFFFD31C
Port E port register L	PEPRL	R	H'xxxx	H'FFFFD31E

# 21.4.2 Port E Data Registers H and L (PEDRH and PEDRL)

The port E data registers H and L (PEDRH and PEDRL) are 16-bit readable/writable restore port E data. Bits PE21DR to PE0DR correspond to pins PE21 to PE0, respectively (multiplexed functions omitted here).

When a pin function is general output, if a value is written to PEDRH or PEDRL, that v output directly from the pin, and if PEDRH or PEDRL is read, the register value is return.

directly regardless of the pin state.

When a pin function is general input, if PEDRH or PEDRL is read, the pin state, not the value, is returned directly. If a value is written to PEDRH or PEDRL, although that value written into PEDRH or PEDRL, it does not affect the pin state. Table 21.8 summarizes pregister read/write operations.

REJ09

8, 8,

5	PE21DR	0	R/W
4	PE20DR	0	R/W
3	PE19DR	0	R/W
2	PE18DR	0	R/W
1	PE17DR	0	R/W
)	PE16DR	0	R/W

See table 21.8.

Rev. 3.00 Jan. 18, 2010 Page 872 of 1154

12	PE12DR	0	R/W
11	PE11DR	0	R/W
10	PE10DR	0	R/W
9	PE9DR	0	R/W
8	PE8DR	0	R/W
7	PE7DR	0	R/W
6	PE6DR	0	R/W
5	PE5DR	0	R/W
4	PE4DR	0	R/W
3	PE3DR	0	R/W
2	PE2DR	0	R/W
1	PE1DR	0	R/W
0	PE0DR	0	R/W

#### Port E Port Registers H and L (PEPRH and PEPRL) 21.4.3

The port E port registers H and L (PEPRH and PEPRL) are 16-bit read-only registers tha return the states of the pins regardless of the PFC setting. Bits PE21PR to PE0PR corresp pins PE21 to PE0, respectively (multiplexed functions omitted here).

## • PEPRH

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	-	-	-	-	-	-	-	-	-	-	PE21 PR	PE20 PR	PE19 PR	PE18 PR	P
Initial value:	0	0	0	0	0	0	0	0	0	0	*	*	*	*	
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 6	_	All 0	R	Reserved
				These bits are always read as 0. The write valual always be 0.
5	PE21PR	Pin state	R	The pin state is returned regardless of the PFC These bits cannot be modified.
4	PE20PR	Pin state	R	
3	PE19PR	Pin state	R	
2	PE18PR	Pin state	R	_
1	PE17PR	Pin state	R	_
0	PE16PR	Pin state	R	_

Rev. 3.00 Jan. 18, 2010 Page 874 of 1154

REJ09B0402-0300



12	PE12PR	Pin state	R
11	PE11PR	Pin state	R
10	PE10PR	Pin state	R
9	PE9PR	Pin state	R
8	PE8PR	Pin state	R
7	PE7PR	Pin state	R
6	PE6PR	Pin state	R
5	PE5PR	Pin state	R
4	PE4PR	Pin state	R
3	PE3PR	Pin state	R
2	PE2PR	Pin state	R
1	PE1PR	Pin state	R
0	PE0PR	Pin state	R




Figure 21.8 Port F (SH7131/SH7136)




Figure 21.9 Port F (SH7132/SH7137)

# 21.5.1 Register Descriptions

Port F is a 12-bit input-only port in the SH7131 and SH7136, and 16-bit input-only port SH7132 and SH7137. Port F has the following register. For details on register addresses register states during each processing, refer to section 25, List of Registers.

**Table 21.9 Register Configuration** 

Register Name	Abbreviation	R/W	Initial Value	Address	Ac
Port F data register L	PFDRL	R	H'xxxx	H'FFFFD382	8,
	·				

port F data register L read/write operations.

## PFDRL (SH7131/SH7136)

Bit: 15

L	PF15 DR	PF14 DR	PF13 DR	PF12 DR	PF11 DR	PF10 DR	PF9 DR	PF8 DR	-	-	-	-	PF3 DR	PF2 DR
Initial value: R/W:		*	* R	*	*	*	* R	*	0 R	0 R	0 R	0 R	*	*
H/VV:	н	R	н	R	R	R	n	R	н	н	н	н	R	R
			In	itial										
Bit	Bit	Name	e V	alue	R/	W	Des	criptio	on					
15	PF	15DR	Р	in stat	e R		See	table :	21.10.					
14	PF	14DR	Р	in stat	e R		_							
13	PF	13DR	Р	in stat	e R		_							
12	PF	12DR	Р	in stat	e R		_							
11	PF	11DR	Р	in stat	e R		_							
10	PF	10DR	Р	in stat	e R		_							
9	PF	9DR	Р	in stat	e R		='							
8	PF	8DR	Р	in stat	e R									
7 to 4	_		Α	II O	R		Rese	erved						
								se bits ys be		lways	read	as 0.	The w	rite val
3	PF	3DR	Р	in stat	e R		See	table :	21.10.					
2	PF	2DR	Р	in stat	e R									
1	PF	1DR	Р	in stat	e R		_							
							_							

10

Rev. 3.00 Jan. 18, 2010 Page 878 of 1154

Pin state R

REJ09B0402-0300

PF0DR

0



12	PF12DR	Pin state	R
11	PF11DR	Pin state	R
10	PF10DR	Pin state	R
9	PF9DR	Pin state	R
8	PF8DR	Pin state	R
7	PF7DR	Pin state	R
6	PF6DR	Pin state	R
5	PF5DR	Pin state	R
4	PF4DR	Pin state	R
3	PF3DR	Pin state	R
2	PF2DR	Pin state	R
1	PF1DR	Pin state	R
0	PF0DR	Pin state	R

# Table 21.10 Port F Data Register L (PFDRL) Read/Write Operations

## • PFDRL Bits 15 to 0

Pin Function	Read	Write
General input	Pin state	Ignored (no effect on pin state)
ANn input (analog input)	1	Ignored (no effect on pin state)

Rev. 3.00 Jan. 18, 2010 Page 880 of 1154

REJ09B0402-0300



memory with r that is currently mapped. The with r can be switched by bank-switching LSI has started up.

— Size of the user MAT, from which booting-up proceeds after a power-on reset in

- mode: 256 Kbytes or 128 Kbytes — Size of the user boot MAT, from which booting-up proceeds after a power-on re-
- boot mode: 12 Kbytes
- Three on-board programming modes and one off-board programming mode

# On-board programming modes

Boot Mode: The on-chip SCI interface is used for programming in this mode. Either

MAT or user-boot MAT can be programmed, and the bit rate for data transfer between and this LSI are automatically adjusted.

User Program Mode: This mode allows programming of the user MAT via any des interface.

**User Boot Mode:** This mode allows writing of a user boot program via any desired and programming of the user MAT.

# Off-board programming mode

- **Programmer Mode:** This mode allows programming of the user MAT and user boo with the aid of a PROM programmer.
- Downloading of an on-chip program to provide an interface for programming/erasur This LSI has a dedicated programming/erasing program. After this program has been downloaded to the on-chip RAM, programming or erasing can be performed by setti
- parameters as arguments. "User branching" is also supported.

There are two modes of protection: software protection is applied by register settings hardware protection is applied by the level on the FWE pin. Protection of the flash me from programming or erasure can be selected.

When an abnormal state is detected, such as runaway execution of programming/eras. protection modes initiate the transition to the error protection state and suspend programming/erasing processing.

• Programming/erasing time

The time taken to program 128 bytes of flash memory in a single round is t<sub>p</sub> ms (typ.) equivalent to t<sub>p</sub>/128 ms per byte. The erasing time is t<sub>p</sub>s (typ.) per block.

• Number of programming operations

The flash memory can be programmed up to  $N_{\mbox{\tiny WFC}}$  times.

- Operating frequency for programming/erasing
- The operating frequency for programming/erasing is a maximum of 40 MHz (Pφ).




Figure 22.1 Block Diagram of Flash Memory

Rev. 3.00 Jan. 18, 2010 Page

user boot mode, and boot mode.

Flash memory can be read, programmed, or erased by means of the PROM programmer programmer mode.




Figure 22.2 Mode Transition of Flash Memory



Note: External bus extended mode and user boot mode are not supported by the SH71 SH7136.

Table 22.1 (2) Relationship between FWE and MD Pins and Operating Modes (SH7132/SH7137)

Pin	Reset State	ROM Invalid Mode	User Mode	User Program Mode	User Boot Mode	Boot Mode	Progr Mode
RES	0	1	1	1	1	1	Setting
FWE	0/1	0	0	1	1	1	depen condit
MD0	0/1	0*1	0/1*2	0/1*2	1	0	specia
MD1	0/1	0	1	1	0	0	PRON progra

Notes: 1. MD0 = 0: 8-bit external bus

MD0 = 0: External bus can be used, MD0 = 1: Single-chip mode (external bus be used)



•		
Programming/ erasing control	Command method	Programming/ erasing interfac
All erasure	Possible (Automatic)	Possible
Block division erasure	Possible*1	Possible

User branch function Not possible

erasing enable MAT User boot MAT

rogramming/

Program data

transfer

Possible From host via SCI From optional

Possible

erasing interface

device via RAM

User boo

Possible (Automa

Not poss

Via proq

Not poss

Not poss

Embedd

program

MAT

Programming/

From optional

device via RAM

User boot MAT\*2

Possible

Possible

Possible

Not possible

erasing interface

RAM emulation Not possible Possible Reset initiation MAT User MAT Embedded program storage MAT

Transition to user Mode setting FWE setting Mode setting mode change and reset change and reset change Notes: 1. All-erasure is performed. After that, the specified block can be erased. 2. Initiation starts from the embedded program storage MAT. After checking the f

memory related registers, initiation starts from the reset vector of the user MA

- The user boot MAT can be programmed or erased only in boot mode and programme
- The user MAT and user boot MAT are all erased in boot mode. Then, the user MAT a
  - boot MAT can be programmed by means of the command method. However, the comthe MAT cannot be read until this state.
- Only user boot MAT is programmed and the user MAT is programmed in user boot n
  - only user MAT is programmed because user boot mode is not used. In user boot mode, the boot operation of the optional interface can be performed by a setting different from user program mode.
  - Rev. 3.00 Jan. 18, 2010 Page 886 of 1154 RENESAS






Figure 22.3 Flash Memory Configuration

The user MAT and user boot MAT have different memory sizes. Do not access a user be that is 12 Kbytes or more. When a user boot MAT exceeding 12 Kbytes is read from, are value is read.

Rev. 3.00 Jan. 18, 2010 Page

2010 Page REJ09




Figure 22.4 Block Division of User MAT

### 22.2.6 Programming/Erasing Interface

Programming/erasing is executed by downloading the on-chip program to the on-chip RA specifying the program address/data and erase block by using the interface registers/paraset program address.

The procedure program is made by the user in user program mode and user boot mode. To overview of the procedure is as follows. For details, see section 22.5.2, User Program Mo




Figure 22.5 Overview of User Procedure Program

(1) Selection of On-Chip Program to be Downloaded and Setting of Download Destinat This LSI has programming/erasing programs and they can be downloaded to the on-RAM. The on-chip program to be downloaded is selected by setting the correspondi the programming/erasing interface registers. The download destination can be specif FTDAR.

RENESAS

Rev. 3.00 Jan. 18, 2010 Page

- Note that VBR can be changed after download is completed.
- (3) Initialization of Programming/Erasing
- The operating frequency and user branch are set before execution of programming/era. The user branch destination must be in an area other than the user MAT area which is middle of programming and the area where the on-chip program is downloaded. Thes
- (4) Programming/Erasing Execution

To program or erase, the FWE pin must be brought high and user program mode mus entered.

The program data/programming destination address is specified in 128-byte units who

programming.

The block to be erased is specified in erase-block units when erasing

are performed by using the programming/erasing interface parameters.

The block to be erased is specified in erase-block units when erasing.

These specifications are set by using the programming/erasing interface parameters at

chip program is initiated. The on-chip program is executed by using the JSR or BSR instruction to perform the subroutine call of the specified address in the on-chip RAM.

execution result is returned to the programming/erasing interface parameters.

The area to be programmed must be erased in advance when programming flash mem

There are limitations and notes on the interrupt processing during programming/erasin details, see section 22.8.2, Interrupts during Programming/Erasing.

- (5) When Programming/Erasing is Executed Consecutively
  - When the processing is not ended by the 128-byte programming or one-block erasure program address/data and erase-block number must be updated and consecutive programming/erasing is required.

Since the downloaded on-chip program is left in the on-chip RAM after the processin download and initialization are not required when the same processing is executed consecutively.

Mode 0*	MD0	Input	Sets operating mode of this L
Transmit data	TXD1 (PA4)	Output	Serial transmit data output (u boot mode)
Receive data	RXD1 (PA3)	Input	Serial receive data input (use mode)
Note: * The SH7	131 and SH7136 do	not have the	MD0 pin.

### 22.4 **Register Descriptions**

#### **Registers** 22.4.1

The registers/parameters which control flash memory when the on-chip flash memory is shown in table 22.4.

There are several operating modes for accessing flash memory, for example, read mode mode.

There are two memory MATs: user MAT and user boot MAT. The dedicated registers/p are allocated for each operating mode and MAT selection. The correspondence of opera and registers/parameters for use is shown in table 22.5.

register					
RAM emu	lation register	RAMER	R/W	H'0000	H'FFFFF108
Notes: 1.	The bits except the S	CO bit are read-only	y bits. The	SCO bit is	a programming-
	(The value that can b	e read is always 0.)			

**FTDAR** 

R/W

Initial

Value

Undefined

Undefined

Undefined

Undefined

Undefined

R/W

R/W

R/W

R/W

R/W

R/W

RENESAS

H'00

H'FFFFCC06

Α

S

8,

8,

8.

8,

8.

**Address** 

R0 of CPU

R5 of CPU

R4 of CPU

R4 of CPU

On-chip RAM\*

3. The initial value at initiation in user mode or user program mode is H'00.

Download pass/fail result

Flash multipurpose address

Flash multipurpose data

Flash erase block select

Rev. 3.00 Jan. 18, 2010 Page 892 of 1154

destination area

REJ09B0402-0300

Flash pass/fail result

Name

area

The initial value at initiation in user boot mode is H'AA. 4. All registers except for RAMER can be accessed only in bytes.

2. The initial value of the FWE bit is 0 when the FWE pin goes low. The initial value of the FWE bit is 1 when the FWE pin goes high.

RAMER can be accessed in bytes or words.

**Abbreviation** 

**DPFR** 

**FPFR** 

**FMPAR** 

**FMPDR** 

**FEBS** 

#### **Table 22.4 (2) Parameter Configuration**

Flash transfer destination address

Flash program and erase frequency control	FPEFEQ	R/W	Undefined	R4 of CPU	8,
Flash user branch address set parameter	FUBRA	R/W	Undefined	R5 of CPU	8,
Note: * One byte of the s	tart address i	n the on-chip F	RAM area spe	cified by FTD	AR is

erasing interface parameters	FPFR	_	$\checkmark$	$\sqrt{}$	$\checkmark$	
	FPEFEQ	_	√	_		_
	FUBRA	_	√	_	_	_
	FMPAR	_	_	$\sqrt{}$	_	
	FMPDR	_	_	$\sqrt{}$	_	_
	FEBS	_	_	_	√	_
D 4 4 4 1 11	D 4 4 E D					

Programming/

The setting is required when programming or erasing user MAT in user boot
 The setting may be required according to the combination of initiation mode a target MAT.

	FWE	MAT	-	FLER	-	-	-	SCC
Initial value:	1/0	1/0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	(R)/\

Initial

Bit	Bit Name	Value	R/W	Description
7	FWE	1/0	R	Flash Programming Enable
				Monitors the level, which is input to the FWE pin performs hardware protection of the flash memor programming or erasing. The initial value is 0 or according to the FWE pin state.
				<ol><li>When the FWE pin goes low (in hardware prot state)</li></ol>
				1: When the FWE pin goes high
6	MAT	1/0	R	MAT Bit
				Indicates whether the user MAT or user boot MA selected.
				0: User MAT is selected
				1: User boot MAT is selected
5	_	0	R	Reserved
				This bit is always read as 0. The write value shounds be 0.

				Programming/erasing protection for flash mer protection) is invalid.
				[Clearing condition]
				At a power-on reset
				<ol> <li>Indicates an error occurs during programming flash memory.</li> <li>Programming/erasing protection for flash mer protection) is valid.</li> </ol>
				[Setting condition]
				See section 22.6.3, Error Protection.
3 to 1	_	All 0	R	Reserved

always be 0.

RENESAS

These bits are always read as 0. The write value

Rev. 3.00 Jan. 18, 2010 Page

Four NOP instructions must be executed immedi setting this bit to 1.

For interrupts during download, see section 22.8. Interrupts during Programming/Erasing. For the o

time, see section 22.8.3, Other Notes. Since this bit is cleared to 0 when download is co

this bit cannot be read as 1.

Download by setting the SCO bit to 1 requires a s interrupt processing that performs bank switching on-chip program storage area. Therefore, before download request (SCO = 1), set VBR to H'84000

Otherwise, the CPU gets out of control. Once do end is confirmed, VBR can be changed to any other The mode in which the FWE pin is high must be

0: Download of the on-chip programming/erasing

to the on-chip RAM is not executed.

[Clearing condition]

when using the SCO function.

When download is completed

[Setting conditions]

When all of the following conditions are satisfied

written to this bit

FKEY is written to H'A5

During execution in the on-chip RAM

Not in RAM emulation mode (RAMS in RAMC

1: Request that the on-chip programming/erasing is downloaded to the on-chip RAM is generate



Rev. 3.00 Jan. 18, 2010 Page 896 of 1154

				always be 0.
0	PPVS	0	R/W	Program Pulse Single
				Selects the programming program.
				0: On-chip programming program is not selected
				[Clearing condition]
				When transfer is completed
				1: On-chip programming program is selected

These bits are always read as 0. The write value

# (3) Flash Erase Code Select Register (FECS)

FECS selects download of the on-chip erasing program.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	EPVB
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
0	EPVB	0	R/W	Erase Pulse Verify Block
				Selects the erasing program.
				0: On-chip erasing program is not selected
				[Clearing condition]
				When transfer is completed
				1: On-chip erasing program is selected



Rev. 3.00 Jan. 18, 2010 Page

When a value other than H'A5 is written to FKEY cannot be written to the SCO bit. Therefore down to the on-chip RAM cannot be executed.
Only when H'5A is written, programming/erasing memory can be executed. Even if the on-chip programming/erasing program is executed, flash cannot be programmed or erased when a value of H'5A is written to FKEY.
H'A5: Writing to the SCO bit is enabled (The SCO cannot be set by a value other than H'A5.)
H'5A: Programming/erasing is enabled (A value of H'5A enables software protection state.)
H'00: Initial value

R/W

R/W

Description

Only when H'A5 is written, writing to the SCO bit

Key Code

Initial

Value

All 0

**Bit Name** 

K[7:0]

Bit

7 to 0

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 898 of 1154

0 MS0 0 R/W user boot MAT cannot be programmed in user p mode if user boot MAT is selected by FMATS. T boot MAT must be programmed in boot mode o programmer mode.)  H'AA: The user boot MAT is selected (in user-M selection state when the value of these bi other than H'AA)  Initial value when these bits are initiated in boot mode.  H'00: Initial value when these bits are initiated in except for user boot mode (in user-MAT s state)  [Programmable condition]  These bits are in the execution state in the on-ci	1	MS1	0/1	R/W	Switching between User MAT and User Boot MA
selection state when the value of these bi other than H'AA) Initial value when these bits are initiated in boot mode.  H'00: Initial value when these bits are initiated in except for user boot mode (in user-MAT s state)  [Programmable condition]	0	MS0	0	R/W	user boot MAT cannot be programmed in user p mode if user boot MAT is selected by FMATS. T boot MAT must be programmed in boot mode o
except for user boot mode (in user-MAT s state) [Programmable condition]					selection state when the value of these bi other than H'AA) Initial value when these bits are initiated in
·					except for user boot mode (in user-MAT s
These bits are in the execution state in the on-co					[Programmable condition]
					These bits are in the execution state in the on-cl
<b>,</b>					

6

5

4

3

2

MS6

MS5

MS4

MS3

MS2

0

0/1

0

0/1

0

R/W

R/W

R/W

R/W

R/W

RENESAS

Rev. 3.00 Jan. 18, 2010 Page

REJ09

These bits are in user-MAT selection state when other than H'AA is written and in user-boot-MAT

The MAT is switched by writing a value in FMAT

When the MAT is switched, follow section 22.8.

state when H'AA is written.

on-chip RAM instrunction.

				the address setting is erroneous or not is tested checking whether the setting of TDA6 to TDA0 i range of H'00 to H'04 after setting the SCO bit ir to 1 and performing download. Before setting th bit to 1 be sure to set the FTDAR value betweer H'04 as well as clearing this bit to 0.
				0: Setting of TDA6 to TDA0 is normal
				<ol> <li>Setting of TDER and TDA6 to TDA0 is H'05 to and download has been aborted</li> </ol>
6 to 0	TDA[6:0]	All 0	R/W	Transfer Destination Address
				These bits specify the download start address. A from H'00 to H'04 can be set to specify the down start address in on-chip RAM in 2-Kbyte units.
				A value from H'05 to H'7F cannot be set. If such is set, the TDER bit (bit 7) in this register is set t prevent download from being executed.
				H'00: Download start address is set to H'FFFF9
				H'01: Download start address is set to H'FFFF9
				H'02: Download start address is set to H'FFFFA
				H'03: Download start address is set to H'FFFFA
				H'04: Download start address is set to H'FFFFB
				H'05 to H'7F: Setting prohibited. If this value is s TDER bit (bit 7) is set to 1 to abort download processing.
	0 Jan. 18, 20 0402-0300	10 Page 9	000 of 1154	RENESAS



Bit

7

Bit Name

**TDER** 

Value

0

R/W

R/W

Description

Transfer Destination Address Setting Error This bit is set to 1 when there is an error in the start address set by bits 6 to 0 (TDA6 to TDA0). must be saved at the processing start. (The maximum size of a stack area to be used is 1

The programming/erasing interface parameters are used in the following four items.

- 1. Download control
- 2. Initialization before programming or erasing
- 3. Programming
- 4. Erasing

These items use different parameters. The correspondence table is shown in table 22.6.

The processing results of initialization, programming, and erasing are returned, but the bave different meanings according to the processing program. See the description of FP each processing.

control
Floob woor bron

select

V

R/W Undefined R Flash multipurpose FMPDR data destination area **FEBS** R/W Undefined R Flash erase block

Note: One byte of start address of download destination specified by FTDAR

# (1) Download Control

The on-chip program is automatically downloaded by setting the SCO bit to 1. The or RAM area to be downloaded is the area as much as 3 Kbytes starting from the start ac

The download control is set by using the programming/erasing interface registers. The value is given by the DPFR parameter. (a) Download pass/fail result parameter (DPFR: one byte of start address of on-chip I specified by FTDAR)

confirmation whether the SCO bit is set to 1 is difficult, the certain determination

REJ09B0402-0300

This parameter indicates the return value of the download result. The value of this parameter can be used to determine if downloading is executed or not. Since the

Rev. 3.00 Jan. 18, 2010 Page 902 of 1154

specified by FTDAR. For the address map of the on-chip RAM, see figure 22.10.

performed by setting one byte of the start address of the on-chip RAM area specif FTDAR to a value other than the return value of download (for example, H'FF) be download start (before setting the SCO bit to 1). For the checking method of down results, see section 22.5.2 (2), Programming Procedure in User Program Mode.

RENESAS

R/W

R/W

Undefined R

Undefined R

Flash user branch address set address area

Flash multipurpose FMPAR

**FUBRA** 

				an error occurs.
				0: Download program can be selected norma
				<ol> <li>Download error occurs (Multi-selection or p which is not mapped is selected)</li> </ol>
1	FK	Undefined I	R/W	Flash Key Register Error Detect
				Returns the check result whether the value of set to H'A5.
				0: FKEY setting is normal (FKEY = H'A5)
				1: FKEY setting is abnormal (FKEY = value o H'A5)

Success/Fail

normally or not.

(no error)

(error occurs)

of the program are selected, the program is n selected, or the program is selected without r

Returns the result whether download has end

0: Downloading on-chip program has ended r

1: Downloading on-chip program has ended a

Rev. 3.00 Jan. 18, 2010 Page

REJ09

Undefined R/W

0

SF

This parameter sets the operating frequency of the CPU.

For the range of the operating frequency of this LSI, see section 26.3.1, Clock Timing

F4

R/W

F3

R/W

F2

R/W

Bit: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	
-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Initial value: - R/W: R/W	- R/W													
Rit: 15	1.1	12	10	11	10	0	0	7	6	5	4	2	2	

F15 F14 F13 F12 F11 F10 F9 F8 F7 F6 F5 Initial value: R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W

R/W

Rev. 3.00 Jan. 18, 2010 Page 904 of 1154 REJ09B0402-0300



digit and is written to the FPEFEQ parameter (general register R4). For example, when t operating frequency of the CPU is 28.882 I

value is as follows.

- The number to three decimal places of rounded and the value is thus 28.88.
- The formula that  $28.88 \times 100 = 2888 i$ converted to the binary digit and B'000 B'0100, B'1000 (H'0B48) is set to B'R4

(2.2) Flash user branch address setting parameter (FUBRA: general register R5 of CPU)

This parameter sets the user branch destination address. The user program which has can be executed in specified processing units when programming and erasing.

	UA31	UA30	UA29	UA28	UA27	UA26	UA25	UA24	UA23	UA22	UA21	UA20	UA19	UA18
Initial value:	: -	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	R/W													
Bit:	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2
Dit			-10	12		-10						-7		
	UA15	UA14	UA13	UA12	UA11	UA10	UA9	UA8	UA7	UA6	UA5	UA4	UA3	UA2
Initial value														-

R/W: R/W

RENESAS

Rev. 3.00 Jan. 18, 2010 Page

overwritten. If CPU runaway occurs or the dow area or stack area is overwritten, the value of f memory cannot be guaranteed.

The download of the on-chip program, initializa

initiation of the programming/erasing program be executed in the processing of the user bran destination. Programming or erasing cannot be guaranteed when returning from the user brandestination. The program data which has alrea prepared must not be programmed. Store general registers R8 to R15. General reg

to R7 are available without storing them. Moreover, the programming/erasing interface in must not be written to or RAM emulation mode

be entered in the processing of the user branc destination.

After the processing of the user branch has en programming/erasing program must be returned using the RTS instruction.

For the execution intervals of the user branch processing, see note 2 (User branch processing intervals) in section 22.8.3, Other Notes.

Rev. 3.00 Jan. 18, 2010 Page 906 of 1154

			Return 0.
BR	Undefined	R/W	User Branch Error Detect
			Returns the check result whether the specifie branch destination address is in the area othe storage area of the programming/erasing progwhich has been downloaded.
			0: User branch address setting is normal
			1: User branch address setting is abnormal
FQ	Undefined	R/W	Frequency Error Detect
			Returns the check result whether the specifie operating frequency of the CPU is in the rang supported operating frequency.
			0: Setting of operating frequency is normal
			1: Setting of operating frequency is abnormal
SF	Undefined	R/W	Success/Fail
			Indicates whether initialization is completed n
			0: Initialization has ended normally (no error)
			1: Initialization has ended abnormally (error o

Initial

Value

Undefined R/W

R/W

**Description** 

Unused

**Bit Name** 

Bit

2

1

31 to 3 —

data must be in the consecutive space, which can be accessed by using the MOV. instruction of the CPU, and is not the flash memory space.

When data to be programmed does not satisfy 128 bytes, the 128-byte program da

be prepared by embedding the dummy code (H'FF). The start address of the area in which the prepared program data is stored must be general register R4. This parameter is called FMPDR (flash multipurpose data des

area parameter).

For details on the programming procedure, see section 22.5.2, User Program Mod

(3.1) Flash multipurpose address area parameter (FMPAR: general register R5 of CPU) This parameter indicates the start address of the programming destination on the user

When an address in an area other than the flash memory space is set, an error occurs. The start address of the programming destination must be at the 128-byte boundary. I boundary condition is not satisfied, an error occurs. The error occurrence is indicated


R/W

WA bit (bit 1) in FPFR.

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	MOA31	MOA30	MOA29	MOA28	MOA27	MOA26	MOA25	MOA24	MOA23	MOA22	MOA21	MOA20	MOA19	MOA18
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	R/W													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	MOA15	MOA14	MOA13	MOA12	MOA11	MOA10	MOA9	MOA8	MOA7	MOA6	MOA5	MOA4	MOA3	MOA2

MOA15 MOA14 MOA13 MOA12 MOA11 MOA10 MOA9 MOA8 MOA7 MOA6 MOA5 MOA4 Initial value:

R/W



R/W

R/W

R/W

R/W

R/W

R/W: R/W

This parameter indicates the start address in the area, which stores the data to be pro in the user MAT. When the storage destination of the program data is in flash memo error occurs. The error occurrence is indicated by the WD bit (bit 2) in FPFR.

В	it: 31	30	29	28	27	26	25	24	23	22	21	20	19	18
	MOD31	MOD30	MOD29	MOD28	MOD27	MOD26	MOD25	MOD24	MOD23	MOD22	MOD21	MOD20	MOD19	MOD1
Initial value	e: -	-	-	-	-	-	-	-	-	-	-	-	-	-
R/V	V: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
В	it: 15	14	13	12	11	10	9	8	7	6	5	4	3	2

Bit Bit N	Init Iame Val		V Desc	ription
31 to 0 MOE		defined R/\	Store progr byte	31 to MOD0 the start address of the area which storam data for the user MAT. The consecudata is programmed to the user MAT state occified start address.

Bit	Bit Name	Initial Value	R/W	Description
31 to 7	_	Undefined	R/W	Unused
				Return 0.
6	MD	Undefined	R/W	Programming Mode Related Setting Error Dete
				Returns the check result of whether the signal the FWE pin is high and whether the error prot state is not entered.
				When a low-level signal is input to the FWE pir error protection state is entered, 1 is written to The input level to the FWE pin and the error pr state can be confirmed with the FWE bit (bit 7) FLER bit (bit 4) in FCCS, respectively. For con enter the error protection state, see section 22 Error Protection.
				0: FWE and FLER settings are normal (FWE = = 0)
				1: FWE = 0 or FLER = 1, and programming ca performed



				selected, an error occurs when programming performed. In this case, both the user MAT ar boot MAT are not rewritten.
				Programming of the user boot MAT must be entire in boot mode or programmer mode.
				0: Programming has ended normally
				<ol> <li>Programming has ended abnormally (progresult is not guaranteed)</li> </ol>
4	FK	Undefined	R/W	Flash Key Register Error Detect
				Returns the check result of the value of FKEY the start of the programming processing.
				0: FKEY setting is normal (FKEY = H'5A)

Unused Return 0.

Undefined R/W

Undefined R/W

3

2

WD

1: FKEY setting is error (FKEY = value other

When an address in the flash memory area is as the start address of the storage destination

0: Setting of write data address is normal1: Setting of write data address is abnormal

Write Data Address Error Detect

program data, an error occurs.

			Setting of programming destination address abnormal
0	SF	Undefined R/W	Success/Fail
			Indicates whether the program processing has normally or not.

0: Programming has ended normally (no error)1: Programming has ended abnormally (error of the error)

	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value R/W	: - : R/W	- R/W	- R/W	- R/W	- R/W	- R/W	- R/W	- R/W	- R/W	- R/W	- R/W	- R/W	- R/W	- R/W
Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2
	-	-	-	-	-	-	-	-				EBS	[7:0]	
Initial value R/W	: - : R/W	- R/W	- R/W	- R/W	- R/W	- R/W	- R/W	- R/W	- R/W	- R/W	- R/W	- R/W	- R/W	- R/W
Bit	Bit N	lame	Initi Val		R/	w	Desc	riptic	'n					
	DI. 14	uiiic				••	DCSC	iiptic	<b>/</b> 11					
31 to 8	_			lefine			Unus							
	_							ed	<u> </u>					
	EBS[		Und		d R/	W	Unus	ed rn 0.	yte fla	ash m	emory	/		

Set the erase-block number in the range f 0 corresponds to the EB0 block and 9 cor to the EB9 block. An error occurs when a other than 0 to 9 (H'00 to H'09) is set.

128-Kbyte flash memory

Bit	Bit Name	Initial Value	R/W	Description
31 to 7	_	Undefined	R/W	Unused
				Return 0.
6	MD	Undefined	R/W	Erasure Mode Related Setting Error Detect
				Returns the check result of whether the signal the FWE pin is high and whether the error prot state is not entered.
				When a low-level signal is input to the FWE pir error protection state is entered, 1 is written to The input level to the FWE pin and the error pr state can be confirmed with the FWE bit (bit 7) FLER bit (bit 4) in FCCS, respectively. For con enter the error protection state, see section 22 Error Protection.
				0: FWE and FLER settings are normal (FWE = = 0)
				1: FWE = 0 or FLER = 1, and erasure cannot be performed

				not erased.
				Erasure of the user boot MAT must be execumode or programmer mode.
				0: Erasure has ended normally
				Erasure has ended abnormally (erasure regularanteed)
4	FK	Undefined	R/W	Flash Key Register Error Detect
				Returns the check result of FKEY value befor the erasing processing.
				0: FKEY setting is normal (FKEY = H'5A)
				1: FKEY setting is error (FKEY = value other
3	EB	Undefined	R/W	Erase Block Select Error Detect

1: Erasure has ended abnormally (error occu

Undefined R/W

Undefined R/W

2, 1

0

SF

Unused Return 0.

Success/Fail

normally or not.

this case, both the user MAT and user boot M

Returns the check result whether the specifie block number is in the block range of the use 0: Setting of erase-block number is normal 1: Setting of erase-block number is abnormal

Indicates whether the erasing processing has

0: Erasure has ended normally (no error)

15 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write valualways be 0.
3	RAMS	0	R/W	RAM Select
				Sets whether the user MAT is emulated or not. RAMS = 1, all blocks of the user MAT are in th programming/erasing protection state.
				Emulation is not selected     Programming/erasing protection of all user-l     blocks is invalid
				Emulation is selected     Programming/erasing protection of all user-l     blocks is valid
2 to 0	RAM[2:0]	000	R/W	User MAT Area Select
				These bits are used with bit 3 to select the use area to be overlapped with the on-chip RAM. (

0

R

0

R

R/W

0

R

0

R

22.7.)

0

R

**Description** 

R

R

R

R

R/W

0

R/W

Rev. 3.00 Jan. 18, 2010 Page 916 of 1154

Initial value: 0

Bit

R/W: R

R

**Bit Name** 

R

Initial

Value

H'00006000 to H'00006FFF	EB6 (4 Kbytes)	1	1	1	
H'00007000 to H'00007FFF	EB7 (4 Kbytes)	1	1	1	
Note: x: Don't care.					



Boot mode executes programming/erasing user MAT and user boot MAT by means of the command and program data transmitted from the host using the on-chip SCI. The tool for transmitting the control command and program data must be prepared in the host. The SC communication mode is set to asynchronous mode. When reset start is executed after this is set in boot mode, the boot program in the microcomputer is initiated. After the SCI bit automatically adjusted, the communication with the host is executed by means of the concommand method.

The system configuration diagram in boot mode is shown in figure 22.6. For details on the setting in boot mode, see table 22.1. Interrupts are ignored in boot mode so do not general




Figure 22.6 System Configuration in Boot Mode

bps.

This LSI

The system clock frequency which can automatically adjust the transfer bit rate of the bit rate of this LSI is shown in table 22.8. Boot mode must be initiated in the ran system clock. Note that the internal clock division ratio of  $\times 1/3$  is not supported in b

Start D0 D1 D2 D3 D4 D5 D6 D7 Stop bit

Measure low period (9 bits) (data is H'00)

High period of

Figure 22.7 Automatic Adjustment Operation of SCI Bit Rate

 Table 22.8
 Peripheral Clock (Pφ) Frequency that Can Automatically Adjust Bit Is

Host Bit Rate	Peripheral Clock (P $\phi$ ) Frequency Which Can Automatically Adjubit Rate
9,600 bps	10 to 40 MHz
19,200 bps	10 to 40 MHz

Note: The internal clock division ratio of ×1/3 is not supported in boot mode.

REJ09

at least 1 bit

- supported devices, etc.
- 3. Automatic erasure of the entire user MAT and user boot MAT
- After all necessary inquiries and selections have been made and the command for to the programming/erasure state is sent by the host, the entire user MAT and user MAT are automatically erased.
- 4. Waiting for programming/erasure command
- On receiving the programming selection command, the chip waits for data to be programmed. To program data, the host transmits the programming command cod followed by the address where programming should start and the data to be progra This is repeated as required while the chip is in the programming-selected state. T terminate programming, H'FFFFFFF should be transmitted as the first address of
  - for programming. This makes the chip return to the programming/erasure comman waiting state from the programming data waiting state.
- On receiving the erasure select command, the chip waits for the block number of a be erased. To erase a block, the host transmits the erasure command code follower number of the block to be erased. This is repeated as required while the chip is in erasure-selected state. To terminate erasure, H'FF should be transmitted as the blo number. This makes the chip return to the programming/erasure command waiting

from the erasure block number waiting state. Erasure should only be executed who

- specific block is to be reprogrammed without executing a reset-start of the chip af flash memory has been programmed in boot mode. If all desired programming is single operation, such erasure processing is not necessary because all blocks are e before the chip enters the programming/erasure/other command waiting state. — In addition to the programming and erasure commands, commands for sum check
- blank checking (checking for erasure) of the user MAT and user boot MAT, readi from the user MAT/user boot MAT, and acquiring current state information are pro-

Note that the command for reading from the user MAT/user boot MAT can only read

RENESAS

has been programmed after automatic erasure of the entire user MAT and user boot M

Rev. 3.00 Jan. 18, 2010 Page 920 of 1154




Figure 22.8 State Transitions in Boot Mode

period, which is longer than the normal 100 μs.

For details on the programming procedure, see the description in section 22.5.2 (2), Program Procedure in User Program Mode. For details on the erasing procedure, see the description section 22.5.2 (3), Erasing Procedure in User Program Mode.




Figure 22.9 Programming/Erasing Overview Flow




Figure 22.10 RAM Map after Download




Figure 22.11 Programming Procedure

The details of the programming procedure are described below. The procedure program be executed in an area other than the flash memory to be programmed. Especially the where the SCO bit in FCCS is set to 1 for downloading must be executed in the on-ch Specify 1/4 (initial value) as the frequency division ratios of an internal clock (I\phi), a but the frequency division ratios of an internal clock (I\phi), a but the frequency division ratios of an internal clock (I\phi), a but the frequency division ratios of an internal clock (I\phi), a but the frequency division ratios of an internal clock (I\phi), a but the frequency division ratios of an internal clock (I\phi), a but the frequency division ratios of an internal clock (I\phi), a but the frequency division ratios of an internal clock (I\phi), a but the first the f

 $(B\phi)$ , and a peripheral clock  $(P\phi)$  through the frequency control register (FRQCR). After the programming/erasing program has been downloaded and the SCO bit is clear the setting of the frequency control register (FRQCR) can be changed to the desired v. The area that can be executed in the steps of the user procedure program (on-chip RA)

MAT, and external space) is shown in section 22.9.2, Areas for Storage of the Proced Program and Data for Programming.

RENESAS

REJ09B0402-0300

when the PPVS bit of FPCS is set to 1, the programming program is selected. Several programming/erasing programs cannot be selected at one time. If several programs set, download is not performed and a download error is returned to the source select detect (SS) bit in the DPFR parameter. Specify the start address of the download destination by FTDAR.

If H'A5 is not written to FKEY for protection, 1 cannot be written to the SCO bit for

- (2.2) Write H'A5 in FKEY
- download request. (2.3) VBR is set to 0 and 1 is written to the SCO bit of FCCS, and then download is exe
  - VBR must always be set to H'84000000 before setting the SCO bit to 1.

To write 1 to the SCO bit, the following conditions must be satisfied.

- RAM emulation mode is canceled.
- H'A5 is written to FKEY.
- The SCO bit writing is executed in the on-chip RAM.

When the SCO bit is set to 1, download is started automatically. When execution ret

user procedure program, the SCO bit is cleared to 0. Therefore, the SCO bit cannot be confirmed to be 1 in the user procedure program. The download result can be confirmed only by the return value of the DPFR parame

the SCO bit is set to 1, incorrect decision must be prevented by setting the DPFR particles. that is one byte of the start address of the on-chip RAM area specified by FTDAR, to other than the return value (H'FF). When download is executed, particular interrupt processing, which is accompanied l switch as described below, is performed as an internal microcomputer processing, so

need to be set to H'84000000. Four NOP instructions are executed immediately after instructions that set the SCO bit to 1.

• The user MAT space is switched to the on-chip program storage area.

In the download processing, the values of the general registers of the CPU are retaine During the download processing, interrupts must not be generated. For details on the

relationship between download and interrupts, see section 22.8.2, Interrupts during Programming/Erasing.

Since a stack area of maximum 128 bytes is used, an area of at least 128 bytes must b before setting the SCO bit to 1.

If flash memory is accessed by the DTC during downloading, operation cannot be guaranteed as a contract of the property of the Therefore, access by the DTC must not be executed.

- (2.4) FKEY is cleared to H'00 for protection.
- (2.5) The value of the DPFR parameter must be checked to confirm the download result.
  - A recommended procedure for confirming the download result is shown below. Check the value of the DPFR parameter (one byte of start address of the down
    - destination specified by FTDAR). If the value is H'00, download has been per normally. If the value is not H'00, the source that caused download to fail can investigated by the description below. • If the value of the DPFR parameter is the same as before downloading (e.g. H

address setting of the download destination in FTDAR may be abnormal. In the

- confirm the setting of the TDER bit (bit 7) in FTDAR. • If the value of the DPFR parameter is different from before downloading, chec bit (bit 2) and the FK bit (bit 1) in the DPFR parameter to ensure that the down
- program selection and FKEY register setting were normal, respectively. (2.6) The operating frequency is set to the FPEFEQ parameter and the user branch destin
- set to the FUBRA parameter for initialization.

other than the one that is to be programmed. The area of the on-chip program

downloaded cannot be set.

The program processing must be returned from the user branch processing by

The program processing must be returned from the user branch processing instruction.

See the description in section 22.4.3 (2.2), Flash user branch address setting particles (FUBRA: general register R5 of CPU).

#### (2.7) Initialization

When a programming program is downloaded, the initialization program is also downon-chip RAM. There is an entry point of the initialization program in the area from (start address set by FTDAR) + 32 bytes. The subroutine is called and initialization is by using the following steps.

MOV.L #DLTOP+32,R1 ; Set entry address to R1

JSR @R1 ; Call initialization routine

NOP

- The general registers other than R0 are saved in the initialization program.
- R0 is a return value of the FPFR parameter.
  - Since the stack area is used in the initialization program, a stack area of maxi bytes must be reserved in RAM.
  - Interrupts can be accepted during the execution of the initialization program. the program storage area and stack area in on-chip RAM and register values be destroyed.
- (2.8) The return value of the initialization program, FPFR (general register R0) is check (2.9) FKEY must be set to H'5A and the user MAT must be prepared for programming.
- (2.10) The parameter which is required for programming is set.



If the storage destination of the program data is flash memory, even when the execution routine is executed, programming is not executed and an error is reti the FPFR parameter. In this case, the program data must be transferred to on-c and then programming must be executed.

## (2.11) Programming

There is an entry point of the programming program in the area from (download start set by FTDAR) + 16 bytes of on-chip RAM. The subroutine is called and programming executed by using the following steps.

MOV.L #DLTOP+16,R1 ; Set entry address to R1 @R1 ; Call programming routine JSR NOP

- The general registers other than R0 are saved in the programming program.
- R0 is a return value of the FPFR parameter.
- Since the stack area is used in the programming program, a stack area of maximum bytes must be reserved in RAM.
- (2.12) The return value in the programming program, FPFR (general register R0) is check
- (2.13) Determine whether programming of the necessary data has finished. If more than 128 bytes of data are to be programmed, specify FMPAR and FMPDR in byte units, and repeat steps (2.10) to (2.13). Increment the programming destination a 128 bytes and update the programming data pointer correctly. If an address which has
- memory will be damaged. (2.14) After programming finishes, clear FKEY and specify software protection.
- If this LSI is restarted by a power-on reset immediately after user MAT programming

finished, secure a reset period (period of RES = 0) that is at least as long as the normal

been programmed is written to again, not only will a programming error occur, but al




Figure 22.12 Erasing Procedure

The details of the erasing procedure are described below. The procedure program mexecuted in an area other than the user MAT to be erased. Especially the part where bit in FCCS is set to 1 for downloading must be executed in on-chip RAM. Specify value) as the frequency division ratios of an internal clock (If), a bus clock (Bf), and

peripheral clock (Pf) through the frequency control register (FRQCR).

After the programming/erasing program has been downloaded and the SCO bit is clearly the setting of the frequency control register (FRQCR) can be changed to the desired. The area that can be executed in the steps of the user procedure program (on-chip RAMAT, and external space) is shown in section 22.9.2, Areas for Storage of the Proce

MAT, and external space) is shown in Program and Data for Programming.



Specify the start address of the download destination by FTDAR.

same as those in the programming procedure. For details, see the description in section (2), Programming Procedure in User Program Mode.

The procedures to be carried out after setting FKEY, e.g. download and initialization,

(3.2) Set the FEBS parameter necessary for erasure

Set the erase block number of the user MAT in the flash erase block select parameter general register R4). If a value other than an erase block number of the user MAT is s block is erased even though the erasing program is executed, and an error is returned return value parameter FPFR.

; Call erasing routine

## (3.3) Erasure

JSR

NOP

@R1

Similar to as in programming, there is an entry point of the erasing program in the are (download start address set by FTDAR) + 16 bytes of on-chip RAM. The subroutine

and erasing is executed by using the following steps.

MOV.L #DLTOP+16,R1 ; Set entry address to R1

— The general registers other than R0 are saved in the erasing program.

- R0 is a return value of the FPFR parameter.
- must be reserved in RAM.

— Since the stack area is used in the erasing program, a stack area of maximum 128


- (3.4) The return value in the erasing program, FPFR (general register R0) is checked.
- (3.5) Determine whether erasure of the necessary blocks has finished.

If more than one block is to be erased, update the FEBS parameter and repeat steps (3

(3.5). Blocks that have already been erased can be erased again.

Rev. 3.00 Jan. 18, 2010 Page 930 of 1154

RENESAS



(Overview)

In the above example, the erasing program and programming program are download excluding addresses (H'FFFFA000 to H'FFFFAFFF) to execute RAM emulation.

Download and initialization are performed only once at the beginning.

In this kind of operation, note the following:

Rev. 3.00 Jan. 18, 2010 Page

### 22.5.3 User Boot Mode

This LSI has user boot mode which is initiated with different mode pin settings than thos program mode or boot mode. User boot mode is a user-arbitrary boot mode, unlike boot uses the on-chip SCI.

Only the user MAT can be programmed/erased in user boot mode. Programming/erasing user boot MAT is only enabled in boot mode or programmer mode.

## (1) User Boot Mode Initiation

For the mode pin settings to start up user boot mode, see table 22.1.

When the reset start is executed in user boot mode, the check routine for flash-memor registers runs. The RAM area about 1.2 Kbytes from H'FFFF9800 and 4 bytes from H'FFFFAFFC (a stack area) is used by the routine. While the check routine is running and all other interrupts cannot be accepted. This period is  $100 \,\mu s$  while operating at a frequency of  $40 \, MHz$ .

Next, processing starts from the execution start address of the reset vector in the user MAT. At this point, H'AA is set to the flash MAT select register (FMATS) because the execution MAT is the user boot MAT.




Figure 22.14 Procedure for Programming User MAT in User Boot Mode

with the description in section 22.8.1, Switching between User MAT and User Boot M Except for MAT switching, the programming procedure is the same as that in user promode.

The area that can be executed in the steps of the user procedure program (on-chip RA MAT, and external space) is shown in section 22.9.2, Areas for Storage of the Proced Program and Data for Programming.

Rev. 3.00 Jan. 18, 2010 Page 934 of 1154 REJ09B0402-0300






Figure 22.15 Procedure for Erasing User MAT in User Boot Mode

MAT, and external space) is shown in section 22.9.2, Areas for Storage of the Procedural and Data for Programming.

Rev. 3.00 Jan. 18, 2010 Page 936 of 1154 REJ09B0402-0300



**Table 22.9 Hardware Protection** 

		Function t	o be P
Item	Description	Download	Prog Eras
FWE-pin protection	The input of a low-level signal on the FWE pin clears the FWE bit of FCCS and the LSI enters a programming/erasing-protected state.	_	V
Reset/standby protection	<ul> <li>A power-on reset (including a power-on reset by the WDT) and entry to standby mode initializes the programming/erasing interface registers and the LSI enters a programming/erasing-protected state.</li> <li>Resetting by means of the RES pin after power is initially supplied will not make the LSI enter the reset state unless the RES pin is held low until oscillation has stabilized. In the case of a reset during operation, hold the RES pin low for the RES pulse width that is specified in the section on AC characteristics. If the LSI is reset during programming or erasure, data in the flash memory is not guaranteed. In this case, execute erasure and then execute programming again.</li> </ul>		~



SCO bit	downloading of the programming/erasing program, thus making the LSI enter a programming/erasing-protected state.		
Protection by FKEY	Downloading and programming/erasing are disabled unless the required key code is written in FKEY. Different key codes are used for downloading and for programming/erasing.	√ .	V
Emulation protection	Setting the RAMS bit in RAMER to 1 makes the LSI enter a programming/ erasing-protected state.	√ ·	V

Clearing the SCO bit in FCCS disables

# 22.6.3 Error Protection

Protection by the

memory or operations that are not in accordance with the established procedures for programming/erasing. Aborting programming or erasure in such cases prevents damage t flash memory due to excessive programming or erasing.

If the microcomputer malfunctions during programming/erasing of the flash memory, the

Error protection is a mechanism for aborting programming or erasure when an error occur form of the microcomputer getting out of control during programming/erasing of the flast

If the microcomputer malfunctions during programming/erasing of the flash memory, the bit in FCCS is set to 1 and the LSI enters the error protection state, thus aborting program erasure.

Rev. 3.00 Jan. 18, 2010 Page 938 of 1154

this reason, it is necessary to reduce the risk of damage to the flash memory by extendin period so that the charge is released.

The state-transition diagram in figure 22.16 shows transitions to and from the error protestate.




Figure 22.16 Transitions to and from Error Protection State




Figure 22.17 Emulation of Flash Memory in RAM

**H'FFFFAFFF** Flash memory On-chip RAM (user MAT) H'FFFFBFFF EB8 to EB11 H'3FFFF

Figure 22.18 Example of Overlapped RAM Operation (256-Kbyte Flash Memory

Figure 22.18 shows an example of an overlap on block area EB0 of the flash memory.

Emulation is possible for a single area selected from among the eight areas, from EB0 to the user MAT. The area is selected by the setting of the RAM2 to RAM0 bits in RAME

- 1. To overlap a part of the RAM on area EB0, to allow realtime programming of the da area, set the RAMS bit in RAMER to 1, and each of the RAM2 to RAM0 bits to 0.
- 2. Realtime programming is carried out using the overlaid area of RAM.

In programming or erasing the user MAT, it is necessary to run a program that impleme of procedural steps, including the downloading of an on-chip program. In this process, s download area with FTDAR so that the overlaid RAM area and the area where the on-cl program is to be downloaded do not overlap.

Figure 22.19 shows an example of programming data that has been emulated to the EBO the user MAT.



Rev. 3.00 Jan. 18, 2010 Page




Figure 22.19 Programming of Tuned Data (256-Kbyte Flash Memory Version

- 1. After the data to be programmed has fixed values, clear the RAMS bit to 0 to cancel to overlap of RAM. Emulation mode is canceled and emulation protection is also cleared
- 2. Transfer the user programming/erasing procedure program to RAM.
- Run the programming/erasing procedure program in RAM and download the on-chip programming/erasing program.
   Specify the download start address with FTDAR so that the tuned data area does not one of the control of the cont
- 4. When the EB0 area of the user MAT has not been erased, erasing must be performed programming. Set the parameters FMPAR and FMPDR so that the tuned data is design and execute programming.

Setting the RAMS bit to 1 puts all the blocks in flash memory in the

programming/erasing-protected state regardless of the values of the RAM2 to RA (emulation protection). Clear the RAMS bit to 0 before actual programming or er Though RAM emulation can also be carried out with the user boot MAT selected boot MAT can be erased or programmed only in boot mode or programmer mode.

Rev. 3.00 Jan. 18, 2010 Page 942 of 1154

Note:

with the download area.

increcomputer prefetence execution instructions. Therefore, a switchever during pro execution in the user MAT causes an instruction code in the user MAT to be prefetc instruction in the newly selected user boot MAT to be prefetched, thus resulting in u

operation. 2. To ensure that the MAT that has been switched to is accessible, execute four NOP in

in on-chip RAM immediately after writing to FMATS of on-chip RAM (this prevent the flash memory during MAT switching). 3. If an interrupt occurs during switching, there is no guarantee of which memory MAT

accessed. Always mask the maskable interrupts before switching MATs. In addition, configuration

system so that NMI interrupts do not occur during MAT switching is recommended. 4. After the MATs have been switched, take care because the interrupt vector table wil

been switched. If the same interrupt processings are to be executed before and after MAT switching interrupt requests cannot be disabled, transfer the interrupt processing routine to on-

and use the VBR setting to place the interrupt vector table in on chip RAM. In this c sure the VBR setting change does not conflict with the interrupt occurrence.

5. Memory sizes of the user MAT and user boot MAT are different. When accessing the boot MAT, do not access addresses exceeding the 12-Kbyte memory space. If access beyond the 12-Kbyte space, the values read are undefined.

(3) Execute four NOP instructions before accessing the user MAT.

#### Figure 22.20 Switching between User MAT and User Boot MAT

# 22.8.2 Interrupts during Programming/Erasing

- (1) Download of On-Chip Program
- (1.1) VBR setting change

Before downloading the on-chip program, VBR must be set to H'84000000. If VBR is value other than H'84000000, the interrupt vector table is placed in the user MAT (FM not H'AA) or the user boot MAT (FMATS is H'AA) on setting H'84000000 to VBR.

When VBR setting change conflicts with interrupt occurrence, whether the vector tab or after VBR is changed is referenced may cause an error.

Therefore, for cases where VBR setting change may conflict with interrupt occurrence a vector table to be referenced when VBR is H'00000000 (initial value) at the start of MAT or user boot MAT.

(1.2) SCO download request and interrupt request

Download of the on-chip programming/erasing program that is initiated by setting the in FCCS to 1 generates a particular interrupt processing accompanied by MAT switch Operation when the SCO download request and interrupt request conflicts is describe

Contention between SCO download request and interrupt request
Figure 22.21 shows the timing of contention between execution of the instruction
the SCO bit in FCCS to 1 and interrupt acceptance.

Rev. 3.00 Jan. 18, 2010 Page 944 of 1154 REJ09B0402-0300



2.	Generation of interrupt requests during downloading
	Ensure that interrupts are not generated during downloading that is initiated by the
	bit.

- 2. Do not rewrite the program data specified by the FMPDR parameter. If new progr is to provided by the interrupt processing, temporarily save the new program data another area. After confirming the completion of programming, save the new program

area in which the new program data was temporarily saved.

3. Make sure the interrupt processing routine does not rewrite the contents of the flas memory related registers or data in the downloaded on-chip program area. During interrupt processing, do not simultaneously perform RAM emulation, download o chip program by an SCO request, or programming/erasing.

in the area specified by FMPDR or change the setting in FMPDR to indicated the

- 4. At the beginning of the interrupt processing routine, save the CPU register content returning from the interrupt processing, write the saved contents in the CPU regist 5. When a transition is made to sleep mode or software standby mode in the interrup
- processing routine, the error protection state is entered and programming/erasing aborted. If a transition is made to the reset state, the reset signal should only be released after providing a reset input over a period longer than the normal 100 µs to reduce the

Rev. 3.00 Jan. 18, 2010 Page 946 of 1154

flash memory.



REJ09B0402-0300

# **Table 22.11 Initiation Intervals of User Branch Processing**

Processing Name	Maximum Interval
Programming	Approximately 2 ms
Erasing	Approximately 15 ms

However, when operation is done with CPU clock of 80 MHz, maximum values of the t first user branch processing are as shown in table 22.12.

**Table 22.12 Initial User Branch Processing Time** 

Processing Name	Max.
Programming	Approximately 2 ms
Erasing	Approximately 15 ms

## 3. Write to flash-memory related registers by DTC

While an instruction in on-chip RAM is being executed, the DTC can write to the SC FCCS that is used for a download request or FMATS that is used for MAT switching sure that these registers are not accidentally written to, otherwise an on-chip program downloaded and destroy RAM or a MAT switchover may occur and the CPU get ou

4. State in which interrupts are ignored

In the following modes or period, interrupt requests are ignored; they are not execute interrupt sources are not retained.

- Boot mode

control.

Programmer mode



Rev. 3.00 Jan. 18, 2010 Page

Unlike the conventional F-ZTAT SH microcomputer, no countermeasures are available runaway by WDT during programming/erasing by the downloaded on-chip program. Prepare countermeasures (e.g. use of the user branch routine and periodic timer intermediate taking the programming/erasing time into consideration as required.

Rev. 3.00 Jan. 18, 2010 Page 948 of 1154

/. Monitoring runaway by WD1

1. Bit-rate matching state

respective commands.

- In this state, the boot program adjusts the bit rate to match that of the host. When the starts up in boot mode, the boot program is activated and enters the bit-rate matching which it receives commands from the host and adjusts the bit rate accordingly. After matching is complete, the boot program proceeds to the inquiry-and-selection state.
- 2. Inquiry-and-selection state In this state, the boot program responds to inquiry commands from the host. The dev mode, and bit rate are selected in this state. After making these selections, the boot p
  - enters the programming/erasure state in response to the transition-to-programming/e state command. The boot program transfers the erasure program to RAM and execut of the user MAT and user boot MAT before it enters the programming/erasure state.

programming/erasure. It also performs sum checking and blank checking as directed

3. Programming/erasure state In this state, programming/erasure are executed. The boot program transfers the program programming/erasure to RAM in line with the command received from the host and

Figure 22.22 shows the flow of processing by the boot program.






Figure 22.22 Flow of Processing by the Boot Program

#### Bit-rate matching state

In bit-rate matching, the boot program measures the low-level intervals in a signal carryin data that is transmitted by the host, and calculates the bit rate from this. The bit rate can be changed by the new-bit-rate selection command. On completion of bit-rate matching, the program goes to the inquiry and selection state. The sequence of processing in bit-rate masshown in figure 22.23.

## Communications protocol

Formats in the communications protocol between the host and boot program after comp the bit-rate matching are as follows.

- 1. One-character command or one-character response
  - A command or response consisting of a single character used for an inquiry or the A indicating normal completion.
- 2. n-character command or n-character response

A command or response that requires n bytes of data, which is used as a selection coresponse to an inquiry. The length of programming data is treated separately below.

3. Error response

Response to a command in case of an error: two bytes, consisting of the error responserror code.

4. 128-byte programming command

The command itself does not include data-size information. The data length is know response to the command for inquiring about the programming size.

5. Response to a memory reading command

This response includes four bytes of size information.



Rev. 3.00 Jan. 18, 2010 Page

	 	 ~	 _
•	- Response		Checksum
Response to memory read command	Data size	Data	
programming command	— Command		Checksum
nrogramming command	Address	Data (n bytes)	

Figure 22.24 Formats in the Communications Protocol

- Command (1 byte): Inquiry, selection, programming, erasure, checking, etc.
- Response (1 byte): Response to an inquiry
- Size (one or two bytes): The length of data for transfer, excluding the command/recode, size, and checksum.
- Data (n bytes): Particular data for the command or response
- Checksum (1 byte): Set so that the total sum of byte values from the command cochecksum is H'00 in the lower-order 1 byte.
- Error response (1 byte): Error response to a command
- Error code (1 byte): Indicates the type of error.
- Address (4 bytes): Address for programming
- Data (n bytes): Data to be programmed. "n" is known from the response to the corused to inquire about the programming size.
- Data size (4 bytes): Four-byte field included in the response to a memory reading command.

RENESAS

	frequency	frequency of the main clock and peripheral clock
H'24	Inquiry on user boot MATs	Requests the number of user boot MAT areas alotheir start and end addresses.
H'25	Inquiry on user MATs	Requests the number of user MAT areas along w start and end addresses.
H'26	Inquiry on erasure blocks	Requests the number of erasure blocks along wit start and end addresses.
H'27	Inquiry on programming size	Requests the unit of data for programming.
H'3F	New bit rate selection	Selects a new bit rate.
H'40	Transition to programming/erasure state	On receiving this command, the boot program erruser MAT and user boot MAT and enters the programming/erasure state.
H'4F	Inquiry on boot program state	Requests information on the current state of boot processing.
mode sele	ection (H'11), new bit rate se	ent by the host in this order: device selection (H'10 election (H'3F). These commands are mandatory. I re times, the command that is sent last is effective.

H'10

H'21

H'11

H'22

H'23

Device selection

Inquiry on clock modes

Clock-mode selection

Inquiry on frequency

Inquiry on operating

multipliers



Selects a device code.

Selects a clock mode.

respective values.

Requests the number of available clock modes a

Reguests the number of clock signals for which fi

multipliers and divisors are selectable, the number multiplier and divisor settings for the respective c the values of the multipliers and divisors.

Reguests the minimum and maximum values for

Rev. 3.00 Jan. 18, 2010 Page

— Command H'20 (1 byte): Inquiry on supported devices

Response

H'30	Size	No. of devices	
Number of characters	Device code		Product name
SUM			

- Response H'30 (1 byte): Response to the inquiry on supported devices
- Size (1 byte): The length of data for transfer excluding the command code, this fied and the checksum. Here, it is the total number of bytes taken up by the number of number of characters, device code, and product name fields.
- Number of devices (1 byte): The number of device models supported by the boot embedded in the microcomputer.
- Number of characters (1 byte): The number of characters in the device code and p name fields.
- Device code (4 bytes): Device code of a supported device (ASCII encoded)
- Product name (n bytes): Product code of the boot program (ASCII encoded)
- SUM (1 byte): Checksum
   This is set so that the total sum of all bytes from the command code to the checkst H'00.



Response	H'06		
-	ACK code is	, ,	onse to device selection en the specified device code matches one of the su
Error response	H'90	ERROR	
— ERR	OR (1 byte): : Sum-check	Error code	Error response to device selection

# Inquiry on clock modes

In response to the inquiry on clock modes, the boot program returns the number of avail modes.

H'21 Command

— Command H'21 (1 byte): Inquiry on clock modes

supported devices (ASCII encoded)

— SUM (1 byte): Checksum

H'31 Response Size Mode SUM



Rev. 3.00 Jan. 18, 2010 Page

— Command H'11 (1 byte): Clock mode selection
— Size (1 byte): Number of characters in the clock-mode field (fixed at 1)
— Mode (1 byte): A clock mode returned in response to the inquiry on clock modes
— SUM (1 byte): Checksum

SUM

Mode


Response H'06

H'11

Command

Size

Response H'06 (1 byte): Response to clock mode selection
 The ACK code is returned when the specified clock-mode matches one of the ava clock modes.



- Error response H'91 (1 byte): Error response to clock mode selection
- ERROR (1 byte): Error code

H'11: Sum-check error

H'21: Non-matching clock mode

Rev. 3.00 Jan. 18, 2010 Page 956 of 1154 REJ09B0402-0300



	No. of multipliers	Multiplier	•••		
	SUM				
•		•			

- Response H'32 (1 byte): Response to the inquiry on frequency multipliers
- Size (1 byte): The total length of the number of operating clocks, number of mul and multiplier fields.
- Number of operating clocks (1 byte): The number of operating clocks for which can be selected
   (for example, if frequency multiplier settings can be made for the frequencies of
- and peripheral operating clocks, the value should be H'02).
  Number of multipliers (1 byte): The number of multipliers selectable for the operation.
- Multiplier (1 byte):

frequency of the main or peripheral modules

Multiplier: Numerical value in the case of frequency multiplication (e.g. H'04 for Divisor: Two's complement negative numerical value in the case of frequency di (e.g. H'FE [-2] for ×1/2)

As many multiplier fields are included as there are multipliers or divisors, and combinations of the number of multipliers and multiplier fields are repeated as mas there are operating clocks.

— SUM (1 byte): Checksum

SUM		

- Response H'33 (1 byte): Response to the inquiry on operating frequency
- Size (1 byte): The total length of the number of operating clocks, and maximum a minimum values of operating frequency fields.
- Number of operating clocks (1 byte): The number of operating clock frequencies is within the device.
  - For example, the value two indicates main and peripheral operating clock frequen
- Minimum value of operating frequency (2 bytes): The minimum frequency of a fr multiplied or -divided clock signal. The value in this field and in the maximum value field is the frequency in MHz to
  - decimal places, multiplied by 100 (for example, if the frequency is 20.00 MHz, th multiplied by 100 is 2000, so H'07D0 is returned here).
- Maximum value of operating frequency (2 bytes): The maximum frequency of a f multiplied or -divided clock signal. As many pairs of minimum/maximum values are included as there are operating of
- SUM (1 byte): Checksum

— Resp	onse H'34 (1	byte): Resp	onse to the i	nquiry	on user boot MATs			
— Size	— Size (1 byte): The total length of the number of areas and first and last address f							
— Nun	nber of areas	(1 byte): The	e number of	user b	oot MAT areas.			
H'01	is returned i	f the entire u	iser boot MA	T are	a is continuous.			
— First	address of th	ne area (4 by	tes)					
— Last	address of th	ne area (4 by	tes)					
As n	nany pairs of	first and las	t address fiel	d are	included as there are areas.			
— SUN	/I (1 byte): Cl	necksum						
(8) Inqui	ry on user M	I A Te						
(o) Iliqui	ly on user w	IAIS						
In response and their ad	-	y on user Ma	ATs, the boo	t prog	ram returns the number of user			
and then ac		_						
Command	H'25							
— Con	nmand H'25 (	1 byte): Inqu	iiry on user l	МАТ і	information			
	Luos	0:	. ,					
Response	H'35	Size	No. of areas					
	First address of	t the area			Last address of the area			
		ı						
	SUM							
					Day 0.00 Jan 40 0040 Day			

RENESAS

REJ09

SUM

In response to the inquiry on erasure blocks, the boot program returns the number of eras blocks in the user MAT and the addresses where each block starts and ends.

Command	H'26
---------	------

— Command H'26 (1 byte): Inquiry on erasure blocks

Response

H'36	Size	No. of blocks	
First address of	f the block	Last address of the block	
SUM			

- Response H'36 (1 byte): Response to the inquiry on erasure blocks
- Size (2 bytes): The total length of the number of blocks and first and last address to
- Number of blocks (1 byte): The number of erasure blocks in flash memory
- First address of the block (4 bytes)
- Last address of the block (4 bytes)

As many pairs of first and last address data are included as there are blocks.

- SUM (1 byte): Checksum

Rev. 3.00 Jan. 18, 2010 Page 960 of 1154 REJ09B0402-0300



- Response H'37 (1 byte): Response to the inquiry on programming size
- Size (1 byte): The number of characters in the programming size field (fixed at 2
- Programming size (2 bytes): The size of the unit for programming This is the unit for the reception of data to be programmed.
- SUM (1 byte): Checksum

### (11) New bit rate selection

In response to the new-bit-rate selection command, the boot program changes the bit rat the new bit rate and, if the setting was successful, responds to the ACK sent by the host returning another ACK at the new bit rate.

The new-bit-rate selection command should be sent after clock-mode selection.

Command	H'3F	Size	Bit rate		Input frequency
	No. of multipliers	Multiplier 1	Multiplier 2		
	SUM			•	

- Command H'3F (1 byte): New bit rate selection
- Size (1 byte): The total length of the bit rate, input frequency, number of multiple multiplier fields
- Bit rate (2 bytes): New bit rate

The bit rate value divided by 100 should be set here (for example, to select 1920)

set H'00C0, which is 192 in decimal notation).

— Input frequency (2 bytes): The frequency of the clock signal fed to the boot prog

This should be the frequency in MHz to the second decimal place, multiplied by example, if the frequency is 28.882 MHz, the values is truncated to the second deplace and multiplied by 100, making 2888; so H'0B48 should be set in this field)

(e.g. H'FE [-2] for  $\times 1/2$ ) — SUM (1 byte): Checksum

H'06 Response

> — Response H'06 (1 byte): Response to the new-bit-rate selection command The ACK code is returned if the specified bit rate was selectable.

Error H'BF ERROR response

- Error response H'BF (1 byte): Error response to new bit rate selection
- ERROR (1 byte): Error code

H'11: Sum-check error

H'24: Bit rate selection error (the specified bit rate is not selectable).

H'25: Input frequency error (the specified input frequency is not within the range minimum to the maximum value).

H'26: Frequency multiplier error (the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available of the specified multiplier does not match an available

H'27: Operating frequency error (the specified operating frequency is not within the from the minimum to the maximum value).

The operating frequency is calculated from the received input frequency and the frequency multiplier or divisor. The input frequency is the frequency of the clock signal suppli-

LSI, while the operating frequency is the frequency at which the LSI is actually driv following formulae are used for this calculation.

Operating frequency = input frequency × multiplier, or

Operating frequency = input frequency / divisor

device. A value outside the range generates an operating frequency error. 4. Bit rate

The calculated operating frequency is checked to see if it is within the range of the n and maximum values of the operating frequency for the selected clock mode of the s

From the peripheral operating frequency  $(P\phi)$  and the bit rate (B), the value (=n) of select bits (CKS) in the serial mode register (SCSMR) and the value (= N) of the bit register (SCBRR) are calculated, after which the error in the bit rate is calculated. The checked to see if it is smaller than 4%. A result greater than or equal to 4% generates

selection error. The following formula is use to calculate the error.  

$$Error (\%) = \left\{ \begin{bmatrix} P\phi \times 10^6 \\ 1 - 1 \end{bmatrix} \times 100 \right\}$$

Error (%) = 
$$\left\{ \left[ \frac{P\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} \right] - 1 \right\} \times 100$$

Response H'06 (1 byte): The ACK code transferred in response to acknowledgement new bit rate

The sequence of new bit rate selection is shown in figure 22.25.




Figure 22.25 Sequence of New Bit Rate Selection



	_	J
— Con	nmand H'40 (	1 byte): Transition to programming/erasure state
Response	H'06	]

— Response H'06 (1 byte): Response to the transition-to-programming/erasure state. This is returned as ACK when erasure of the user boot MAT and user MAT has after transfer of the erasure program.

response H'C0	H'	51

H'40

Command

- Error response H'C0 (1 byte): Error response to the transition-to-programming/er command
- ERROR (1 byte): Error code
   H'51: Erasure error (Erasure did not succeed because of an error.)

- Command H'xx (1 byte): Received command
- Order of Commands

(H'10) to select that device.

In the inquiry-and-selection state, commands should be sent in the following order.

- 1. Send the inquiry on supported devices command (H'20) to get the list of supported de 2. Select a device from the returned device information, and send the device selection of
- 3. Send the inquiry on clock mode command (H'21) to get the available clock modes.
- 4. Select a clock mode from among the returned clock modes, and send the clock-mode
- command (H'11). 5. After selection of the device and clock mode, send the commands to inquire about fre multipliers (H'22) and operating frequencies (H'23) to get the information required to new bit rate.
- 6. Taking into account the returned information on the frequency multipliers and operation frequencies, send a new-bit-rate selection command (H'3F). 7. After the device and clock mode have been selected, get the information required for
- programming and erasure of the user boot MAT and user MAT by sending the comm inquire about the user boot MAT (H'24), user MAT (H'25), erasure block (H'26), and programming size (H'27).
  - 8. After making all necessary inquiries and the new bit rate selection, send the transition programming/erasure state command (H'40) to place the boot program in the programming/erasure state.

I/	Sum checking of user MAT	Executes sum checking of the user MAT.
	Blank checking of user boot MAT	Executes blank checking of the user boot MAT.
	Blank checking of user MAT	Executes blank checking of the user MAT.
	Inquiry on boot program state	Requests information on the state of boot proces

programming.

Reads from memory.

Selection of user book

Selection of user MAT

128-byte programming

Sum checking of user

Erasure selection

Block erasure

Memory read

MAT programming

programming

H'43

H'50

H'48

H'58

H'52

H'4A



Rev. 3.00 Jan. 18, 2010 Page

Selects transfer of the program for user boot MA

Selects transfer of the program for user MAT pro-

Executes 128-byte programming.

Selects transfer of the erasure program.

Executes erasure of the specified block.

Executes sum checking of the user boot MAT.

Next, the host issues a 128-byte programming command. 128 bytes of data for programming the method selected by the preceding programming selection command are expected to for command. To program more than 128 bytes, repeatedly issue 128-byte programming command the address H'FFFFFFF. On completion of programming, the boot program waits for the programming/erasure selection command.

To then program the other MAT, start by sending the programming select command.

The sequence of programming by programming-selection and 128-byte programming cois shown in figure 22.26.




Figure 22.26 Sequence of Programming

	- Response H'06 (1 byte): Response to selection of user boot MAT programming This ACK code is returned after transfer of the program that performs writing to boot MAT.
Error	

- response H'C2 ERROR
  - Error response H'C2 (1 byte): Error response to selection of user boot MAT prog
  - ERROR (1 byte): Error code

H'54: Error in selection processing (processing was not completed because of a t error)

# (2) Selection of user MAT programming

In response to the command for selecting programming of the user MAT, the boot program transfers the corresponding flash-writing program, i.e. the program for writing to the user

Command H'43

— Command H'43 (1 byte): Selects programming of the user MAT.

Response H'06

Response H'06 (1 byte): Response to selection of user MAT programming
 This ACK code is returned after transfer of the program that performs writing to
 MAT.



Rev. 3.00 Jan. 18, 2010 Page

program transferred in response to the command to select programming of the user boot user MAT.

Command	H'50	Address for programming				
	Data					
	SUM					

- Command H'50 (1 byte): 128-byte programming
- Address for programming (4 bytes): Address where programming starts This should be the address of a 128-byte boundary. [Example] H'00, H01, H'00, H'00: H'00010000
- Programming data (n bytes): Data for programming
   The length of the programming data is the size returned in response to the program size inquiry command.
- SUM (1 byte): Checksum

Response H'06

— Response H'06 (1 byte): Response to 128-byte programming

The ACK code is returned on completion of the requested programming.

Error response H'D0 ERROR

Rev. 3.00 Jan. 18, 2010 Page 970 of 1154 REJ09B0402-0300



To terminate programming of a given MAT, send a 128-byte programming command w address field H'FFFFFFF. This informs the boot program that all data for the selected been sent; the boot program then waits for the next programming/erasure selection common that all data for the selected been sent; the boot program then waits for the next programming/erasure selection common that all data for the selected been sent; the boot program then waits for the next programming for the selection common that all data for the selected been sent; the boot program then waits for the next programming for the selected been sent; the boot program that all data for the selected been sent; the boot program that all data for the selected been sent; the boot program that all data for the selected been sent; the boot program that all data for the selected been sent; the boot program that all data for the selected been sent; the boot program that all data for the selected been sent; the boot program that all data for the selected been sent; the boot program that all data for the selected been sent; the boot program then waits for the next programming for the selected been sent to be all the selec

			1
Command	H'50	Address for programming	SUM

- Command H'50 (1 byte): 128-byte programming
- Address for programming (4 bytes): Terminating code (H'FF, H'FF, H'FF, H'FF)
- SUM (1 byte): Checksum

Response H'06

Response H'06 (1 byte): Response to 128-byte programming
 This ACK code is returned on completion of the requested programming.

Error		
response	H'D0	ERROR

- Error response H'D0 (1 byte): Error response to 128-byte programming
- ERROR (1 byte): Error code

H'11: Sum-check error

H'53: Programming error

in figure 22.27.




Figure 22.27 Sequence of Erasure



Response H'06 (1 byte): Response to selection of erasure
 This ACK code is returned after transfer of the program that performs erasure.

Error		
response	H'C8	ERROR

- Error response H'C8 (1 byte): Error response to selection of erasure
- ERROR (1 byte): Error code
   H'54: Error in selection processing (processing was not completed because of a t error.)

#### (2) Block erasure

In response to the block erasure command, the boot program erases the data in a specific the user MAT.

Command	H'58	Size	Block number	SUM

- Command H'58 (1 byte): Erasure of a block
- Size (1 byte): The number of characters in the block number field (fixed at 1)
- Block number (1 byte): Block number of the block to be erased
- SUM (1 byte): Checksum

Response H'06

Response H'06 (1 byte): Response to the block erasure command
 This ACK code is returned when the block has been erased.



Rev. 3.00 Jan. 18, 2010 Page

010 Page REJ09 processing and wants for the next programming/erasure selection command.

Command	H'58	Size	Block number	SUM	

- Command H'58 (1 byte): Erasure of a block
- Size (1 byte): The number of characters in the block number field (fixed at 1)
- Block number (1 byte): H'FF (erasure terminating code)
- SUM (1 byte): Checksum

Response H'06

 Response H'06 (1 byte): ACK code to indicate response to the request for termina erasure

To perform erasure again after having issued the command with the block number specific H'FF, execute the process from the selection of erasure.

#### Memory read

In response to the memory read command, the boot program returns the data from the speaddress.

Command	H'52	Size	Area	First address	for reading	
	Amount to read	I			SUM	

- Command H'52 (1 byte): Memory read
- Size (1 byte): The total length of the area, address for reading, and amount to read (fixed value of 9)

Rev. 3.00 Jan. 18, 2010 Page 974 of 1154

REJ09B0402-0300



SUM

— Response H'52 (1 byte): Response to the memory read command

- Amount to read (4 bytes): The amount to read as specified in the memory read co
- Data (n bytes): The specified amount of data read out from the specified address
- SUM (1 byte): Checksum

Error		
response	H'D2	ERROR

- Error response H'D2 (1 byte): Error response to memory read command
- ERROR (1 byte): Error code

H'11: Sum-check error

H'2A: Address error (the address specified for reading is beyond the range of the H'2B: Size error (the specified amount is greater than the size of the MAT,

the last address for reading as calculated from the specified address for the start of and the amount to read is beyond the MAT area, or "0" was specified as the amoread)

- Response 11 3A (1 byte). Response to sum enceking of the user boot MA1
  - Size (1 byte): The number of characters in the checksum for the MAT (fixed at 4) — Checksum for the MAT (4 bytes): Result of checksum calculation for the user boo the total of all data in the MAT, in byte units.
    - SUM (1 byte): Checksum (for the transmitted data)

## Sum checking of the user MAT

In response to the command for sum checking of the user MAT, the boot program adds a data in the user MAT and returns the result.

H'4B Command

— Command H'4B (1 byte): Sum checking of the user MAT

Response	H'5B	Size	Checksum for the MAT	SUM

- Response H'5B (1 byte): Response to sum checking of the user MAT
- Size (1 byte): The number of characters in the checksum for the MAT (fixed at 4) — Checksum for the MAT (4 bytes): Result of checksum calculation for the user MA
- the total of all data in the MAT, in byte units.

— SUM (1 byte): Checksum (for the transmitted data)



Error			
response	H'CC	H'52	
— Erro	r response F	H'CC (1 byte):	Error response to blank checking of the user boot
— Erro	r code H'52	(1 byte): Non	-erased error
• Blank cl	hecking of t	he user MAT	
			c checking of the user MAT, the boot program check; the value returned indicates the result.
Command	H'4D		
— Com	ımand H'4D	(1 byte): Bla	nk checking of the user boot MAT
Response	H'06		

— Response H'06 (1 byte): Response to blank checking of the user MAT

The ACK code is returned when the whole area is blank (all bytes are H'FF).

— Error response H'CD (1 byte): Error response to blank checking of the user MAT

This ACK code is returned when the whole area is blank (all bytes are H'FF).

Error H'CD H'52 response

— Error code H'52 (1 byte): Non-erased error

RENESAS

Rev. 3.00 Jan. 18, 2010 Page

- Response H'5F (1 byte): Response to the inquiry regarding boot-program state
- Size (1 byte): The number of characters in STATUS and ERROR (fixed at 2)
- STATUS (1 byte): State of the standard boot program See table 22.15, Status Codes.
- ERROR (1 byte): Error state (indicates whether the program is in normal operatio error has occurred)
   ERROR = 0: Normal
  - ERROR = 0. Normal  $ERROR \neq 0$ : Error

See table 22.16, Error Codes.

— SUM (1 byte): Checksum

**Table 22.15 Status Codes** 

Code	Description
H'11	Waiting for device selection
H'12	Waiting for clock-mode selection
H'13	Waiting for bit-rate selection
H'1F	Waiting for transition to programming/erasure status (bit-rate selection of
H'31	Erasing the user MAT or user boot MAT
H'3F	Waiting for programming/erasure selection (erasure complete)
H'4F	Waiting to receive data for programming (programming complete)
H'5F	Waiting for erasure block specification (erasure complete)
	_

H'27	Operating frequency error
H'29	Block number error
H'2A	Address error
H'2B	Data length error (size error)
H'51	Erasure error
H'52	Non-erased error
H'53	Programming error
H'54	Selection processing error
H'80	Command error
H'FF	Bit-rate matching acknowledge error

# In the descriptions in the previous section, storable areas for the programming/erasing p programs and program data are assumed to be in on-chip RAM. However, the procedure

following conditions are satisfied. 1. The on-chip programming/erasing program is downloaded from the address set by F

on-chip RAM, therefore, this area is not available for use. 2. The on-chip programming/erasing program will use 128 bytes or more as a stack. M this area is reserved.

22.9.2

- 3. Since download by setting the SCO bit to 1 will cause the MATs to be switched, it s executed in on-chip RAM.
- 4. The flash memory is accessible until the start of programming or erasing, that is, unt result of downloading has been decided. When in a mode in which the external addr

Areas for Storage of the Procedural Program and Data for Programming

and data can be stored in and executed from other areas (e.g. external address space) as

A reset state (NES = 0) for more than at least 100 µs must be taken when the ESI more changed to reset on completion of a programming/erasing operation. Transitions to the reset state during programming/erasing are inhibited. When the reset

is accidentally input to the LSI, a longer period in the reset state than usual (100 µs) is before the reset signal is released.

- 7. Switching of the MATs by FMATS is needed for programming/erasing of the user M user boot mode. The program which switches the MATs should be executed from the RAM. For details, see section 22.8.1, Switching between User MAT and User Boot M Please make sure you know which MAT is selected when switching the MATs.
- 8. When the program data storage area indicated by the FMPDR parameter in the program processing is within the flash memory area, an error will occur. Therefore, temporaril the program data to on-chip RAM to change the address set in FMPDR to an address than flash memory.

Based on these conditions, tables 22.17 and 22.18 show the areas in which the program d be stored and executed according to the operation type and mode.

Table 22.17 Executable MAT

Initiated Mode		
n Mode User Boot Mode*		
) Table 22.18 (3)		
r) Table 22.18 (4)		

Indial and a Manda

Note: Programming/Erasing is possible to user MATs.

Rev. 3.00 Jan. 18, 2010 Page 980 of 1154



-	(download)				
	Key register clearing	$\sqrt{}$	V	V	√
	Judging download result	√	√	V	
	Download error processing	$\sqrt{}$	V	V	
<b>\psi</b>	Setting initialization parameters	√	√	√	√
Pro-	Initialization	$\sqrt{}$	Χ	Х	√
gram- ming	Judging initialization result	√	√	V	V
proce-	Initialization error processing	$\sqrt{}$	√	√	√
dure	Interrupt processing routine	$\sqrt{}$	Χ	V	√
	Writing H'5A to key register	√	√	V	V
	Setting programming parameters	√	Χ	V	V
	Programming		Χ	Χ	V
	Judging programming result	<b>√</b>	Χ	V	$\sqrt{}$
	Programming error processing	√	Χ	V	
	Key register clearing	<b>V</b>	Χ	V	$\sqrt{}$
Note:	* If the data has been transferred	to on-	chip RAI	√ in advan	ce, this area can be

Χ

Χ

Writing 1 to SCO in FCCS  $\sqrt{\phantom{a}}$ 



Rev. 3.00 Jan. 18, 2010 Page

(download)						
Key register clearing		√	<b>√</b>	√		
Judging download result		√	<b>√</b>	√		
Download error processing		V	V	V		
Setting initialization parameters		V	V	V		
Initialization	<b>V</b>	Х	Х	√		
Judging initialization result		√	<b>√</b>	√		
Initialization error processing	<b>V</b>	V	<b>V</b>	√		
Interrupt processing routine		Х	<b>√</b>	√		
Writing H'5A to key register		V	V	V		
Setting erasure parameters	<b>V</b>	Х	<b>V</b>	√		
Erasure		Х	Х	V		
Judging erasure result		Х	V	V		
Erasing error processing		Х	V	V		
Key register clearing	<b>√</b>	Х	<b>V</b>	V		
	Key register clearing Judging download result Download error processing Setting initialization parameters Initialization Judging initialization result Initialization error processing Interrupt processing routine Writing H'5A to key register Setting erasure parameters Erasure Judging erasure result Erasing error processing	Key register clearing  Judging download result  Download error processing  Setting initialization parameters  Initialization  Judging initialization result  Initialization error processing  ✓  Interrupt processing routine  Writing H'5A to key register  Setting erasure parameters  Erasure  Judging erasure result  Erasing error processing  ✓	Key register clearing $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ Judging download result $\sqrt{}$ $\sqrt{}$ Download error processing $\sqrt{}$ $\sqrt{}$ Setting initialization parameters $\sqrt{}$ $\sqrt{}$ Initialization $\sqrt{}$ X Judging initialization result $\sqrt{}$ $\sqrt{}$ Initialization error processing $\sqrt{}$ $\sqrt{}$ Interrupt processing routine $\sqrt{}$ X Writing H'5A to key register $\sqrt{}$ $\sqrt{}$ Setting erasure parameters $\sqrt{}$ X Erasure $\sqrt{}$ X Z Erasure $\sqrt{}$ X Z Erasing error processing $\sqrt{}$ X X	Key register clearing $$ $$ $$ $$ Judging download result $$ $$ $$ $$ Download error processing $$ $$ $$ Setting initialization parameters $$ $$ $$ Initialization $$ $$ X X Judging initialization result $$ $$ $$ Interrupt processing routine $$ X $$ Writing H'5A to key register $$ $$ $$ Setting erasure parameters $$ X $$ Erasure $$ X X $$ Erasing error processing $$ X $$ Erasing error processing $$ X $$		

Rev. 3.00 Jan. 18, 2010 Page 982 of 1154 REJ09B0402-0300



	register						
	Writing 1 to SCO in FCCS (download)	√	Х	Х			√
1	Key register clearing	<b>V</b>	√	V		V	
Pro- gram-	Judging download result	1	V	V		V	
ming proce- dure	Download error processing	√	V	V		V	
uuie	Setting initialization parameters	V	V	V		V	
	Initialization	√	Х	Х		√	
	Judging initialization result	V	V	V		V	
	Initialization error processing	V	V	V		V	
	Interrupt processing routine	√	Х	V		V	
	Switching MATs by FMATS	√	Х	Х	V		
	Writing H'5A to Key Register	V	Х	V	V		

Writing H'A5 to key

gram-	result									
ming proce- dure	Programming error processing	√	X* <sup>2</sup>	1	<b>V</b>					
aaro	Key register clearing	$\sqrt{}$	Χ	$\checkmark$	$\sqrt{}$					
	Switching MATs by FMATS	V	Х	Х		$\sqrt{}$				
Notes:	1. If the data has been	transfer	red to on-	chip RAM	1 in advance	, this area ca	an be i			
	2. If the MATs have been	en switc	hed by FN	MATS in o	on-chip RAM	, this MAT c	an be			

Rev. 3.00 Jan. 18, 2010 Page 984 of 1154

	Writing 1 to SCO in FCCS (download)	$\sqrt{}$	Х	Х			V
	Key register clearing	V	√	V		V	
	Judging download result	√	V	V		V	
V	Download error processing	<b>V</b>	V	V		V	
Erasing proce-	Setting initialization parameters	√	√	V		V	
dure	Initialization	√	Х	Х		√	
	Judging initialization result	√	V	V		V	
	Initialization error processing	√	V	V		V	
	Interrupt processing routine	√	Х	√		V	
	Switching MATs by FMATS	√	Х	Х		V	
	Writing H'5A to key register	√	Х	V	√		
	Setting erasure parameters	<b>V</b>	Х	V	V		

dure	Key register clearing	V	Х	√	$\sqrt{}$	
	Switching MATs by FMATS	V	X	Х	V	
Note:	* If the MATs have been	en swit	ched by FI	MATS in	on-chip RAM, this N	ЛАТ can be ı

22.10 **Programmer Mode** 

In programmer mode, a PROM programmer can be used to perform programming/erasing socket adapter, just as for a discrete flash memory. Use a PROM programmer that support Renesas 128- or 256-Kbyte flash memory on-chip MCU device type (F-ZTATxxxx).

Rev. 3.00 Jan. 18, 2010 Page 986 of 1154

created so as to avoid conflicts. For example, conflict does not occur when the buses acc different pages. An access from the L bus (CPU) is a 1-cycle access as long as page con not occur. The number of bus cycles in accesses from the I bus (DTC) differ depending ratio between the internal clock ( $I\phi$ ) and bus clock ( $B\phi$ ), and the operating state of the D contents of the on-chip RAM are retained in sleep mode or software standby mode, and power-on reset or manual reset. However, the contents of the on-chip RAM are not retain deep software standby mode.

(CI O). Since such kind of conflict degrades the Krivi decess performance, software since

The on-chip RAM can be enabled or disabled by means of the RAME bit in the RAM coregister (RAMCR). For details on the RAM control register (RAMCR), refer to section RAM Control Register (RAMCR).




Figure 23.1 On-chip RAM Addresses

KAM may be corrupted.

23.1.3 Initial Values in RAM

REJ09B0402-0300



After power has been supplied, initial values in RAM remain undefined until RAM is writer

### 4.1.1 Types of Power-Down Modes

This LSI has the following power-down modes.

- Sleep mode
- Software standby mode (SH7136 and SH7137 only)
- Deep software standby mode (SH7136 and SH7137 only)
- Module standby mode

Table 24.1 shows the methods to make a transition from the program execution state, as the CPU and peripheral module states in each mode and the procedures for canceling each

RENESAS

Rev. 3.00 Jan. 18, 2010 Page

	bit in STBCR1 and STBYMD bit in STBCR6 set to 1.
Deep software standby*	Execute SLEEP instruction with STE bit in STBCR1 set t 1 and STBYMD bit

to 1.

Set MSTP bits in

STBCR2 to STBCR5

Module

standby

Halts Halts Undefined Halts **STBY** set to bit in STBCR6 cleared to 0.

Runs Runs Held

SH7136 and SH7137 only.

retained) Notes: For details on the states of on-chip peripheral module registers in each mode, refe section 25.3, Register States in Each Operating Mode. For details on the pin state mode, refer to appendix A, Pin States.

module halts module

retained)

(contents

undefined)

Specified

(contents

Halt

Specified

halts

Power-or the RES

Power-or

the RES

Clear MS

Power-or

modules

MSTP bit initial val

RENESAS

REJ09B0402-0300

Rev. 3.00 Jan. 18, 2010 Page 990 of 1154

Rev. 3.00 Jan. 18, 2010 Page

Standby control register 4	STB	CR4	R	/W	H'FF		H'	FFFF	E808	8
Standby control register 5	STB	CR5	R	/W	H'03		H	FFFF	E80A	8
Standby control register 6	STB	CR6	R	/W	H'00		H	FFFF	E80C	8
RAM control register	RAM	CR	R	/W	H'10		H'	FFFF	E880	8
24.3.1 Standby Control Register 1 (STBCR1)										
STBCR1 is an 8-bit readable/writable register that specifies the state of the power-down										
Bit	: 7	6	5	4	3	2	1	0		
	STBY									

	Initial value: R/W:		0 R/W	0 R	0 R	0 R	0 R	0 R	0 R	0 R
		10.	11/ **							
		Initial								
Bit	Bit Name	Value	F	R/W	Desc	riptio	n			
_				⊇/\ <i>\</i> /						

STBCR2

STBCR3

R/W

R/W

H'38

H'FF

H'FFFFE804

H'FFFFE806

8

8

	7	STBY	0	R/W	Standby
					Specifies transition to software standby mode.
					Executing SLEEP instruction makes this LSI mode
					Executing SLEEP instruction makes this LSI standby mode or deep software standby mode.
٠	6 to 0	_	All 0	R	Reserved
					These bits are always read as 0. The write valual always be 0.

REJ09B0402-0300

Standby control register 2

Standby control register 3

RENESAS

Rev. 3.00 Jan. 18, 2010 Page 992 of 1154

				When this bit is set to 1, the clock supply to the halted.
				0: ROM operates
				1: Clock supply to ROM halted
5	_	1	R	Reserved
				This bit is always read as 1. The write value salways be 1.
4	MSTP4	1	R/W	Module Stop Bit 4
				When this bit is set to 1, the clock supply to the halted.
				0: DTC operates
				1: Clock supply to the DTC halted
3	_	1	R	Reserved
				This bit is always read as 1. The write value salways be 1.
2 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.

Value

0

0

R/W

R/W

R/W

**Description** 

halted.

Module Stop Bit 7

0: RAM operates

Module Stop Bit 6

1: Clock supply to RAM halted

When this bit is set to 1, the clock supply to the

**Bit Name** 

MSTP7

MSTP6

Bit

7

6

				When this bit is set to 1, the clock supply to the halted.  0: I <sup>2</sup> C2 operates
				1: Clock supply to I <sup>2</sup> C2 halted
6	_	1	R	Reserved
				This bit is always read as 1. The write value shalways be 1.
5	MSTP13	1	R/W	Module Stop Bit 13
				When this bit is set to 1, the clock supply to the is halted.
				0: SCI_2 operates
				1: Clock supply to SCI_2 halted
4	MSTP12	1	R/W	Module Stop Bit 12
				When this bit is set to 1, the clock supply to the is halted.
				0: SCI_1 operates
				1: Clock supply to SCI_1 halted
3	MSTP11	1	R/W	Module Stop Bit 11
				When this bit is set to 1, the clock supply to the is halted.

R/W Module Stop Bit 15

0: SCI\_0 operates

1: Clock supply to SCI\_0 halted

MSTP15



•	 •	,	medale ctop in c
			When this bit is set to 1, the clock supply to the ET_0 is halted.
			0: RCAN-ET_0 operates
			1: Clock supply to RCAN-ET_0 halted

Rev. 3.00 Jan. 18, 2010 Page

				is halted.
				0: MTU2S operates
				1: Clock supply to MTU2S halted
6	MSTP22	1	R/W	Module Stop Bit 22
				When this bit is set to 1, the clock supply to the halted.
				0: MTU2 operates
				1: Clock supply to MTU2 halted
5	MSTP21	1	R/W	Module Stop Bit 21
				When this bit is set to 1, the clock supply to the halted.
				0: CMT operates
				1: Clock supply to CMT halted
4	MSTP20	1	R/W	Module Stop Bit 20

is halted.

0: A/D\_1 operates

1: Clock supply to A/D\_1 halted

R/W

Module Stop Bit 23

When this bit is set to 1, the clock supply to the

When this bit is set to 1, the clock supply to the

7

MSTP23

Rev. 3.00 Jan. 18, 2010 Page 996 of 1154 RENESAS

REJ09B0402-0300

# 24.3.5 Standby Control Register 5 (STBCR5)

STBCR5 is an 8-bit readable/writable register that controls the operation of modules in down mode.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	MSTP 25	MSTP 24
Initial value:	0	0	0	0	0	0	1	1
R/W:	R	R	R	R	R	R	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write va always be 0.
1	MSTP25	1	R/W	Module Stop Bit 25
				When this bit is set to 1, the clock supply to the halted.
				0: AUD operates
				1: Clock supply to AUD halted
0	MSTP24	1	R/W	Module Stop Bit 24
				When this bit is set to 1, the clock supply to the halted.
				0: UBC operates
				1: Clock supply to UBC halted

Rev. 3.00 Jan. 18, 2010 Page

				This bit controls the AUD reset by software. W written to AUDSRST, the AUD module shifts to power-on reset state.
				0: Shifts to the AUD reset state
				1: Clears the AUD reset
				When setting this bit to 1, MSTP25 in STBCR5 be 0.
6	HIZ	0	R/W	Port High-Impedance
				In software standby mode, this bit selects whe pin state is retained or changed to high-imped
				0: In software standby mode, the pin state is re
				1: In software standby mode, the pin state is c to high-impedance
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write val always be 0.

R/W

R

This bit is always read as 0. The write value shalways be 0.

0

0

RENESAS

Reserved

Software Standby Mode Select

This bit selects a transition to software standby deep software standby mode by executing the instruction when the STBY bit is 1 in STBCR1.

O: Transition to deep software standby mode

1: Transition to software standby mode

1

0

**STBYMD** 

				1: On-chip RAM enabled
				When this bit is cleared to 0, the access to the RAM is disabled. In this case, an undefined verturned when reading or fetching the data or instruction from the on-chip RAM, and writing chip RAM is ignored.
				When RAME is cleared to 0 to disable the on RAM, an instruction to access the on-chip RA not be set next to the instruction to write RAM such an instruction is set, normal access is neguaranteed.
				When RAME is set to 1 to enable the on-chip instruction to read RAMCR should be set new instruction to write to RAMCR. If an instruction access the on-chip RAM is set next to the inswrite to RAMCR, normal access is not guarantee.
3 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write values always be 0.

All 0

1

R

R/W

Reserved

always be 0.

**RAM** Enable

0: On-chip RAM disabled

These bits are always read as 0. The write va

This bit enables/disables the on-chip RAM.

7 to 5

4

RAME

Rev. 3.00 Jan. 18, 2010 Page

Sleep mode is canceled by a reset.

Do not cancel sleep mode with an interrupt.

**Canceling with Reset:** Sleep mode is canceled by a power-on reset with the  $\overline{\text{RES}}$  pin, a reset with the  $\overline{\text{MRES}}$  pin, or an internal power-on/manual reset by WDT.

Rev. 3.00 Jan. 18, 2010 Page 1000 of 1154 REJ09B0402-0300



chip peripheral module registers in software standby mode, refer to section 25.3, Register Each Operating Mode. For details on the pin states in software standby mode, refer to applied to applie the section 25.3 and the pin states in software standby mode, refer to applie to applie the section 25.3 and the pin states in software standby mode, refer to applie the section 25.3 and 25.3 are section 25.3.

The procedure for switching to software standby mode is as follows:

- 1. Clear the TME bit in the timer control register (WTCSR) of the WDT to 0 to stop the
- 2. Set the timer counter (WTCNT) of the WDT to 0 and bits CKS2 to CKS0 in WTCS1 appropriate values to secure the specified oscillation settling time.
- 3. If the DTC is operating, stop its operation.
- 4. If the bus is released (low-level input to BREQ pin), acquire the bus mastership (hig input to BREQ pin)
- input to BREQ pin).5. After setting the STBY bit in STBCR1 and the STBYMD bit in STBCR6 to 1, execution.
- SLEEP instruction.

  6. Software standby mode is entered and the clocks within this LSI are halted.

from being canceled.

When falling-edge detection is selected for the NMI pin, drive the NMI pin high before n transition to software standby mode. When rising-edge detection is selected for the NMI the NMI pin low before making a transition to software standby mode.

Similarly, when falling-edge detection is selected for the IRQ pin, drive the IRQ pin high making a transition to software standby mode. When rising-edge detection is selected for pin, drive the IRQ pin low before making a transition to software standby mode.

Canceling with Power-on Reset: Software standby mode is canceled by a power-on reset the  $\overline{RES}$  pin. Keep the  $\overline{RES}$  pin low until the clock oscillation settles.

The contents of the CPU registers and the data of the on-chip RAM become undefined.

registers of on-chip peripheral modules are initialized. For details on the pin states in de software standby mode, refer to appendix A, Pin States.

The procedure for a transition to deep software standby mode is as follows:

- 2. If the DTC is operating, stop its operation.
- 3. If the bus is released (low-level input to BREQ pin), acquire the bus mastership (hig input to BREQ pin).

1. Clear the TME bit in the timer control register (WTCSR) of the WDT to 0 to stop th

- 4. After setting the STBY bit in STBCR1 to 1 and clearing the STBYMD bit in STBCI execute the SLEEP instruction.
- 5. Deep software standby mode is entered, the clocks within this LSI are halted, and the power supply of this LSI is turned off.

### 24.6.2 **Canceling Deep Software Standby Mode**

Deep software standby mode is canceled by a power-on reset with the RES pin. Keep th low until the clock oscillation settles.

# 24.7.2 Canceling Module Standby Function

The module standby function can be canceled by clearing the MSTP bits in STBCR2 to S to 0. The module standby function can be canceled by a power-on reset for modules who bit has an initial value of 0.

Rev. 3.00 Jan. 18, 2010 Page 1004 of 1154 REJ09B0402-0300



Measure A: Stop the operation of the DTC and the generation of interrupts from on-chip peripheral modules, IRQ interrupts, and the NMI interrupt before executing the SLEEP instruction.

Measure B: Change the value in FRQCR to the initial value, H'36DB, and then dummy-FRQCR twice before executing the SLEEP instruction.

The	numbers	οf	000000	03/01	00	oro	aivan
 1 ne	numbers	OI	access	CVCI	es	are	given.

# 2. Register Bit Table

- Bit configurations are shown in the order of the register address table.
- As for reserved bits, the bit name column is indicated with —.
- As for the blank column of the bit names, the whole register is allocated to the codata.
- As for 16- or 32-bit registers, bits are indicated from the MSB.

## 3. Register State in Each Operating Mode

- Register states are listed in the order of the register address table.
- Register states in the basic operating mode are shown. As for modules including specific states such as reset, see the sections of those modules.

Serial mode register_0	SCSMR_0	8	H'FFFFC000	SCI	8	Pφ (reference clock)
Bit rate register_0	SCBRR_0	8	H'FFFFC002	(Channel 0)	8	B: 2
Serial control register_0	SCSCR_0	8	H'FFFFC004	-	8	
Transmit data register_0	SCTDR_0	8	H'FFFFC006	-	8	_
Serial status register_0	SCSSR_0	8	H'FFFFC008	-	8	_
Receive data register_0	SCRDR_0	8	H'FFFFC00A	='	8	_
Serial direction control register_0	SCSDCR_0	8	H'FFFFC00C	='	8	_
Serial port register_0	SCSPTR_0	8	H'FFFFC00E	-	8	_
Serial mode register_1	SCSMR_1	8	H'FFFFC080	SCI	8	Pφ (reference clock)
Bit rate register_1	SCBRR_1	8	H'FFFFC082	(Channel 1)	8	B: 2
Serial control register_1	SCSCR_1	8	H'FFFFC084		8	
Transmit data register_1	SCTDR_1	8	H'FFFFC086	='	8	_
Serial status register_1	SCSSR_1	8	H'FFFFC088	-	8	_
Receive data register_1	SCRDR_1	8	H'FFFFC08A	-	8	_
Serial direction control register_1	SCSDCR_1	8	H'FFFFC08C	='	8	_
Serial port register_1	SCSPTR_1	8	H'FFFFC08E	='	8	_
Serial mode register_2	SCSMR_2	8	H'FFFFC100	SCI	8	Pφ (reference clock)
Bit rate register_2	SCBRR_2	8	H'FFFFC102	(Channel 2)	8	B: 2
Serial control register_2	SCSCR_2	8	H'FFFFC104	-	8	
Transmit data register_2	SCTDR_2	8	H'FFFFC106	-	8	_
Serial status register_2	SCSSR_2	8	H'FFFFC108	-	8	_
Receive data register_2	SCRDR_2	8	H'FFFFC10A	-	8	_

Rev. 3.00 Jan. 18, 2010 Page 1008 of 1154
REJ09B0402-0300

Timer I/O control register L_3	TIORL_3	8	H'FFFFC205	8
Timer I/O control register H_4	TIORH_4	8	H'FFFFC206	8, 16
Timer I/O control register L_4	TIORL_4	8	H'FFFFC207	8
Timer interrupt enable register_3	TIER_3	8	H'FFFFC208	8, 16
Timer interrupt enable register_4	TIER_4	8	H'FFFFC209	8
Timer output master enable register	TOER	8	H'FFFFC20A	8
Timer gate control register	TGCR	8	H'FFFFC20D	8
Timer output control register 1	TOCR1	8	H'FFFFC20E	8, 16
Timer output control register 2	TOCR2	8	H'FFFFC20F	8
Timer counter_3	TCNT_3	16	H'FFFFC210	16, 32
Timer counter_4	TCNT_4	16	H'FFFFC212	16
Timer cycle data register	TCDR	16	H'FFFFC214	16, 32
Timer dead time data register	TDDR	16	H'FFFFC216	16
Timer general register A_3	TGRA_3	16	H'FFFFC218	16, 32
Timer general register B_3	TGRB_3	16	H'FFFFC21A	16
Timer general register A_4	TGRA_4	16	H'FFFFC21C	16, 32
Timer general register B_4	TGRB_4	16	H'FFFFC21E	16
Timer sub-counter	TCNTS	16	H'FFFFC220	16, 32
Timer cycle buffer register	TCBR	16	H'FFFFC222	16
Timer general register C_3	TGRC_3	16	H'FFFFC224	16, 32
Timer general register D_3	TGRD_3	16	H'FFFFC226	16
Timer general register C_4	TGRC_4	16	H'FFFFC228	16, 32
Timer general register D_4	TGRD_4	16	H'FFFFC22A	16

mode register_3	ТВТМ_3	0	111111 0230	0, 10
Timer buffer operation transfer mode register_4	TBTM_4	8	H'FFFC239	8
Timer A/D converter start request control register	TADCR	16	H'FFFFC240	16
Timer A/D converter start request cycle set register A_4	TADCORA_4	16	H'FFFFC244	16, 32
Timer A/D converter start request cycle set register B_4	TADCORB_4	16	H'FFFFC246	16
Timer A/D converter start request cycle set buffer register A_4	TADCOBRA_4	16	H'FFFFC248	16, 32
Timer A/D converter start request cycle set buffer register B_4	TADCOBRB_4	16	H'FFFFC24A	16
Timer waveform control register	TWCR	8	H'FFFFC260	8
Timer start register	TSTR	8	H'FFFFC280	8, 16
				-,
Timer synchronous register	TSYR	8	H'FFFFC281	8
Timer synchronous register  Timer counter synchronous start	TSYR	8	H'FFFFC281	8
Timer synchronous register  Timer counter synchronous start register	TSYR TCSYSTR	8	H'FFFFC281 H'FFFFC282	8
Timer synchronous register  Timer counter synchronous start register  Timer read/write enable register	TSYR TCSYSTR TRWER	8 8	H'FFFFC281 H'FFFFC282	8 8
Timer synchronous register  Timer counter synchronous start register  Timer read/write enable register  Timer control register_0	TSYR TCSYSTR TRWER TCR_0	8 8 8	H'FFFFC281 H'FFFFC282 H'FFFFC300	8 8 8, 16, 32
Timer synchronous register  Timer counter synchronous start register  Timer read/write enable register  Timer control register_0  Timer mode register_0	TSYR TCSYSTR TRWER TCR_0 TMDR_0	8 8 8 8	H'FFFFC281 H'FFFFC282 H'FFFFC300 H'FFFFC301	8 8 8, 16, 32 8
Timer synchronous register Timer counter synchronous start register Timer read/write enable register Timer control register_0 Timer mode register_0 Timer I/O control register H_0	TSYR TCSYSTR TRWER TCR_0 TMDR_0 TIORH_0	8 8 8 8 8	H'FFFFC281 H'FFFFC284 H'FFFFC300 H'FFFFC301 H'FFFFC302	8 8 8, 16, 32 8 8, 16

Rev. 3.00 Jan. 18, 2010 Page 1010 of 1154 REJ09B0402-0300



2_0				
Timer status register 2_0	TSR2_0	8	H'FFFFC325	8
Timer buffer operation transfer mode register_0	TBTM_0	8	H'FFFFC326	8
Timer control register_1	TCR_1	8	H'FFFFC380	8, 16
Timer mode register_1	TMDR_1	8	H'FFFFC381	8
Timer I/O control register_1	TIOR_1	8	H'FFFC382	8
Timer interrupt enable register_1	TIER_1	8	H'FFFFC384	8, 16, 32
Timer status register_1	TSR_1	8	H'FFFC385	8
Timer counter_1	TCNT_1	16	H'FFFC386	16
Timer general register A_1	TGRA_1	16	H'FFFC388	16, 32
Timer general register B_1	TGRB_1	16	H'FFFFC38A	16
Timer input capture control register	TICCR	8	H'FFFFC390	8
Timer control register_2	TCR_2	8	H'FFFFC400	8, 16
Timer mode register_2	TMDR_2	8	H'FFFC401	8
Timer I/O control register_2	TIOR_2	8	H'FFFC402	8
Timer interrupt enable register_2	TIER_2	8	H'FFFFC404	8, 16, 32
Timer status register_2	TSR_2	8	H'FFFFC405	8
Timer counter_2	TCNT_2	16	H'FFFFC406	16
Timer general register A_2	TGRA_2	16	H'FFFC408	16, 32
Timer general register B_2	TGRB_2	16	H'FFFC40A	16

Timer interrupt enable register TILT12\_0



Rev. 3.00 Jan. 18, 2010 Page REJ09

Timer I/O control register V_5	TIORV_5	8	H'FFFC496	8
Timer counter W_5	TCNTW_5	16	H'FFFC4A0	16, 32
Timer general register W_5	TGRW_5	16	H'FFFC4A2	16
Timer control register W_5	TCRW_5	8	H'FFFC4A4	8
Timer I/O control register W_5	TIORW_5	8	H'FFFC4A6	8
Timer status register_5	TSR_5	8	H'FFFC4B0	8
Timer interrupt enable register_5	TIER_5	8	H'FFFC4B2	8
Timer start register_5	TSTR_5	8	H'FFFC4B4	8
Timer compare match clear register	TCNTCMPCLR	8	H'FFFFC4B6	8
Timer control register_3S	TCR_3S	8	H'FFFC600	8, 16, 32
Timer control register_4S	TCR_4S	8	H'FFFC601	8
Timer mode register_3S	TMDR_3S	8	H'FFFC602	8, 16
Timer mode register_4S	TMDR_4S	8	H'FFFC603	8
Timer I/O control register H_3S	TIORH_3S	8	H'FFFC604	8, 16, 32
Timer I/O control register L_3S	TIORL_3S	8	H'FFFC605	8
Timer I/O control register H_4S	TIORH_4S	8	H'FFFC606	8, 16
Timer I/O control register L_4S	TIORL_4S	8	H'FFFC607	8
Timer interrupt enable register_3S	TIER_3S	8	H'FFFC608	8, 16
Timer interrupt enable register_4S	TIER_4S	8	H'FFFC609	8
Timer output master enable register S	TOERS	8	H'FFFC60A	8
Timer gate control register S	TGCRS	8	H'FFFC60D	8
Timer output control register 1S	TOCR1S	8	H'FFFFC60E	8, 16

Rev. 3.00 Jan. 18, 2010 Page 1012 of 1154 REJ09B0402-0300



Fillier general register A_40	TOTA_40	10	1111110010	10, 32
Timer general register B_4S	TGRB_4S	16	H'FFFFC61E	16
Timer sub-counter S	TCNTSS	16	H'FFFC620	16, 32
Timer cycle buffer register S	TCBRS	16	H'FFFC622	16
Timer general register C_3S	TGRC_3S	16	H'FFFC624	16, 32
Timer general register D_3S	TGRD_3S	16	H'FFFC626	16
Timer general register C_4S	TGRC_4S	16	H'FFFC628	16, 32
Timer general register D_4S	TGRD_4S	16	H'FFFC62A	16
Timer status register_3S	TSR_3S	8	H'FFFC62C	8, 16
Timer status register_4S	TSR_4S	8	H'FFFC62D	8
Timer interrupt skipping set register S	TITCRS	8	H'FFFC630	8, 16
Timer interrupt skipping counter S	TITCNTS	8	H'FFFC631	8
Timer buffer transfer set register S	TBTERS	8	H'FFFC632	8
Timer dead time enable register S	TDERS	8	H'FFFC634	8
Timer output level buffer register S	TOLBRS	8	H'FFFC636	8
Timer buffer operation transfer mode register_3S	TBTM_3S	8	H'FFFFC638	8, 16
Timer buffer operation transfer mode register_4S	TBTM_4S	8	H'FFFFC639	8
Timer A/D converter start request control register S	TADCRS	16	H'FFFC640	16
Timer A/D converter start request cycle set register A_4S	TADCORA_4 S	16	H'FFFFC644	16, 32

I imer start register S	ISIRS	8	H'FFFFC680		8, 16	
Timer synchronous register S	TSYRS	8	H'FFFFC681	=	8	
Timer read/write enable register S	TRWERS	8	H'FFFFC684	_	8	
Timer counter U_5S	TCNTU_5S	16	H'FFFFC880	_	16, 32	
Timer general register U_5S	TGRU_5S	16	H'FFFFC882	=	16	-
Timer control register U_5S	TCRU_5S	8	H'FFFFC884	=	8	-
Timer I/O control register U_5S	TIORU_5S	8	H'FFFFC886	=	8	-
Timer counter V_5S	TCNTV_5S	16	H'FFFFC890	=	16, 32	-
Timer general register V_5S	TGRV_5S	16	H'FFFFC892	=	16	-
Timer control register V_5S	TCRV_5S	8	H'FFFFC894	=	8	-
Timer I/O control register V_5S	TIORV_5S	8	H'FFFFC896	=	8	-
Timer counter W_5S	TCNTW_5S	16	H'FFFFC8A0	=	16, 32	-
Timer general register W_5S	TGRW_5S	16	H'FFFFC8A2	=	16	-
Timer control register W_5S	TCRW_5S	8	H'FFFFC8A4	=	8	-
Timer I/O control register W_5S	TIORW_5S	8	H'FFFFC8A6	=	8	-
Timer status register_5S	TSR_5S	8	H'FFFFC8B0	=	8	-
Timer interrupt enable register_5S	TIER_5S	8	H'FFFFC8B2	=	8	-
Timer start register_5S	TSTR_5S	8	H'FFFFC8B4	_	8	
Timer compare match clear register S	TCNTCMPCLRS	8	H'FFFFC8B6	=	8	=
Flash code control/status register	FCCS	8	H'FFFFCC00	FLASH	8	Pφ (reference clock)
Flash program code select register	FPCS	8	H'FFFFCC01	=	8	B: 5
Flash erase code select register	FECS	8	H'FFFFCC02	=	8	-
Flash key code register	FKEY	8	H'FFFFCC04	=	8	-

Rev. 3.00 Jan. 18, 2010 Page 1014 of 1154



DTC control register	DTCCR	8	H'FFFFCC90	_	8	_
DTC vector base register	DTCVBR	32	H'FFFFCC94	_	8, 16, 32	_
I <sup>2</sup> C bus control register 1	ICCR1	8	H'FFFFCD80	l²C2	8	Pφ reference
I <sup>2</sup> C bus control register 2	ICCR2	8	H'FFFFCD81	_	8	B: 2
I <sup>2</sup> C bus mode register	ICMR	8	H'FFFFCD82	_	8	_
I <sup>2</sup> C bus interrupt enable register	ICIER	8	H'FFFFCD83	_	8	_
I <sup>2</sup> C bus status register	ICSR	8	H'FFFFCD84	_	8	_
Slave address register	SAR	8	H'FFFFCD85	_	8	_
I <sup>2</sup> C bus transmit data register	ICDRT	8	H'FFFFCD86	_	8	_
I <sup>2</sup> C bus receive data register	ICDRR	8	H'FFFFCD87	_	8	_
NF2CYC register	NF2CYC	8	H'FFFFCD88	_	8	_
SS control register H	SSCRH	8	H'FFFFCD00	SSU	8, 16	Pφ (reference clock)
SS control register L	SSCRL	8	H'FFFFCD01	_	8	B: 2
SS mode register	SSMR	8	H'FFFFCD02	_	8, 16	W: 2
SS enable register	SSER	8	H'FFFFCD03	_	8	_
SS status register	SSSR	8	H'FFFFCD04	_	8, 16	_
SS control register 2	SSCR2	8	H'FFFFCD05	_	8	_
SS transmit data register 0	SSTDR0	8	H'FFFFCD06	_	8, 16	_
SS transmit data register 1	SSTDR1	8	H'FFFFCD07	_	8	_
SS transmit data register 2	SSTDR2	8	H'FFFFCD08	_	8, 16	_
SS transmit data register 3	SSTDR3	8	H'FFFFCD09	SSU	8	Pφ (reference clock)
SS receive data register 0	SSRDR0	8	H'FFFFCD0A	_	8, 16	B: 2

H'FFFFCD0B

SS receive data register 1

SSRDR1

REJ09

W: 2

8

Compare match timer control/status	CMCSR_1	16	H'FFFFCE08	_	8, 16, 32	
register_1				_		_
Compare match counter_1	CMCNT_1	16	H'FFFFCE0A	_	8, 16	_
Compare match constant register_1	CMCOR_1	16	H'FFFFCE0C	=	8, 16, 32	-
Input level control/status register 1	ICSR1	16	H'FFFFD000	POE	8, 16, 32	Pφ (reference clock)
Output level control/status register 1	OCSR1	16	H'FFFFD002	<b>-</b> -	8, 16	B: 2
Input level control/status register 2	ICSR2	16	H'FFFFD004	_	8, 16, 32	W: 2
Output level control/status register 2	OCSR2	16	H'FFFFD006	=	8, 16	L: 4
Input level control/status register 3	ICSR3	16	H'FFFFD008	_	8, 16	
Software port output enable register	SPOER	8	H'FFFFD00A	<b>-</b> -	8	
Port output enable control register 1	POECR1	8	H'FFFFD00B	_	8	
Port output enable control register 2	POECR2	16	H'FFFFD00C		8, 16	
Port A data register L	PADRL	16	H'FFFFD102	I/O	8, 16	Pφ (reference clock)
Port A I/O register L	PAIORL	16	H'FFFFD106	PFC	8, 16	B: 2
Port A control register L4	PACRL4	16	H'FFFFD110	_	8, 16, 32	W: 2
Port A control register L3	PACRL3	16	H'FFFFD112	=	8, 16	L: 4
Port A control register L2	PACRL2	16	H'FFFFD114	<b>-</b> -	8, 16, 32	
Port A control register L1	PACRL1	16	H'FFFFD116	_	8, 16	
Port A port register L	PAPRL	16	H'FFFFD11E	I/O	8, 16	-
Port B data register L	PBDRL	16	H'FFFFD182	_	8, 16	

Rev. 3.00 Jan. 18, 2010 Page 1016 of 1154



For D control register L2	FDONLZ	10	111111111111111111111111111111111111111	_	0, 10, 32	
Port D control register L1	PDCRL1	16	H'FFFFD296		8, 16	_
Port D port register L	PDPRL	16	H'FFFFD29E	I/O	8, 16	_
Port E data register H	PEDRH	16	H'FFFFD300	-"	8, 16, 32	•
Port E data register L	PEDRL	16	H'FFFFD302	-"	8, 16	•
Port E I/O register H	PEIORH	16	H'FFFFD304	PFC	8, 16, 32	_
Port E I/O register L	PEIORL	16	H'FFFFD306		8, 16	_
Port E control register H2	PECRH2	16	H'FFFFD30C		8, 16, 32	_
Port E control register H1	PECRH1	16	H'FFFFD30E		8, 16	<u>.</u>
Port E control register L4	PECRL4	16	H'FFFFD310	_	8, 16, 32	
Port E control register L3	PECRL3	16	H'FFFFD312	-"	8, 16	•
Port E control register L2	PECRL2	16	H'FFFFD314	-"	8, 16, 32	•
Port E control register L1	PECRL1	16	H'FFFFD316	_	8, 16	
Port E port register H	PEPRH	16	H'FFFFD31C	I/O	8, 16, 32	_
Port E port register L	PEPRL	16	H'FFFFD31E		8, 16	_
IRQOUT function control register	IFCR	16	H'FFFFD322	PFC	8, 16	
Port F data register L	PFDRL	16	H'FFFFD382	I/O	8, 16	•
A/D control register_0	ADCR_0	8	H'FFFFD400	A/D	8	Pφ (reference clock)
A/D status register_0	ADSR_0	8	H'FFFFD402	(Channel 0)	8	B: 2
A/D start trigger select register_0	ADSTRGR_0	8	H'FFFFD41C	-"	8	W: 2
A/D analog input channel select register_0	ADANSR_0	8	H'FFFFD420		8	_
A/D data register 0	ADDR0	16	H'FFFFD440	_	16	-
A/D data register 1	ADDR1	16	H'FFFFD442	-	16	-

16

ADDR2

A/D data register 2



H'FFFFD444

Rev. 3.00 Jan. 18, 2010 Page REJ09

16

A/D analog input channel select register_1	ADANSR_1	8	H'FFFFD620	-	8	-
A/D data register 8	ADDR8	16	H'FFFFD640	_	16	•
A/D data register 9	ADDR9	16	H'FFFFD642	='	16	•
A/D data register 10	ADDR10	16	H'FFFFD644	='	16	•
A/D data register 11	ADDR11	16	H'FFFFD646	='	16	•
A/D data register 12	ADDR12	16	H'FFFFD648	='	16	•
A/D data register 13	ADDR13	16	H'FFFFD64A	='	16	•
A/D data register 14	ADDR14	16	H'FFFFD64C	='	16	•
A/D data register 15	ADDR15	16	H'FFFFD64E	='	16	•
Master control register_0	MCR	16	H'FFFFD800	RCAN-ET	16	Pφ (reference clock)
General status register_0	GSR	16	H'FFFFD802	_'	16	B: 2
Bit configuration register 1_0	BCR1	16	H'FFFFD804	_'	16	W: 2
Bit configuration register 0_0	BCR0	16	H'FFFFD806	_'	16	L: 4
Interrupt request register_0	IRR	16	H'FFFFD808	_'	16	•
Interrupt mask register_0	IMR_0	16	H'FFFFD80A	_'	16	•
Transmit error counter/ Receive error counter	TEC_0/REC_0	16	H'FFFFD80C	-	16	•
Transmit wait register 1, transmit wait register 0	TXPR1_0, TXPR0_0	32	H'FFFFD820	-	32	•
Transmit cancel register 0	TXCR0_0	16	H'FFFFD82A	='	16	•
Transmit acknowledge register 0	TXACK0_0	16	H'FFFFD832	-	16	•
Abort acknowledge register 0	ABACK0_0	16	H'FFFFD83A	='	16	•
Receive end register 0	RXPR0_0	16	H'FFFFD842		16	
Remote frame request register 0	RFPR0_0	16	H'FFFFD84A		16	

Rev. 3.00 Jan. 18, 2010 Page 1018 of 1154 REJ09B0402-0300



	MSG_DATA[0]	_	8	H'FFFFD908	8, 16, 32
	MSG_DATA[1]	_	8	H'FFFFD909	8
	MSG_DATA[2]	_	8	H'FFFFD90A	8, 16
	MSG_DATA[3]	_	8	H'FFFFD90B	8
	MSG_DATA[4]	_	8	H'FFFFD90C	8, 16, 32
	MSG_DATA[5]	_	8	H'FFFFD90D	8
	MSG_DATA[6]	_	8	H'FFFFD90E	8, 16
	MSG_DATA[7]	_	8	H'FFFFD90F	8
	CONTROL1H	_	8	H'FFFFD910	8, 16
	CONTROL1L	_	8	H'FFFFD911	8
MB[1].	CONTROL0H	_	16	H'FFFFD920	16, 32
	CONTROLOL	_	16	H'FFFFD922	16
	LAFMH	_	16	H'FFFFD924	16, 32
	LAFML	_	16	H'FFFFD926	16
	MSG_DATA[0]	_	8	H'FFFFD928	8, 16, 32
	MSG_DATA[1]	_	8	H'FFFFD929	8
	MSG_DATA[2]	_	8	H'FFFFD92A	8, 16
	MSG_DATA[3]	_	8	H'FFFFD92B	8
	MSG_DATA[4]	_	8	H'FFFFD92C	8, 16, 32
	MSG_DATA[5]	_	8	H'FFFFD92D	8
	MSG_DATA[6]	_	8	H'FFFFD92E	8, 16
	MSG_DATA[7]	_	8	H'FFFFD92F	8
	CONTROL1H	_	8	H'FFFFD930	8, 16
	CONTROL1L	_	8	H'FFFFD931	8

	MSG_DATA[3]	_	8	H'FFFFD94B	8
	MSG_DATA[4]	_	8	H'FFFFD94C	8, 16, 32
	MSG_DATA[5]	_	8	H'FFFFD94D	8
	MSG_DATA[6]	_	8	H'FFFFD94E	8, 16
	MSG_DATA[7]	_	8	H'FFFFD94F	8
	CONTROL1H	_	8	H'FFFFD950	8, 16
	CONTROL1L	_	8	H'FFFFD951	8
MB[3].	CONTROL0H	_	16	H'FFFFD960	16, 32
	CONTROLOL	_	16	H'FFFFD962	16
	LAFMH	_	16	H'FFFFD964	16, 32
	LAFML	_	16	H'FFFFD966	16
	MSG_DATA[0]	_	8	H'FFFFD968	8, 16, 32
	MSG_DATA[1]	_	8	H'FFFFD969	8
	MSG_DATA[2]	_	8	H'FFFFD96A	8, 16
	MSG_DATA[3]	_	8	H'FFFFD96B	8
	MSG_DATA[4]	_	8	H'FFFFD96C	8, 16, 32
	MSG_DATA[5]	_	8	H'FFFFD96D	8
	MSG_DATA[6]	_	8	H'FFFFD96E	8, 16
	MSG_DATA[7]	_	8	H'FFFFD96F	8
	CONTROL1H	_	8	H'FFFFD970	8, 16
	CONTROL1L		8	H'FFFFD971	8
MB[4].	CONTROL0H	_	16	H'FFFFD980	16, 32
	CONTROLOL	_	16	H'FFFFD982	16

16

Rev. 3.00 Jan. 18, 2010 Page 1020 of 1154 REJ09B0402-0300

LAFMH



16, 32

H'FFFFD984

	WIGG_DATA[0]	_	0	111111 D30L	0, 10
	MSG_DATA[7]	_	8	H'FFFFD98F	8
	CONTROL1H	_	8	H'FFFFD990	8, 16
	CONTROL1L	_	8	H'FFFFD991	8
MB[5].	CONTROL0H	_	16	H'FFFFD9A0	16, 32
	CONTROLOL	_	16	H'FFFFD9A2	16
	LAFMH	_	16	H'FFFFD9A4	16, 32
	LAFML	_	16	H'FFFFD9A6	16
	MSG_DATA[0]	_	8	H'FFFFD9A8	8, 16, 32
	MSG_DATA[1]	_	8	H'FFFFD9A9	8
	MSG_DATA[2]	_	8	H'FFFFD9AA	8, 16
	MSG_DATA[3]	_	8	H'FFFFD9AB	8
	MSG_DATA[4]	_	8	H'FFFFD9AC	8, 16, 32
	MSG_DATA[5]	_	8	H'FFFFD9AD	8
	MSG_DATA[6]	_	8	H'FFFFD9AE	8, 16
	MSG_DATA[7]	_	8	H'FFFFD9AF	8
	CONTROL1H	_	8	H'FFFFD9B0	8, 16
	CONTROL1L	_	8	H'FFFFD9B1	8
MB[6].	CONTROL0H	_	16	H'FFFFD9C0	16, 32
	CONTROLOL	_	16	H'FFFFD9C2	16
	LAFMH	_	16	H'FFFFD9C4	16, 32
	LAFML	_	16	H'FFFFD9C6	16
	MSG_DATA[0]	_	8	H'FFFFD9C8	8, 16, 32
	MSG_DATA[1]	_	8	H'FFFFD9C9	8

	CONTROLIL	_	o	וטפּטווווו	0	
MB[7].	CONTROL0H	_	16	H'FFFFD9E0	16, 32	
	CONTROLOL	_	16	H'FFFFD9E2	16	
	LAFMH	_	16	H'FFFFD9E4	16, 32	
	LAFML	_	16	H'FFFFD9E6	16	
	MSG_DATA[0]	_	8	H'FFFFD9E8	8, 16, 32	
	MSG_DATA[1]	_	8	H'FFFFD9E9	8	
	MSG_DATA[2]	_	8	H'FFFFD9EA	8, 16	
	MSG_DATA[3]	_	8	H'FFFFD9EB	8	_
	MSG_DATA[4]	_	8	H'FFFFD9EC	8, 16, 32	
	MSG_DATA[5]	_	8	H'FFFFD9ED	8	_
	MSG_DATA[6]	_	8	H'FFFFD9EE	8, 16	_
	MSG_DATA[7]	_	8	H'FFFFD9EF	8	
	CONTROL1H	_	8	H'FFFFD9F0	8, 16	_
	CONTROL1L	_	8	H'FFFFD9F1	8	
MB[8].	CONTROL0H	_	16	H'FFFFDA00	16, 32	
	CONTROLOL	_	16	H'FFFFDA02	16	
	LAFMH	_	16	H'FFFFDA04	16, 32	
	LAFML	_	16	H'FFFFDA06	16	
	MSG_DATA[0]	_	8	H'FFFFDA08	8, 16, 32	
	MSG_DATA[1]	_	8	H'FFFFDA09	8	_
	MSG_DATA[2]	_	8	H'FFFFDA0A	8, 16	_
	MSG_DATA[3]	_	8	H'FFFFDA0B	8	_
	MSG_DATA[4]	_	8	H'FFFFDA0C	8, 16, 32	_

Rev. 3.00 Jan. 18, 2010 Page 1022 of 1154 REJ09B0402-0300



	LALIVILI	_	10	IIIIII DAZ4	10, 32
	LAFML	_	16	H'FFFFDA26	16
	MSG_DATA[0]	_	8	H'FFFFDA28	8, 16, 32
	MSG_DATA[1]	_	8	H'FFFFDA29	8
	MSG_DATA[2]	_	8	H'FFFFDA2A	8, 16
	MSG_DATA[3]	_	8	H'FFFFDA2B	8
	MSG_DATA[4]	_	8	H'FFFFDA2C	8, 16, 32
	MSG_DATA[5]	_	8	H'FFFFDA2D	8
	MSG_DATA[6]	_	8	H'FFFFDA2E	8, 16
	MSG_DATA[7]	_	8	H'FFFFDA2F	8
	CONTROL1H	_	8	H'FFFFDA30	8, 16
	CONTROL1L	_	8	H'FFFFDA31	8
ИВ[10].	CONTROL0H	_	16	H'FFFDA40	16, 32
	CONTROL0L	_	16	H'FFFFDA42	16
	LAFMH	_	16	H'FFFFDA44	16, 32
	LAFML	_	16	H'FFFFDA46	16
	MSG_DATA[0]	_	8	H'FFFFDA48	8, 16, 32
	MSG_DATA[1]	_	8	H'FFFFDA49	8
	MSG_DATA[2]	_	8	H'FFFFDA4A	8, 16
	MSG_DATA[3]	_	8	H'FFFFDA4B	8
	MSG_DATA[4]	_	8	H'FFFFDA4C	8, 16, 32
	MSG_DATA[5]	_	8	H'FFFFDA4D	8
	MSG_DATA[6]	_	8	H'FFFDA4E	8, 16
	MSG_DATA[7]	_	8	H'FFFDA4F	8

	MSG_DATA[1]	_	8	H'FFFFDA69	8
	MSG_DATA[2]	_	8	H'FFFFDA6A	8, 16
	MSG_DATA[3]	_	8	H'FFFFDA6B	8
	MSG_DATA[4]	_	8	H'FFFFDA6C	8, 16, 32
	MSG_DATA[5]	_	8	H'FFFFDA6D	8
	MSG_DATA[6]	_	8	H'FFFFDA6E	8, 16
	MSG_DATA[7]	_	8	H'FFFFDA6F	8
	CONTROL1H	_	8	H'FFFFDA70	8, 16
	CONTROL1L	_	8	H'FFFFDA71	8
MB[12].	CONTROL0H	_	16	H'FFFFDA80	16, 32
	CONTROLOL	_	16	H'FFFFDA82	16
	LAFMH	_	16	H'FFFFDA84	16, 32
	LAFML	_	16	H'FFFFDA86	16
	MSG_DATA[0]	_	8	H'FFFFDA88	8, 16, 32
	MSG_DATA[1]	_	8	H'FFFFDA89	8
	MSG_DATA[2]	_	8	H'FFFFDA8A	8, 16
	MSG_DATA[3]	_	8	H'FFFFDA8B	8
	MSG_DATA[4]	_	8	H'FFFFDA8C	8, 16, 32
	MSG_DATA[5]	_	8	H'FFFFDA8D	8
	MSG_DATA[6]	_	8	H'FFFFDA8E	8, 16
	MSG_DATA[7]	_	8	H'FFFFDA8F	8
	CONTROL1H	_	8	H'FFFFDA90	8, 16
	CONTROL1L	_	8	H'FFFFDA91	8

REJ09B0402-0300



	MOG_DATA[0]	_	0	III II DAAD	0
	MSG_DATA[4]	_	8	H'FFFFDAAC	8, 16, 32
	MSG_DATA[5]	_	8	H'FFFFDAAD	8
	MSG_DATA[6]	_	8	H'FFFDAAE	8, 16
	MSG_DATA[7]	_	8	H'FFFFDAAF	8
	CONTROL1H	_	8	H'FFFFDAB0	8, 16
	CONTROL1L	_	8	H'FFFFDAB1	8
MB[14].	CONTROL0H	_	16	H'FFFFDAC0	16, 32
	CONTROLOL	_	16	H'FFFFDAC2	16
	LAFMH	_	16	H'FFFDAC4	16, 32
	LAFML	_	16	H'FFFFDAC6	16
	MSG_DATA[0]	_	8	H'FFFDAC8	8, 16, 32
	MSG_DATA[1]	_	8	H'FFFFDAC9	8
	MSG_DATA[2]	_	8	H'FFFDACA	8, 16
	MSG_DATA[3]	_	8	H'FFFFDACB	8
	MSG_DATA[4]	_	8	H'FFFFDACC	8, 16, 32
	MSG_DATA[5]	_	8	H'FFFFDACD	8
	MSG_DATA[6]	_	8	H'FFFFDACE	8, 16
	MSG_DATA[7]	_	8	H'FFFFDACF	8
	CONTROL1H	_	8	H'FFFFDAD0	8, 16
	CONTROL1L	_	8	H'FFFFDAD1	8
MB[15].	CONTROL0H	_	16	H'FFFFDAE0	16, 32
	CONTROLOL	_	16	H'FFFFDAE2	16
	LAFMH	_	16	H'FFFDAE4	16, 32

WOG_DATA[0]		0	TITTIDALL	=	0, 10	
MSG_DATA[7]	_	8	H'FFFFDAEF	_	8	
CONTROL1H	_	8	H'FFFFDAF0	_	8, 16	
CONTROL1L	_	8	H'FFFFDAF1	_	8	<del>_</del>
Frequency control register	FRQCR	16	H'FFFFE800	CPG	16	Pφ (reference clock)
						W: 2
Standby control register 1	STBCR1	8	H'FFFFE802	Power-down	8	Pφ (reference clock)
Standby control register 2	STBCR2	8	H'FFFFE804	modes	8	B: 2
Standby control register 3	STBCR3	8	H'FFFFE806	_	8	<del></del>
Standby control register 4	STBCR4	8	H'FFFFE808	_	8	<del></del>
Standby control register 5	STBCR5	8	H'FFFFE80A	_	8	<del></del>
Standby control register 6	STBCR6	8	H'FFFFE80C	=	8	<del></del>
Watchdog timer counter	WTCNT	8	H'FFFFE810	WDT	8* <sup>1</sup> , 16* <sup>2</sup>	Pφ (reference clock)
Watchdog timer control/status	WTCSR	8	H'FFFFE812	*1: Read	8*1, 16*2	B: 2*1
register				*2: Write		W: 2* <sup>2</sup>
Oscillation stop detection control	OSCCR	8	H'FFFFE814	CPG	8	Pφ (reference clock)
register						B: 2
RAM control register	RAMCR	8	H'FFFFE880	Power-down	8	Pφ (reference clock)
				modes		B: 2
Bus function extending register	BSCEHR	16	H'FFFFE89A	BSC	8, 16	Pφ (reference clock)
						B: 2

Rev. 3.00 Jan. 18, 2010 Page 1026 of 1154



W: 2

Interrupt priority register I	IPRI	16	H'FFFFE98C		16	
Interrupt priority register J	IPRJ	16	H'FFFFE98E	-	16	
Interrupt priority register K	IPRK	16	H'FFFFE990	-	16	
Interrupt priority register L	IPRL	16	H'FFFFE992	-	16	_
Interrupt priority register M	IPRM	16	H'FFFFE994	-	16	_
Common control register	CMNCR	32	H'FFFFF000	BSC	32	Bφ (reference clock)
CS0 space bus control register	CS0BCR	32	H'FFFFF004	-	32	L: 2
CS1 space bus control register	CS1BCR	32	H'FFFFF008	-	32	
CS0 space wait control register	CS0WCR	32	H'FFFFF028	-	32	_
CS1 space wait control register	CS1WCR	32	H'FFFFF02C	-	32	_
RAM emulation register	RAMER	16	H'FFFFF108	FLASH	16	Bφ (reference clock)
						W: 2
Break address register A	BARA	32	H'FFFFF300	UBC	32	Bφ (reference clock)
Break address mask register A	BAMRA	32	H'FFFFF304		32	B: 2
Break bus cycle register A	BBRA	16	H'FFFFF308	<del>-</del>	16	W: 2
Break bus cycle register A	BBRA	16	H'FFFFF308	<del>-</del>	16	W: 2 L: 2
Break bus cycle register A  Break data register A	BBRA BDRA	16	H'FFFFF308	-	16	
				-		
Break data register A	BDRA	32	H'FFFFF310	- - -	32	
Break data register A Break data mask register A	BDRA BDMRA	32	H'FFFFF310 H'FFFFF314	- - - -	32	
Break data register A  Break data mask register A  Break address register B	BDRA BDMRA BARB	32 32 32	H'FFFFF310 H'FFFFF314 H'FFFFF320	- - -	32 32 32	
Break data register A  Break data mask register A  Break address register B  Break address mask register B	BDRA BDMRA BARB BAMRB	32 32 32 32	H'FFFFF310 H'FFFFF314 H'FFFFF320 H'FFFFF324	- - - -	32 32 32 32	

interrupt priority register if if it is a first to the control of the control of

Break data mask register B

BDMRB

H'FFFFF334

32

REJ09


Rev. 3.00 Jan. 18, 2010 Page

32

10

SCTDR_0									
SCSSR_0	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	
SCRDR_0									Ī
SCSDCR_0	_	_	_	_	DIR	_	_	_	
SCSPTR_0	EIO	_	_	_	SPB1IO	SPB1DT	SPB0IO	SPB0DT	Ī
SCSMR_1	C/Ā	CHR	PE	O/E	STOP	MP	СК	S[1:0]	9
SCBRR_1									(
SCSCR_1	TIE	RIE	TE	RE	MPIE	TEIE	СКІ	E[1:0]	
SCTDR_1									1
SCSSR_1	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	Ī
SCRDR_1									
SCSDCR_1	_	_	_	_	DIR	_	_	_	1
SCSPTR_1	EIO	_	_	_	SPB1IO	SPB1DT	SPB0IO	SPB0DT	
SCSMR_2	C/Ā	CHR	PE	O/E	STOP	MP	СК	S[1:0]	S
SCBRR_2									(
SCSCR_2	TIE	RIE	TE	RE	MPIE	TEIE	СКІ	E[1:0]	
SCTDR_2									
SCSSR_2	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	1
SCRDR_2									Ī
SCSDCR_2	_	_	_	_	DIR	_	_	_	
SCSPTR_2	EIO		_	_	SPB1IO	SPB1DT	SPB0IO	SPB0DT	1

	IOD	[3:0]		100[3:0]			
TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
TTGE	TTGE2	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
_	_	OE4D	OE4C	OE3D	OE4B	OE4A	OE3B
_	BDC	N	Р	FB	WF	VF	UF
_	PSYE	_	_	TOCL	TOCS	OLSN	OLSP
BF[	1:0]	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
	TTGE	TTGE —  TTGE TTGE2  — — BDC	TTGE TTGE2 —  — OE4D  — BDC N  — PSYE —	TTGE         —         TCIEV           TTGE         TTGE2         —         TCIEV           —         OE4D         OE4C           —         BDC         N         P           —         PSYE         —         —	TTGE         —         TCIEV         TGIED           TTGE         TTGE2         —         TCIEV         TGIED           —         OE4D         OE4C         OE3D           —         BDC         N         P         FB           —         PSYE         —         TOCL	TTGE         —         —         TCIEV         TGIED         TGIEC           TTGE         TTGE2         —         TCIEV         TGIED         TGIEC           —         OE4D         OE4C         OE3D         OE4B           —         BDC         N         P         FB         WF           —         PSYE         —         TOCL         TOCS	TTGE         —         —         TCIEV         TGIED         TGIEC         TGIEB           TTGE         TTGE2         —         TCIEV         TGIED         TGIEC         TGIEB           —         —         OE4D         OE4C         OE3D         OE4B         OE4A           —         BDC         N         P         FB         WF         VF           —         PSYE         —         TOCL         TOCS         OLSN



TGRC_4									
TGRD_4									
TSR_3	TCFD	_	_	TCFV	TGFD	TGFC	TGFB	TGFA	
TSR_4	TCFD	_	_	TCFV	TGFD	TGFC	TGFB	TGFA	
TITCR	T3AEN		3ACOR[2:0]		T4VEN		4VCOR[2:0]		
TITCNT	_		3ACNT[2:0]		_		4VCNT[2:0]		
TBTER	_	_	_	_	_	_	ВТЕ	[1:0]	
TDER	_	_	_	_	_	_	_	TDER	
TOLBR	_	_	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P	
TBTM_3	_	_	_	_			TTSB	TTSA	
TBTM_4	_	_	_	_			TTSB	TTSA	
TADCR	BF[	1:0]	_	_			_		
	UT4AE	DT4AE	UT4BE	DT4BE	ITA3AE	ITA4VE	ITB3AE	ITB4VE	
TADCORA_4									
TADCORB_4									
TADCOBRA_4									
TADCOBRB_4									

Rev. 3.00 Jan. 18, 2010 Page

10 Page REJ09

HORH_0		IOB	[3:0]		IOA[3:U]			
TIORL_0		IOD	[3:0]			IOC	[3:0]	
TIER_0	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
TSR_0	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
TCNT_0								
TGRA_0								
TGRB_0								
TGRC_0								
TGRD_0								
TGRE_0								
TGRF_0								
TIER2_0	TTGE2	_	_	_	_	_	TGIEF	TGIEE
TSR2_0	_	_	_	_	_	_	TGFF	TGFE
TBTM_0	_	_	_	_	_	TTSE TTSB TTSA		
TCR_1	_	CCLI	R[1:0]	CKE	G[1:0]	TPSC[2:0]		
TMDR_1	_	_	_	_		MD[3:0]		
TIOR_1		IOB	[3:0]			IOA	N[3:0]	

Rev. 3.00 Jan. 18, 2010 Page 1032 of 1154 REJ09B0402-0300



TICCR				_	I2BE	I2AE	I1BE	I1AE
TCR_2	_	CCLF	R[1:0]	CKE	G[1:0]		TPSC[2:0]	
TMDR_2	_	_	_	_	MD[3:0]			
TIOR_2		IOB	[3:0]			IOA	[3:0]	
TIER_2	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA
TSR_2	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA
TCNT_2								
TGRA_2								
TGRB_2								
TCNTU_5								
TGRU_5								
TCRU_5	_	_	_	_	_	_	TPS	C[1:0]
TIORU_5	_		_			IOC[4:0]		
TCNTV_5								
TGRV_5								
TCRV_5	_	_	_	_	_	— TPSC[1:0]		

TSR_5	_	_	_	_	_	CMFU5	CIVIFV5	CMFW5	
TIER_5	_	_	_	_	_	TGIE5U	TGIE5V	TGIE5W	
TSTR_5	_	_	_	_	_	CSTU5	CSTV5	CSTW5	
TCNTCMPCLR	_	_	_	_	_	CMPCLR5U	CMPCLR5V	CMPCLR5W	
TCR_3S		CCLR[2:0]		CKE	G[1:0]		TPSC[2:0]		МТ
TCR_4S		CCLR[2:0]		CKE	G[1:0]		TPSC[2:0]		
TMDR_3S	_	_	BFB	BFA		MD	[3:0]		
TMDR_4S	_	_	BFB	BFA		MD	[3:0]		
TIORH_3S		IOB	[3:0]			IOA	[3:0]		
TIORL_3S		IOD	[3:0]			IOC	[3:0]		
TIORH_4S		IOB	[3:0]			IOA	[3:0]		
TIORL_4S		IOD	[3:0]			IOC	[3:0]		
TIER_3S	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	
TIER_4S	TTGE	TTGE2	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	
TOERS	_	_	OE4D	OE4C	OE3D	OE4B	OE4A	OE3B	
TGCRS	_	BDC	N	Р	FB	WF	VF	UF	
TOCR1S	_	PSYE	_	_	TOCL	TOCS	OLSN	OLSP	
TOCR2S	BF[	1:0]	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P	
TCNT_3S									
•									
TCNT_4S									
TCDRS									

Rev. 3.00 Jan. 18, 2010 Page 1034 of 1154 REJ09B0402-0300



							1	
TGRB_4S								
TCNTSS								
TCBRS								
TGRC_3S								
TGRD_3S								
TGRC_4S								
TGRD_4S								
TSR_3S	TCFD	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
TSR_4S	TCFD	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
TITCRS	T3AEN		3ACOR[2:0]		T4VEN		4VCOR[2:0]	
TITCNTS	_		3ACNT[2:0]		_		4VCNT[2:0]	
TBTERS	_	_	_	_	_	_	ВТЕ	E[1:0]
TDERS	_	_		_	_	_	_	TDER
TOLBRS	_	_	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
TBTM_3S	_	_	_	_	_	_	TTSB	TTSA

Rev. 3.00 Jan. 18, 2010 Page

TADCOBRA_4S								
TADCOBRB_4S								
TSYCRS	CE0A	CE0B	CE0C	CE0D	CE1A	CE1B	CE2A	CE2B
TWCRS	CCE	_	_			_	SCC	WRE
TSTRS	CST4	CST3	_			CST2	CST1	CST0
TSYRS	SYNC4	SYNC3	_			SYNC2	SYNC1	SYNC0
TRWERS	_	_	_		1	_	_	RWE
TCNTU_5S								
TGRU_5S								
TCRU_5S	_	_	_			_	TPS	C[1:0]
TIORU_5S	_	_	_			IOC[4:0]		
TCNTV_5S								
TGRV_5S								
TCRV_5S	_	_	_			_	TPS	C[1:0]
TIORV_5S	_	_	_	IOC[4:0]				
TCNTW_5S								

Rev. 3.00 Jan. 18, 2010 Page 1036 of 1154 REJ09B0402-0300

RENESAS

FCCS	FWE	MAT	_	FLER	_	_	_	sco	F
FPCS	_	_	_	_	_	_	_	PPVS	
FECS	_	_	_	_	_	_	_	EPVB	
FKEY				K[	7:0]				
FMATS	MS7	MS6	MS5	MS4	MS3	MS2	MS1	MS0	
FTDAR	TDER				TDA[6:0]				
DTCERA	DTCERA15	DTCERA14	DTCERA13	DTCERA12	_	_	_	_	С
	_	_	_	_	_	_	_	_	
DTCERB	DTCERB15	DTCERB14	DTCERB13	DTCERB12	DTCERB11	DTCERB10	DTCERB9	DTCERB8	
	DTCERB7	DTCERB6	DTCERB5	DTCERB4	DTCERB3	DTCERB2	DTCERB1	DTCERB0	
DTCERC	DTCERC15	DTCERE14	DTCERE13	DTCERE12	_	_	_	_	
	_	_	_	_	DTCERC3	DTCERC2	DTCERC1	DTCERC0	
DTCERD	DTCERD15	DTCERD14	DTCERD13	DTCERD12	DTCERD11	DTCERD10	DTCERD9	DTCERD8	
	DTCERD7	DTCERD6	_	_	_	DTCERD2	DTCERD1	_	
DTCERE	DTCERE15	DTCERE14	DTCERE13	DTCERE12	DTCERE11	DTCERE10		_	
	DTCERE7	DTCERE6	DTCERE5	DTCERE4	DTCERE3	_	_	_	
DTCCR	_	_	_	RRS	RCHNE	_	_	ERR	
DTCVBR									
							_		
									1

REJ09

CMPCLR50 CMPCLR5V CMPCLR5W

NF2CYC	_	_	_	_	_	_	_	NF2CYC	
SSCRH	MSS	BIDE	_	SOL	SOLP	_	CSS	S[1:0]	SS
SSCRL	FCLRM	SSUMS	SRES	_	_	_	DAT	S[1:0]	
SSMR	MLS	CPOS	CPHS	_	_		CKS[2:0]		
SSER	TE	RE	_	_	TEIE	TIE	RIE	CEIE	
SSSR	_	ORER	_	_	TEND	TDRE	RDRF	CE	
SSCR2	_	_	_	TENDSTS	SCSATS	SSODTS	_	_	
SSTDR0									
SSTDR1									
SSTDR2									
SSTDR3									
SSRDR0									
SSRDR1									
SSRDR2									
SSRDR3									
CMSTR	_	_	_	_	_	_	_	_	CM
	_	_	_	_	_	_	STR1	STR0	
CMCSR_0	_	_	_	_	_	_	_	_	
	CMF	CMIE	_	_	_	_	CKS	S[1:0]	
CMCNT_0									
CMCOR_0									

Rev. 3.00 Jan. 18, 2010 Page 1038 of 1154 REJ09B0402-0300



	_	_	_	_	_	_	_	
ICSR2		POE6F	POE5F	POE4F		_	_	PIE2
	_	_	POE6	M[1:0]	POE5	M[1:0]	POE4	IM[1:0]
OCSR2	OSF2	_	_	_	_	_	OCE2	OIE2
	_	_	_	_	_	_	_	_
ICSR3	_	_	_	POE8F	_	_	POE8E	PIE3
	_	_	_	_	_	_	POE8	BM[1:0]
SPOER	_	_	_	_	_	MTU2SHIZ	MTU2CH0HIZ	MTU2CH34HIZ
POECR1	_	_	_	_	MTU2PE3ZE	MTU2PE2ZE	MTU2PE1ZE	MTU2PE0ZE
POECR2		MTU2P1CZE	MTU2P2CZE	MTU2P3CZE		MTU2SP1CZE	MTU2SP2CZE	MTU2SP3CZE
	_	_	_	_			_	_
PADRL	PA15DR	PA14DR	PA13DR	PA12DR	PA11DR	PA10DR	PA9DR	PA8DR
	PA7DR	PA6DR	PA5DR	PA4DR	PA3DR	PA2DR	PA1DR	PA0DR
PAIORL	PA15IOR	PA14IOR	PA13IOR	PA12IOR	PA11IOR	PA10IOR	PA9IOR	PA8IOR
	PA7IOR	PA6IOR	PA5IOR	PA4IOR	PA3IOR	PA2IOR	PA1IOR	PA0IOR
PACRL4		PA15MD2	PA15MD1	PA15MD0		PA14MD2	PA14MD1	PA14MD0
	_	PA13MD2	PA13MD1	PA13MD0	_	PA12MD2	PA12MD1	PA12MD0
PACRL3		PA11MD2	PA11MD1	PA11MD0	_	PA10MD2	PA10MD1	PA10MD0
	_	PA9MD2	PA9MD1	PA9MD0		PA8MD2	PA8MD1	PA8MD0
PACRL2	_	PA7MD2	PA7MD1	PA7MD0	_	PA6MD2	PA6MD1	PA6MD0

POE2IVI[1:0]

OCSR1

OSF1

POE IM[1:0]

POEUM[1:0]

OIE1

OCE1

PA5MD0

PA4MD2

PA4MD1

PA5MD2

PA5MD1

REJ09

PA4MD0

	PB/IOR	PB6IOR	PB5IOR	PB4IOR	PB3IOR	PB2IOR	PBIIOR	PBUIOR	
PBCRL2	_	PB7MD2	PB7MD1	PB7MD0	_	PB6MD2	PB6MD1	PB6MD0	
	_	PB5MD2	PB5MD1	PB5MD0	_	PB4MD2	PB4MD1	PB4MD0	
PBCRL1	_	PB3MD2	PB3MD1	PB3MD0	_	PB2MD2	PB2MD1	PB2MD0	
	_	PB1MD2	PB1MD1	PB1MD0	_	PB0MD2	PB0MD1	PB0MD0	
PBPRL	_	_	_	_	_	_	_	_	I/C
	PB7PR	PB6PR	PB5PR	PB4PR	PB3PR	PB2PR	PB1PR	PB0PR	
PDDRL	_	_	_	_	_	PD10DR	PD9DR	PD8DR	
	PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR	
PDIORL	_	_	_	_	_	PD10IOR	PD9IOR	PD8IOR	PF
	PD7IOR	PD6IOR	PD5IOR	PD4IOR	PD3IOR	PD2IOR	PD1IOR	PD0IOR	
PDCRL3	_	_	_	_	_	PD10MD2	PD10MD1	PD10MD0	
	_	PD9MD2	PD9MD1	PD9MD0	_	PD8MD2	PD8MD1	PD8MD0	
PDCRL2	_	PD7MD2	PD7MD1	PD7MD0	_	PD6MD2	PD6MD1	PD6MD0	
	_	PD5MD2	PD5MD1	PD5MD0	_	PD4MD2	PD4MD1	PD4MD0	
PDCRL1	_	PD3MD2	PD3MD1	PD3MD0	_	PD2MD2	PD2MD1	PD2MD0	
	_	PD1MD2	PD1MD1	PD1MD0	_	PD0MD2	PD0MD1	PD0MD0	
PDPRL	_	_	_	_	_	PD10PR	PD9PR	PD8PR	I/C
	PD7PR	PD6PR	PD5PR	PD4PR	PD3PR	PD2PR	PD1PR	PD0PR	
PEDRH	_	_	_	_	_	_	_	_	
	_	_	PE21DR	PE20DR	PE19DR	PE18DR	PE17DR	PE16DR	
PEDRL	PE15DR	PE14DR	PE13DR	PE12DR	PE11DR	PE10DR	PE9DR	PE8DR	

PE4DR

RENESAS

PE3DR

PE2DR

PE1DR

PE0DR

PE7DR

Rev. 3.00 Jan. 18, 2010 Page 1040 of 1154

PE6DR

PE5DR

PECRL4	_	PE15MD2	PE15MD1	PE15MD0	_	PE14MD2	PE14MD1	PE14MD0	
	_	_	PE13MD1	PE13MD0	_	PE12MD2	PE12MD1	PE12MD0	1
PECRL3	_	PE11MD2	PE11MD1	PE11MD0	_	PE10MD2	PE10MD1	PE10MD0	1
	_	PE9MD2	PE9MD1	PE9MD0	_	PE8MD2	PE8MD1	PE8MD0	1
PECRL2	_	PE7MD2	PE7MD1	PE7MD0	_	PE6MD2	PE6MD1	PE6MD0	1
	_	PE5MD2	PE5MD1	PE5MD0	_	PE4MD2	PE4MD1	PE4MD0	
PECRL1	_	PE3MD2	PE3MD1	PE3MD0	_	PE2MD2	PE2MD1	PE2MD0	
	_	PE1MD2	PE1MD1	PE1MD0	_	_	PE0MD1	PE0MD0	
PEPRH	_	_	_	_	_	_	_	_	I.
	_	_	PE21PR	PE20PR	PE19PR	PE18PR	PE17PR	PE16PR	1
PEPRL	PE15PR	PE14PR	PE13PR	PE12PR	PE11PR	PE10PR	PE9PR	PE8PR	
	PE7PR	PE6PR	PE5PR	PE4PR	PE3PR	PE2PR	PE1PR	PE0PR	
IFCR	_	_	_	_	_	_	_	_	F
	_	_	_	_	_	_	IRQMD1	IRQMD0	
PFDRL	PF15DR	PF14DR	PF13DR	PF12DR	PF11DR	PF10DR	PF9DR	PF8DR	I.
	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR	1
ADCR_0	ADST	ADCS	ACE	ADIE	_	_	TRGE	EXTRG	A
ADSR_0	_	_	_	_	_	_	_	ADF	1
ADSTRGR_0	_	STR6	STR5	STR4	STR3	STR2	STR1	STR0	1
ADANSR_0	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1
ADDR0	_	_	_	_		ADD	0[11:8]		
				ADI	D[7:0]				1
ADDR1	_	_	_	_		ADD	0[11:8]		
									1



ADD[7:0]

				ADL	D[7:0]						
ADDR6	_	_	_	_		ADE	D[11:8]		1		
				ADI	D[7:0]						
ADDR7	_	_	_	_		ADD[11:8]					
				ADI	D[7:0]						
ADCR_1	ADST	ADCS	ACE	ADIE	_	_	TRGE	EXTRG	A/I		
ADSR_1	_	_	_	_	_	_	_	ADF			
ADSTRGR_1	_	STR6	STR5	STR4	STR3	STR2	STR1	STR0			
ADANSR_1	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0			
ADDR8						ADD[11:8]					
				ADI	DD[7:0]						
ADDR9	_		_	_	ADD[11:8]						
				ADI	D[7:0]						
ADDR10	_			_		ADE	D[11:8]		]		
				ADI	D[7:0]						
ADDR11	_			_		ADE	D[11:8]				
				ADI	D[7:0]				]		
ADDR12	_			_		ADC	D[11:8]		1		
				ADI	D[7:0]				1		
ADDR13	_	_	_	_		ADC	D[11:8]		]		
				ADI	D[7:0]						
ADDR14	_	_	_	_		ADE	D[11:8]				
				ADI	D[7:0]						
ADDR15	_	_	_	_		ADE	D[11:8]				
									-		

ADD[7:0]

Rev. 3.00 Jan. 18, 2010 Page 1042 of 1154

				BRI	7[7:0]						
IRR	_	_	IRR13	IRR12	_	_	IRR9	IRR8			
	IRR7	IRR6	IRR5	IRR4	IRR3	IRR2	IRR1	IRR0			
IMR	IMR15	IMR14	IMR13	IMR12	IMR11	IMR10	IMR9	IMR8			
	IMR7	IMR6	IMR5	IMR4	IMR3	IMR2	IMR1	IMR0			
TEC/REC	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0			
	REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0			
TXPR1,		TXPR1[15:8]									
TXPR 0		TXPR1[7:0]									
				TXPR	10[15:8]						
				TXPR0[7:1]				_			
TXCR0_0	TXCR0[15:8]										
				TXCR0[7:1]				_			
TXACK0				TXACI	K0[15:8]						
				TXACK0[7:1]				_			
ABACK0				ABACI	K0[15:8]						
				ABACK0[7:1]				_			
RXPR0_0				RXPF	R0[15:8]						
				RXPI	R0[7:0]						
RFPR0				RFPF	R0[15:8]						
				RFPI	R0[7:0]						
MBIMR0				МВІМІ	R0[15:8]						
				MBIM	R0[7:0]						

REJ09

Rev. 3.00 Jan. 18, 2010 Page

				EXII	[7:0]				
MB[0].	IDE_LAFM — STDID_LAFM[10:6]							RC	
LAFMH			STDID_L	AFM[5:0]			EXTID_LAFM[17:16]	(M	
MB[0].	— STDID_LAFM[10:4]								
LAFMH		STDID_L	AFM[3:0]		I	IDE_LAFM	EXTID_LAFM[17:16]	(M	
MB[0].				EXTID_L	AFM[15:8]			RC	
LAFML				EXTID_L	.AFM[7:0]				
MB[0]. MSG_DATA[0]		MSG_DATA_0							
MB[0]. MSG_DATA[1]		MSG_DATA_1							
MB[0]. MSG_DATA[2]		MSG_DATA_2							
MB[0]. MSG_DATA[3]				MSG_I	DATA_3				
MB[0]. MSG_DATA[4]				MSG_I	DATA_4				
MB[0]. MSG_DATA[5]				MSG_I	DATA_5				
MB[0]. MSG_DATA[6]				MSG_I	DATA_6				
MB[0]. MSG_DATA[7]		MSG_DATA_7							
MB[0]. CONTROL1H	_	_	NMC				MBC[2:0]		
MB[0].	_	_	_	_		DLC	[3:0]		

Rev. 3.00 Jan. 18, 2010 Page 1044 of 1154

CONTROL1L

STBCR1	STBY	_	_	_	_	_	_	_
STBCR2	MSTP7	MSTP6	_	MSTP4	_	_	_	_
STBCR3	MSTP15	_	MSTP13	MSTP12	MSTP11	MSTP10	MSTP9*	MSTP8
STBCR4	MSTP23	MSTP22	MSTP21	MSTP20	MSTP19	_	_	_
STBCR5	_	_	_	_	_	_	MSTP25	MSTP24
STBCR6	AUDSRST	HIZ	_	_	_	_	STBYMD	_
WTCNT								
WTCSR	TME	WT/IT	RSTS	WOVF	IOVF		CKS[2:0]	
OSCCR	_	_	_	_	_	OSCSTOP	_	OSCERS
RAMCR	_	_	_	RAME	_	_	_	_
BSCEHR	DTLOCK	CSSTP1	_	CSSTP2	DTBST	DTSA	CSSTP3	DTPR
	_	_	_	_	_	_	_	_
ICR0	NMIL	_	_	_	_	_	_	NMIE
	_	_	_	_	_	_	_	_
IRQCR	_	_	_	_	_	_	_	_
	IRQ31S	IRQ30S	IRQ21S	IRQ20S	IRQ11S	IRQ10S	IRQ01S	IRQ00S
IRQSR	_	_	_	_	IRQ3L	IRQ2L	IRQ1L	IRQ0L

MIFC[2:0]

IFC[2:0]

PFC[1:0]

BFC[2:0]

MPFC[2:0]

PFC[2]

FRQCR

IPRA

IRQ0

IRQ2

IRQ0

IRQ2

IRQ0

IRQ2

IRQ0

IRQ2

IRQ3F

IRQ1

IRQ3

IRQ2F

IRQ1

IRQ3

IRQ1F

IRQ1

IRQ3

Rev. 3.00 Jan. 18, 2010 Page

REJ09

IRQ0F

IRQ1

IRQ3

	MTU25_3	M1025_3	M1025_3	M11025_3	M1025_3	MTU25_3	M1025_3	MT025_3
IPRI	MTU2S_4	MTU2S_4	MTU2S_4	MTU2S_4	MTU2S_4	MTU2S_4	MTU2S_4	MTU2S_4
	MTU2S_5	MTU2S_5	MTU2S_5	MTU2S_5	POE(MTU2S)	POE(MTU2S)	POE(MTU2S)	POE(MTU2S)
IPRJ	CMT_0	CMT_0	CMT_0	CMT_0	CMT_1	CMT_1	CMT_1	CMT_1
	_	_	_	_	WDT	WDT	WDT	WDT
IPRK	_	_	_	_	_	_	_	_
	A/D_0	A/D_0	A/D_0	A/D_0	A/D_1	A/D_1	A/D_1	A/D_1
IPRL	SCI_0	SCI_0	SCI_0	SCI_0	SCI_1	SCI_1	SCI_1	SCI_1
	SCI_2	SCI_2	SCI_2	SCI_2	_	_	_	_
IPRM	SSU	SSU	SSU	SSU	l²C2	l <sup>2</sup> C2	I <sup>2</sup> C2	l²C2
	RCAN-ET_0	RCAN-ET_0	RCAN-ET_0	RCAN-ET_0	_	_	_	_
CMNCR	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	HIZMEM	_
CS0BCR	_	_	IWW	/[1:0]	_	IWRW	/D[1:0]	_
	IWRW	/S[1:0]	_	IWRF	D[1:0]	_	IWRF	RS[1:0]
	_	_	_	_	_	BSZ	[1:0]	_
	_	_	_	_	_	_	_	_
CS1BCR	_	_	IWW	/[1:0]	_	IWRW	/D[1:0]	_
	IWRW	/S[1:0]	_	IWRF	D[1:0]	— IWRRS		RS[1:0]
	_	_	_	_	_	BSZ	[1:0]	_

Rev. 3.00 Jan. 18, 2010 Page 1046 of 1154 RENESAS REJ09B0402-0300



NAIVIEN	_	_	_	_	_	_	_	_
	_	_	_	_	RAMS		RAM[2:0]	
BARA	BAA31	BAA30	BAA29	BAA28	BAA27	BAA26	BAA25	BAA24
	BAA23	BAA22	BAA21	BAA20	BAA19	BAA18	BAA17	BAA16
	BAA15	BAA14	BAA13	BAA12	BAA11	BAA10	BAA9	BAA8
	BAA7	BAA6	BAA5	BAA4	BAA3	BAA2	BAA1	BAA0
BAMRA	BAMA31	BAMA30	BAMA29	BAMA28	BAMA27	BAMA26	BAMA25	BAMA24
	BAMA23	BAMA22	BAMA21	BAMA20	BAMA19	BAMA18	BAMA17	BAMA16
	BAMA15	BAMA14	BAMA13	BAMA12	BAMA11	BAMA10	BAMA9	BAMA8
	BAMA7	BAMA6	BAMA5	BAMA4	ВАМАЗ	BAMA2	BAMA1	BAMA0
BBRA	_	_	_	_	_		CPA[2:0]	
	CD	A[1:0]	IDA	·[1:0]	RWA	\[1:0]	SZA[1:0]	
BDRA	BDA31	BDA30	BDA29	BDA28	BDA27	BDA26	BDA25	BDA24
	BDA23	BDA22	BDA21	BDA20	BDA19	BDA18	BDA17	BDA16
	BDA15	BDA14	BDA13	BDA12	BDA11	BDA10	BDA9	BDA8
	BDA7	BDA6	BDA5	BDA4	BDA3	BDA2	BDA1	BDA0
BDMRA	BDMA31	BDMA30	BDMA29	BDMA28	BDMA27	BDMA26	BDMA25	BDMA24
	BDMA23	BDMA22	BDMA21	BDMA20	BDMA19	BDMA18	BDMA17	BDMA16
	BDMA15	BDMA14	BDMA13	BDMA12	BDMA11	BDMA10	BDMA9	BDMA8
l			1					

BDMA5

BDMA7

BDMA6

BDMA4

BDMA3

BDMA2

BDMA1

REJ09

BDMA0

	BAMB/	BAMB6	BAMB5	BAINB4	BAMB3	BAMB2	BAMBI	BAMBU
BBRB	_						CPB[2:0]	
	CDB	[1:0]	IDB	[1:0]	RWB[1:0]		SZB[1:0]	
BDRB	BDB31	BDB30	BDB29	BDB28	BDB27	BDB26	BDB25	BDB24
	BDB23	BDB22	BDB21	BDB20	BDB19	BDB18	BDB17	BDB16
	BDB15	BDB14	BDB13	BDB12	BDB11	BDB10	BDB9	BDB8
	BDB7	BDB6	BDB5	BDB4	BDB3	BDB2	BDB1	BDB0
BDMRB	BDMB31	BDMB30	BDMB29	BDMB28	BDMB27	BDMB26	BDMB25	BDMB24
	BDMB23	BDMB22	BDMB21	BDMB20	BDMB19	BDMB18	BDMB17	BDMB16
	BDMB15	BDMB14	BDMB13	BDMB12	BDMB11	BDMB10	BDMB9	BDMB8
	BDMB7	BDMB6	BDMB5	BDMB4	BDMB3	BDMB2	BDMB1	BDMB0
BRCR	_	_	_	_	_	_	_	_
	_	_	UTRGW[1:0]		UBIDB	_	UBIDA	_
	SCMFCA	SCMFCB	SCMFDA	SCMFDB	PCTE	PCBA	_	_
	DBEA	PCBB	DBEB	_	SEQ	_	_	ETBE
BRSR	SVF	_	_	_	BSA27	BSA26	BSA25	BSA24
	BSA23	BSA22	BSA21	BSA20	BSA19	BSA18	BSA17	BSA16
	BSA15	BSA14	BSA13	BSA12	BSA11	BSA10	BSA9	BSA8
	BSA7	BSA6	BSA5	BSA4	BSA3	BSA2	BSA1	BSA0
BRDR	DVF	_	_	_	BDA27	BDA26	BDA25	BDA24
	BDA23	BDA22	BDA21	BDA20	BDA19	BDA18	BDA17	BDA16
	BDA15	BDA14	BDA13	BDA12	BDA11	BDA10	BDA9	BDA8
	BDA7	BDA6	BDA5	BDA4	BDA3	BDA2	BDA1	BDA0

Rev. 3.00 Jan. 18, 2010 Page 1048 of 1154 REJ09B0402-0300



RENESAS

Rev. 3.00 Jan. 18, 2010 Page

SCSDCR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSPTR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSMR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	S
SCBRR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	(C
SCSCR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCTDR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSSR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCRDR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	_
SCSDCR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSPTR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSMR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	S
SCBRR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	(C
SCSCR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCTDR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSSR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCRDR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSDCR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SCSPTR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TCR_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained	N
TCR_4	Initialized	Retained	Initialized	Initialized	Initialized	Retained	_
TMDR_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
							_

Initialized

Initialized

Initialized


Initialized

Initialized

Initialized

Retained

Retained



Retained

Retained

TMDR\_4

TIORH\_3

REJ09B0402-0300

Initialized

Initialized

TOCR2	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNT_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNT_4	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCDR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TDDR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRA_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRB_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRA_4	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRB_4	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNTS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCBR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRC_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRD_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRC_4	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRD_4	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSR_3	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSR_4	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TITCR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TITCNT	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TBTER	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TDER	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TOLBR	Initialized	Retained	Initialized	Initialized	Initialized	Retained

IIIIIIalizeu

IIIIIIaiiZeu

IIIIIIaiizeu

netaineu

TOOM

TBTM\_3

Initialized

Retained

IIIIIIaiiZeu

netaineu



Initialized


Initialized

Retained

REJ09

Initialized

TSYR Initialized Retained Initialized Initialized Initialized Retained  TCSYSTR Initialized Retained Initialized Initialized Initialized Retained  TRWER Initialized Retained Initialized Initialized Initialized Retained  TCR_0 Initialized Retained Initialized Initialized Initialized Retained  TMDR_0 Initialized Retained Initialized Initialized Initialized Retained  TIORH_0 Initialized Retained Initialized Initialized Initialized Retained  TGR_0 Initialized Retained Initialized Initialized Initialized Retained  TGRA_0 Initialized Retained Initialized Initialized Initialized Retained  TGRA_0 Initialized Retained Initialized Initialized Initialized Retained  TGRC_0 Initialized Retained Initialized Initialized Initialized Retained  TGRC_0 Initialized Retained Initialized Initialized Initialized Retained  TGRE_0 Initialized Retained Initialized Initialized Initialized Retained  TGRM_0 Initialized Retained Initialized Initialized Initialized Retained  TGRM_1 Initialized Retained Initialized Initialized Initialized Retained  TGR_1 Initialized Retained Initialized Initialize			· iotaii ioa	maaazoa	minanzoa		i iotaii iod
TRWER Initialized Retained Initialized Initialized Initialized Retained  TCR_0 Initialized Retained Initialized Initialized Initialized Retained  TMDR_0 Initialized Retained Initialized Initialized Initialized Retained  TIORH_0 Initialized Retained Initialized Initialized Initialized Retained  TIORL_0 Initialized Retained Initialized Initialized Initialized Retained  TIORL_0 Initialized Retained Initialized Initialized Initialized Retained  TIER_0 Initialized Retained Initialized Initialized Initialized Retained  TCNT_0 Initialized Retained Initialized Initialized Initialized Retained  TGRA_0 Initialized Retained Initialized Initialized Initialized Retained  TGRA_0 Initialized Retained Initialized Initialized Initialized Retained  TGRB_0 Initialized Retained Initialized Initialized Initialized Retained  TGRC_0 Initialized Retained Initialized Initialized Initialized Retained  TGRD_0 Initialized Retained Initialized Initialized Initialized Retained  TGRD_0 Initialized Retained Initialized Initialized Initialized Retained  TGRF_0 Initialized Retained Initialized Initialized Initialized Retained  TGRT_0 Initialized Retained Initialized Initialized Initialized Retained  TGRT_1 Initialized Retained Initialized Initialized Initialized Retained  TMDR_1 Initialized Retained Initialized Initialized Initialized Retained  TMDR_1 Initialized Retained Initialized Initialized Initialized Retained  Initialized Initialized Initialized Initialized Retained  Initialized Initialized Initialized Initialized Initialized Retained  TMDR_1 Initialized Retained Initialized Initialized Initialized Initialized Retained	TSYR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCR_0 Initialized Retained Initialized Initialized Initialized Retained  TMDR_0 Initialized Retained Initialized Initialized Initialized Retained  TIORH_0 Initialized Retained Initialized Initialized Initialized Retained  TCR_0 Initialized Retained Initialized Initialized Initialized Retained  TCRT_0 Initialized Retained Initialized Initialized Initialized Retained  TGRA_0 Initialized Retained Initialized Initialized Initialized Retained  TGRB_0 Initialized Retained Initialized Initialized Initialized Retained  TGRC_0 Initialized Retained Initialized Initialized Initialized Retained  TGRD_0 Initialized Retained Initialized Initialized Initialized Retained  TGRE_0 Initialized Retained Initialized Initialized Initialized Retained  TGRE_1 Initialized Retained Initialized Initialized Initialized Retained  TMDR_1 Initialized Retained Initialized Initialized Initialized Retained  TIOR_1 Initialized Retained Initialized Initialized Initialized Retained  TIOR_1 Initialized Retained Initialized Initialized Initialized Retained	TCSYSTR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TMDR_0 Initialized Retained Initialized Initialized Initialized Retained  TIORH_0 Initialized Retained Initialized Initialized Initialized Retained  TIORL_0 Initialized Retained Initialized Initialized Initialized Retained  TIER_0 Initialized Retained Initialized Initialized Initialized Retained  TIER_0 Initialized Retained Initialized Initialized Initialized Retained  TSR_0 Initialized Retained Initialized Initialized Initialized Retained  TCNT_0 Initialized Retained Initialized Initialized Initialized Retained  TGRA_0 Initialized Retained Initialized Initialized Initialized Retained  TGRB_0 Initialized Retained Initialized Initialized Initialized Retained  TGRB_0 Initialized Retained Initialized Initialized Initialized Retained  TGRC_0 Initialized Retained Initialized Initialized Initialized Retained  TGRD_0 Initialized Retained Initialized Initialized Initialized Retained  TGRE_0 Initialized Retained Initialized Initialized Retained  TGRE_0 Initialized Retained Initialized Initialized Retained  TGRF_0 Initialized Retained Initialized Initialized Retained  TGRF_0 Initialized Retained Initialized Initialized Initialized Retained  TSR2_0 Initialized Retained Initialized Initialized Initialized Retained  TGR_1 Initialized Retained Initialized Initialized Retained  TCR_1 Initialized Retained Initialized Initialized Initialized Retained  TICR_1 Initialized Retained Initialized Initialized Initialized Retained	TRWER	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIORH_0 Initialized Retained Initialized Initialized Initialized Retained  TIORL_0 Initialized Retained Initialized Initialized Initialized Retained  TIER_0 Initialized Retained Initialized Initialized Initialized Retained  TSR_0 Initialized Retained Initialized Initialized Initialized Retained  TCNT_0 Initialized Retained Initialized Initialized Initialized Retained  TGRA_0 Initialized Retained Initialized Initialized Initialized Retained  TGRB_0 Initialized Retained Initialized Initialized Initialized Retained  TGRB_0 Initialized Retained Initialized Initialized Initialized Retained  TGRC_0 Initialized Retained Initialized Initialized Initialized Retained  TGRD_0 Initialized Retained Initialized Initialized Initialized Retained  TGRE_0 Initialized Retained Initialized Initialized Initialized Retained  TGRE_1 Initialized Retained Initialized Initialized Initialized Retained  TMDR_1 Initialized Retained Initialized Initialized Initialized Retained  TIOR_1 Initialized Retained Initialized Initialized Initialized Retained	TCR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIORL_0 Initialized Retained Initialized Initialized Initialized Retained TIER_0 Initialized Retained Initialized Initialized Initialized Retained TSR_0 Initialized Retained Initialized Initialized Initialized Retained TCNT_0 Initialized Retained Initialized Initialized Initialized Retained TGRA_0 Initialized Retained Initialized Initialized Initialized Retained TGRB_0 Initialized Retained Initialized Initialized Initialized Retained TGRB_0 Initialized Retained Initialized Initialized Initialized Retained TGRC_0 Initialized Retained Initialized Initialized Initialized Retained TGRD_0 Initialized Retained Initialized Initialized Initialized Retained TGRE_0 Initialized Retained Initialized Initialized Initialized Retained TGRF_0 Initialized Retained Initialized Initialized Initialized Retained TIER2_0 Initialized Retained Initialized Initialized Initialized Retained TSR2_0 Initialized Retained Initialized Initialized Initialized Retained TGRM_0 Initialized Retained Initialized Initialized Initialized Retained TGRM_0 Initialized Retained Initialized Initialized Initialized Retained TGRM_1 Initialized Retained Initialized Initialized Initialized Retained TMDR_1 Initialized Retained Initialized Initialized Initialized Retained	TMDR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIER_0 Initialized Retained Initialized Initialized Initialized Retained  TSR_0 Initialized Retained Initialized Initialized Initialized Retained  TCNT_0 Initialized Retained Initialized Initialized Initialized Retained  TGRA_0 Initialized Retained Initialized Initialized Initialized Retained  TGRB_0 Initialized Retained Initialized Initialized Initialized Retained  TGRB_0 Initialized Retained Initialized Initialized Initialized Retained  TGRC_0 Initialized Retained Initialized Initialized Initialized Retained  TGRD_0 Initialized Retained Initialized Initialized Initialized Retained  TGRE_0 Initialized Retained Initialized Initialized Initialized Retained  TGRF_0 Initialized Retained Initialized Initialized Initialized Retained  TER2_0 Initialized Retained Initialized Initialized Initialized Retained  TSR2_0 Initialized Retained Initialized Initialized Initialized Retained  TGR_1 Initialized Retained Initialized Initialized Initialized Retained  TCR_1 Initialized Retained Initialized Initialized Initialized Retained  TIOR_1 Initialized Retained Initialized Initialized Initialized Retained  Initialized Retained Initialized Initialized Initialized Retained  TIOR_1 Initialized Retained Initialized Initialized Initialized Retained  Initialized Retained Initialized Initialized Initialized Retained  Initialized Retained Initialized Initialized Initialized Retained	TIORH_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSR_0 Initialized Retained Initialized Initialized Initialized Retained  TCNT_0 Initialized Retained Initialized Initialized Initialized Retained  TGRA_0 Initialized Retained Initialized Initialized Initialized Retained  TGRB_0 Initialized Retained Initialized Initialized Initialized Retained  TGRC_0 Initialized Retained Initialized Initialized Initialized Retained  TGRD_0 Initialized Retained Initialized Initialized Initialized Retained  TGRE_0 Initialized Retained Initialized Initialized Initialized Retained  TGRE_0 Initialized Retained Initialized Initialized Initialized Retained  TGRE_0 Initialized Retained Initialized Initialized Initialized Retained  TIER2_0 Initialized Retained Initialized Initialized Initialized Retained  TSR2_0 Initialized Retained Initialized Initialized Initialized Retained  TGR_1 Initialized Retained Initialized Initialized Initialized Retained  TCR_1 Initialized Retained Initialized Initialized Initialized Retained  TOR_1 Initialized Retained Initialized Initialized Retained  TIOR_1 Initialized Retained Initialized Initialized Retained  Initialized Retained Initialized Initialized Initialized Retained	TIORL_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNT_0 Initialized Retained Initialized Initialized Initialized Retained TGRA_0 Initialized Retained Initialized Initialized Initialized Retained TGRB_0 Initialized Retained Initialized Initialized Initialized Retained TGRC_0 Initialized Retained Initialized Initialized Initialized Retained TGRD_0 Initialized Retained Initialized Initialized Initialized Retained TGRE_0 Initialized Retained Initialized Initialized Initialized Retained TGRE_0 Initialized Retained Initialized Initialized Initialized Retained TIER2_0 Initialized Retained Initialized Initialized Initialized Retained TSR2_0 Initialized Retained Initialized Initialized Initialized Retained TBTM_0 Initialized Retained Initialized Initialized Initialized Retained TCR_1 Initialized Retained Initialized Initialized Initialized Retained TIGR_1 Initialized Retained Initialized Initialized Initialized Retained TIGR_1 Initialized Retained Initialized Initialized Retained TIGR_1 Initialized Retained Initialized Initialized Initialized Retained TIGR_1 Initialized Retained Initialized Initialized Initialized Retained TIGR_1 Initialized Retained Initialized Initialized Initialized Retained	TIER_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRA_0 Initialized Retained Initialized Initialized Initialized Retained TGRB_0 Initialized Retained Initialized Initialized Initialized Retained TGRC_0 Initialized Retained Initialized Initialized Initialized Retained TGRD_0 Initialized Retained Initialized Initialized Initialized Retained TGRD_0 Initialized Retained Initialized Initialized Initialized Retained TGRE_0 Initialized Retained Initialized Initialized Initialized Retained TGRF_0 Initialized Retained Initialized Initialized Initialized Retained TIER2_0 Initialized Retained Initialized Initialized Initialized Retained TSR2_0 Initialized Retained Initialized Initialized Initialized Retained TGRT_0 Initialized Retained Initialized Initialized Retained TGR_1 Initialized Retained Initialized Initialized Initialized Retained TGR_1 Initialized Retained Initialized Initialized Initialized Retained TIGR_1 Initialized Retained Initialized Initialized Initialized Retained TIGR_1 Initialized Retained Initialized Initialized Retained TIGR_1 Initialized Retained Initialized Initialized Retained TIGR_1 Initialized Retained Initialized Initialized Initialized Retained	TSR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRB_0 Initialized Retained Initialized Initialized Initialized Retained TGRC_0 Initialized Retained Initialized Initialized Initialized Retained TGRD_0 Initialized Retained Initialized Initialized Initialized Retained TGRE_0 Initialized Retained Initialized Initialized Initialized Retained TGRF_0 Initialized Retained Initialized Initialized Initialized Retained TIER2_0 Initialized Retained Initialized Initialized Initialized Retained TSR2_0 Initialized Retained Initialized Initialized Initialized Retained TBTM_0 Initialized Retained Initialized Initialized Initialized Retained TCR_1 Initialized Retained Initialized Initialized Initialized Retained TMDR_1 Initialized Retained Initialized Initialized Initialized Retained TIOR_1 Initialized Retained Initialized Initialized Retained TIOR_1 Initialized Retained Initialized Initialized Retained	TCNT_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRC_0 Initialized Retained Initialized Initialized Initialized Retained TGRD_0 Initialized Retained Initialized Initialized Initialized Retained TGRE_0 Initialized Retained Initialized Initialized Initialized Retained TGRF_0 Initialized Retained Initialized Initialized Initialized Retained TIER2_0 Initialized Retained Initialized Initialized Initialized Retained TSR2_0 Initialized Retained Initialized Initialized Initialized Retained TSR2_0 Initialized Retained Initialized Initialized Retained TGR_1 Initialized Retained Initialized Initialized Initialized Retained TCR_1 Initialized Retained Initialized Initialized Initialized Retained TMDR_1 Initialized Retained Initialized Initialized Initialized Retained TIOR_1 Initialized Retained Initialized Initialized Retained TIOR_1 Initialized Retained Initialized Initialized Initialized Retained	TGRA_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRD_0 Initialized Retained Initialized Initialized Initialized Retained TGRE_0 Initialized Retained Initialized Initialized Initialized Retained TGRF_0 Initialized Retained Initialized Initialized Initialized Retained TIER2_0 Initialized Retained Initialized Initialized Initialized Retained TSR2_0 Initialized Retained Initialized Initialized Initialized Retained TBTM_0 Initialized Retained Initialized Initialized Initialized Retained TCR_1 Initialized Retained Initialized Initialized Initialized Retained TMDR_1 Initialized Retained Initialized Initialized Initialized Retained TIOR_1 Initialized Retained Initialized Initialized Initialized Retained TIOR_1 Initialized Retained Initialized Initialized Retained	TGRB_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRE_0 Initialized Retained Initialized Initialized Initialized Retained TGRF_0 Initialized Retained Initialized Initialized Initialized Retained TIER2_0 Initialized Retained Initialized Initialized Initialized Retained TSR2_0 Initialized Retained Initialized Initialized Initialized Retained TBTM_0 Initialized Retained Initialized Initialized Initialized Retained TCR_1 Initialized Retained Initialized Initialized Initialized Retained TMDR_1 Initialized Retained Initialized Initialized Initialized Retained TIOR_1 Initialized Retained Initialized Initialized Initialized Retained TIOR_1 Initialized Retained Initialized Initialized Initialized Retained	TGRC_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRF_0 Initialized Retained Initialized Initialized Initialized Retained  TIER2_0 Initialized Retained Initialized Initialized Initialized Retained  TSR2_0 Initialized Retained Initialized Initialized Initialized Retained  TBTM_0 Initialized Retained Initialized Initialized Initialized Retained  TCR_1 Initialized Retained Initialized Initialized Initialized Retained  TMDR_1 Initialized Retained Initialized Initialized Initialized Retained  TIOR_1 Initialized Retained Initialized Initialized Retained  TIOR_1 Initialized Retained Initialized Initialized Retained	TGRD_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIER2_0 Initialized Retained Initialized Initialized Initialized Retained TSR2_0 Initialized Retained Initialized Initialized Initialized Retained TBTM_0 Initialized Retained Initialized Initialized Initialized Retained TCR_1 Initialized Retained Initialized Initialized Initialized Retained TMDR_1 Initialized Retained Initialized Initialized Initialized Retained TIOR_1 Initialized Retained Initialized Initialized Initialized Retained	TGRE_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSR2_0 Initialized Retained Initialized Initialized Initialized Retained  TBTM_0 Initialized Retained Initialized Initialized Initialized Retained  TCR_1 Initialized Retained Initialized Initialized Initialized Retained  TMDR_1 Initialized Retained Initialized Initialized Initialized Retained  TIOR_1 Initialized Retained Initialized Initialized Initialized Retained	TGRF_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TBTM_0 Initialized Retained Initialized Initialized Initialized Retained  TCR_1 Initialized Retained Initialized Initialized Initialized Retained  TMDR_1 Initialized Retained Initialized Initialized Initialized Retained  TIOR_1 Initialized Retained Initialized Initialized Initialized Retained	TIER2_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCR_1 Initialized Retained Initialized Initialized Initialized Retained  TMDR_1 Initialized Retained Initialized Initialized Initialized Retained  TIOR_1 Initialized Retained Initialized Initialized Initialized Retained	TSR2_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TMDR_1 Initialized Retained Initialized Initialized Initialized Retained TIOR_1 Initialized Retained Initialized Initialized Initialized Retained	TBTM_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIOR_1 Initialized Retained Initialized Initialized Initialized Retained	TCR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained
	TMDR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIER_1 Initialized Retained Initialized Initialized Initialized Retained	TIOR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained
	TIER_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained



TSR_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TCNT_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	_
TGRA_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TGRB_2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TCNTU_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TGRU_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TCRU_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TIORU_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TCNTV_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TGRV_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TCRV_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TIORV_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TCNTW_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TGRW_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
TCRW_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained	_
TIORW_5	Initialized	Retained	Initialized	Initialized	Initialized	Retained	

Initialized

IIIIIIaiiZeu

Initialized

IIIIIIaiiZeu

Initialized

IIIIIIaiiZeu

Initialized

netaineu

Retained

netaineu

Retained

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Retained

Retained

Retained

Retained

Retained

Retained

11011\_2

TIER\_2

TSR\_5

TIER\_5

TSTR5

TCR\_3S

TCR\_4S

TCNTCMPCLR



Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Retained

Retained

Retained


Retained

Retained

Retained

TOERS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGCRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TOCR1S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TOCR2S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNT_3S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNT_4S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCDRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TDDRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRA_3S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRB_3S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRA_4S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRB_4S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNTSS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCBRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRC_3S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRD_3S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRC_4S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRD_4S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSR_3S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSR_4S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TITCRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TITCNTS	Initialized	Retained	Initialized	Initialized	Initialized	Retained

Initialized



Retained

**TBTERS** 

Initialized



Initialized

Initialized

Retained

TSYCRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TWCRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSTRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TSYRS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TRWERS	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNTU_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRU_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCRU_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIORU_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNTV_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRV_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCRV_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TIORV_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCNTW_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TGRW_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TCRW_5S	Initialized	Retained	Initialized	Initialized	Initialized	Retained

Initialized

IIIIIIaiiZeu

Initialized

Initialized

Retained

TADCOBRB\_4S Initialized

TIORW\_5S

TSR\_5S

TIER\_5S

TSTR\_5S

TCNTCMPCLRS Initialized

Initialized

Initialized

Initialized

Initialized

Retained

Retained

Retained

Retained

Retained



Rev. 3.00 Jan. 18, 2010 Page

Initialized

Initialized

Initialized

Initialized

Initialized

Retained

Retained

Retained

Retained

Retained

REJ09

IIIIIIaiiZeu


Initialized

netaineu

Retained

DTCERC	Initialized	Retained	Retained	Initialized	Retained	Retained	_
DTCERD	Initialized	Retained	Retained	Initialized	Retained	Retained	
DTCERE	Initialized	Retained	Retained	Initialized	Retained	Retained	_
DTCCR	Initialized	Retained	Retained	Initialized	Retained	Retained	
DTCVBR	Initialized	Retained	Retained	Initialized	Retained	Retained	
ICCR1	Initialized	Retained	Retained	Initialized	Retained	Retained	l²(
ICCR2	Initialized	Retained	Retained	Initialized	Retained	Retained	
ICMR	Initialized	Retained	Retained	Initialized	Retained	Retained	
ICIER	Initialized	Retained	Retained	Initialized	Retained	Retained	
ICSR	Initialized	Retained	Retained	Initialized	Retained	Retained	
SAR	Initialized	Retained	Retained	Initialized	Retained	Retained	
ICDRT	Initialized	Retained	Retained	Initialized	Retained	Retained	
ICDRR	Initialized	Retained	Retained	Initialized	Retained	Retained	
NF2CYC	Initialized	Retained	Retained	Initialized	Retained	Retained	
SSCRH	Initialized	Retained	Initialized	Initialized	Initialized	Retained	S
SSCRL	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SSMR	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SSER	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SSSR	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SSCR2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
SSTDR0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	_
SSTDR1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	

Initialized



Retained

Initialized

SSTDR2



Initialized

Initialized

Retained

CMCSR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained
CMCNT_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained
CMCOR_1	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ICSR1	Initialized	Retained	Retained	Initialized	_	Retained
OCSR1	Initialized	Retained	Retained	Initialized	_	Retained
ICSR2	Initialized	Retained	Retained	Initialized	_	Retained
OCSR2	Initialized	Retained	Retained	Initialized	_	Retained
ICSR3	Initialized	Retained	Retained	Initialized	_	Retained
SPOER	Initialized	Retained	Retained	Initialized	_	Retained
POECR1	Initialized	Retained	Retained	Initialized	_	Retained
POECR2	Initialized	Retained	Retained	Initialized	_	Retained
PADRL	Initialized	Retained	Retained	Initialized	_	Retained
PAIORL	Initialized	Retained	Retained	Initialized	_	Retained
PACRL4	Initialized	Retained	Retained	Initialized	_	Retained
PACRL3	Initialized	Retained	Retained	Initialized	_	Retained
PACRL2	Initialized	Retained	Retained	Initialized	_	Retained
PACRL1	Initialized	Retained	Retained	Initialized	_	Retained
PAPRL	Initialized	Retained	Retained	Initialized	_	Retained

Retained

Retained

Retained

Retained

IIIIIIaiiZeu

Initialized

IIIIIIaiiZeu

Initialized

IIIIIIaiiZeu

Initialized

netairieu

Retained

netaineu

Retained

CIVICIVI\_U

CMCOR\_0

**PBDRL** 

**PBIORL** 

PBCRL2

PBCRL1

Initialized

Initialized

Initialized

Initialized

Retained

Retained

Retained

Retained

Initialized



Initialized

Initialized

Initialized

Initialized

REJ09


Retained

Retained

Retained

Rev. 3.00 Jan. 18, 2010 Page

PEDRL	Initialized	Retained	Retained	Initialized	_	Retained	
PEIORH	Initialized	Retained	Retained	Initialized		Retained	Р
PEIORL	Initialized	Retained	Retained	Initialized	_	Retained	
PECRH2	Initialized	Retained	Retained	Initialized	_	Retained	
PECRH1	Initialized	Retained	Retained	Initialized	_	Retained	
PECRL4	Initialized	Retained	Retained	Initialized	_	Retained	
PECRL3	Initialized	Retained	Retained	Initialized	_	Retained	
PECRL2	Initialized	Retained	Retained	Initialized	_	Retained	
PECRL1	Initialized	Retained	Retained	Initialized	_	Retained	
PEPRH	Initialized	Retained	Retained	Initialized	_	Retained	1/0
PEPRL	Initialized	Retained	Retained	Initialized	_	Retained	
IFCR	Initialized	Retained	Retained	Initialized	_	Retained	Р
PFDRL	Initialized	Retained	Retained	Initialized	_	Retained	1/0
ADCR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	A
ADSR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	(0
ADSTRGR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
ADANSR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
ADDR0	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
ADDR1	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
ADDR2	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
ADDR3	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
ADDR4	Initialized	Retained	Initialized	Initialized	Initialized	Retained	
ADDR5	Initialized	Retained	Initialized	Initialized	Initialized	Retained	





ADDR11	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADDR12	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADDR13	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADDR14	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ADDR15	Initialized	Retained	Initialized	Initialized	Initialized	Retained
MCR_0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
GSR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
BCR1	Initialized	Retained	Initialized	Initialized	Initialized	Retained
BCR0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
IRR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
IMR	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TEC/REC	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TXPR1, TXPR0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TXCR0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
TXACK0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
ABACK0	Initialized	Retained	Initialized	Initialized	Initialized	Retained
RXPR0	Initialized	Retained	Initialized	Initialized	Initialized	Retained

Initialized

Initialized

Initialized

IIIIIIaiiZeu

Initialized

IIIIIIaiiZeu

Initialized

IIIIIIaiiZeu

Initialized

netaineu

Retained

ADDITE

ADDR10

RFPR0

MBIMR0

UMSR0

MB[0].

CONTROL0H

Initialized

Initialized

Initialized

Retained

Retained

Retained

Retained

IIIIIIaiiZeu

Initialized

netaineu

Retained

RENESAS

Initialized

Initialized

Initialized

Rev. 3.00 Jan. 18, 2010 Page

Initialized

Initialized

Initialized

Retained

Retained

Retained

Retained

MSG_DATA[1]						
MB[0]. MSG_DATA[2]	_	Retained	_	_	_	Retained
MB[0]. MSG_DATA[3]	_	Retained	_	_	_	Retained
MB[0]. MSG_DATA[4]	_	Retained	_	_	_	Retained
MB[0]. MSG_DATA[5]	_	Retained	_	_	_	Retained
MB[0]. MSG_DATA[6]	_	Retained	_	_	_	Retained
MB[0]. MSG_DATA[7]	_	Retained	_	_	_	Retained
MB[0]. CONTROL1H	Initialized	Retained	Initialized	Initialized	Initialized	Retained
MB[0]. CONTROL1L	Initialized	Retained	Initialized	Initialized	Initialized	Retained
MB[1]	Same as MB[0]					
MB[2]	Same as MB[0]					
MB[3]	Same as MB[0]					
<b>\</b>	(Repeat)					
MB[13]	Same as MB[0]					
MB[14]	Same as MB[0]					

Same as MB[0]

Initialized\*<sup>1</sup> Retained

Rev. 3.00 Jan. 18, 2010 Page 1060 of 1154

Retained

RENESAS

Initialized

С

Retained

MB[15]

FRQCR

IRQCR	Initialized	Initialized	Retained	Initialized	_	Retained
IRQSR	Initialized	Initialized	Retained	Initialized	_	Retained
IPRA	Initialized	Initialized	Retained	Initialized	_	Retained
IPRD	Initialized	Initialized	Retained	Initialized	_	Retained
IPRE	Initialized	Initialized	Retained	Initialized	_	Retained
IPRF	Initialized	Initialized	Retained	Initialized	_	Retained
IPRH	Initialized	Initialized	Retained	Initialized	_	Retained
IPRI	Initialized	Initialized	Retained	Initialized	_	Retained
IPRJ	Initialized	Initialized	Retained	Initialized	_	Retained
IPRK	Initialized	Initialized	Retained	Initialized	_	Retained
IPRL	Initialized	Initialized	Retained	Initialized	_	Retained
IPRM	Initialized	Initialized	Retained	Initialized	_	Retained
CMNCR	Initialized	Retained	Retained	Initialized	_	Retained
CS0BCR	Initialized	Retained	Retained	Initialized	_	Retained
CS1BCR	Initialized	Retained	Retained	Initialized		Retained
CS0WCR	Initialized	Retained	Retained	Initialized	_	Retained
CS1WCR	Initialized	Retained	Retained	Initialized		Retained
RAMER	Initialized	Initialized	Retained	Initialized	Retained	Retained

netaineu

Retained\*3

Retained

Retained

Retained

IIIIIIaiiZeu

Initialized

Initialized

Initialized

Initialized

WICSH

OSCCR

RAMCR

**BSCEHR** 

ICR0

IIIIIIaiiZeu

Initialized\*2

Initialized

Initialized

Initialized

netaineu

Retained

Retained

Retained

Initialized



REJ09

Rev. 3.00 Jan. 18, 2010 Page

netairieu

Retained

Retained

Retained

Retained

DDND	IIIIIalizeu	netaineu	netaineu	IIIIIaiizeu	IIIIIalizeu	rietaineu
BDRB	Initialized	Retained	Retained	Initialized	Initialized	Retained
BDMRB	Initialized	Retained	Retained	Initialized	Initialized	Retained
BRCR	Initialized	Retained	Retained	Initialized	Initialized	Retained
BRSR	Initialized	Initialized	Retained	Initialized	Initialized	Retained
BRDR	Initialized	Initialized	Retained	Initialized	Initialized	Retained
BETR	Initialized	Retained	Retained	Initialized	Initialized	Retained

Notes: 1. Not initialized by a WDT power-on reset.

- 2. The OSCSTOP bit is not initialized by a WDT power-on reset.
- 3. The OSCSTOP bit is initialized.

Rev. 3.00 Jan. 18, 2010 Page 1062 of 1154 RENESAS

Analog power supply vol	tage	$AV_cc$	-0.3 to +7.0
Analog reference voltage	Э	$AV_{refh}$	-0.3 to AV <sub>cc</sub> +0.3
Analog input voltage		$V_{an}$	-0.3 to AV <sub>cc</sub> +0.3
Operating temperature	Consumer applications	$T_{opr}$	-20 to +85
	Industrial applications		-40 to +85
Storage temperature		$T_{stg}$	-55 to +125
[Operating Precaution]			
Operating the LSI in exce	ess of the absolut	e maximum.	ratings may result in permanent d

Symbol

 $V_{\rm cc}$ 

 $V_{\text{in}}$ 

Value

-0.3 to +7.0

-0.3 to V<sub>cc</sub> +0.3

Item

Power supply voltage

Input voltage (except analog input pins)

	Other input pins	_	2.2	_	V <sub>cc</sub> +0.3	V
Input low-level voltage (except Schmitt trigger	RES, MRES, NMI, FWE, MD1, MD0, ASEMD0, EXTAL	V <sub>IL</sub>	-0.3		0.5	V
input voltage)	Other input pins	-	-0.3	_	0.8	V
Schmitt trigger	IRQ3 to IRQ0,	$V_{T+}$	V <sub>cc</sub> -0.5	_	_	V
input voltage	POE4 POE3 to POE0	V <sub>T-</sub>	_	_	0.5	V
	1 024, 1 022 10 1 020 =	$V_{T_{+}}-V_{T_{-}}$	0.2	_		V
Input leak	All input pins (except	I <sub>in</sub>	_	_	1.0	μΑ

 $\boldsymbol{V}_{_{IH}}$ 

 $V_{\text{cc}}$  $\!-$ 0.5

2.2

V<sub>cc</sub>+0.3

 $AV_{cc}$ +0.3

٧

٧

Input high-level RES, MRES, NMI,

voltage (except FWE, MD1, MD0,

ASEMDO, EXTAL

Analog ports

Schmitt trigger

input voltage)

	TIOC3B, TIOC3D, TIOC4A to TIOC4D, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS		_	_	0.9	V	<sub>oL</sub>
	PE9, PE11 to PE21	=	_	_	2.0	V	I <sub>OL</sub> =
Input capacitance	All input pins	C <sub>in</sub>	_	_	20	pF	V <sub>in</sub> : f = Ta
Supply current	Normal operation	I <sub>cc</sub>	_	80	105	mA	Ιφ = Βφ Ρφ ΜΡ ΜΙφ
	Sleep	-		55	85	mA	B¢ P¢ MP MI¢

 $V_{\text{ol}}$ 

V<sub>cc</sub>-2.0

٧

٧

٧

٧

Rev. 3.00 Jan. 18, 2010 Page

REJ09

0.4

0.4

0.5

I<sub>OH</sub> =

I<sub>OL</sub> =

I<sub>OL</sub> =

I<sub>OL</sub> =

TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS PE9, PE11 to PE21

All output pins

SCL, SDA

Output low-

level voltage

	Standby		_	_	15	μΑ	
Reference power supply current	During A/D conversion	$Al_{refh}$	_	_	2	mA	The v
	Waiting for A/D conversion		_	_	2	mA	
	Standby		_	_	2.5	μΑ	
RAM standby v	RAM standby voltage		2	_	_	V	V <sub>cc</sub>
Operating Pr	ecautions]						

- 1. When the A/D converter is not used, do not leave the  $AV_{cc}$ ,  $AV_{ss}$ ,  $AV_{refi}$ , and  $AV_{refi}$ open.
- 2. The supply current was measured when  $V_{IH}$  (Min.) =  $V_{CC} 0.5 \text{ V}$ ,  $V_{IL}$  (Max.) = 0 all output pins unloaded.

Rev. 3.00 Jan. 18, 2010 Page 1066 of 1154

Schmitt trigger	IRQ3 to IRQ0,	V <sub>T+</sub>	V <sub>cc</sub> -0.5	_	_	٧	
input voltage	POE8, POE6 to POE0	V <sub>T-</sub>	_	_	1.0	V	
	TCLKA to TCLKD, TIOC0A to TIOC0D, TIOC1A, TIOC1B, TIOC2A, TIOC2B, TIOC3A to TIOC3D, TIOC4A to TIOC4D, TIC5U, TIC5V, TIC5W, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS, TIC5US, TIC5VS, TIC5US, TIC5VS, TIC5WS, SCK0 to SCK2, RXD0 to RXD2, SSCK, SCS, SSI, SSO, SCL, SDA	V <sub>T+</sub> -V <sub>T-</sub>	0.4	_	_	V	
Input leak current	All input pins (except ASEMD0)	I <sub>in</sub>	_	_	1.0	μΑ	
Input pull-up MOS current	ASEMD0	- <b>I</b> <sub>pu</sub>	_	_	800	μΑ	V <sub>in</sub> =

 $V_{\text{\tiny IL}}$ 

2.2

-0.3

-0.3

V<sub>cc</sub>+0.3

0.4

8.0

٧

٧

٧

Rev. 3.00 Jan. 18, 2010 Page

REJ09

Other input pins

voltage (except FWE, MD1, MD0,

Input low-level

Schmitt trigger

input voltage)

RES, MRES, NMI,

ASEMDO, EXTAL

Other input pins



All output pins SCL, SDA	V <sub>OL</sub>		
SCL. SDA	-		
,		_	_
		_	_
TIOC3B, TIOC3D, TIOC4A to TIOC4D, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS		_	_
PE9, PE11 to PE21	-	_	_
All input pins	C <sub>in</sub>	_	_
Normal operation	I <sub>cc</sub>	_	80
Sleep	-		55
Software standby	-	_	8
		_	_
40.0040.D. 4000.41			
	TIOC4A to TIOC4D, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS PE9, PE11 to PE21 All input pins  Normal operation  Sleep  Software standby	TIOC4A to TIOC4D, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS PE9, PE11 to PE21  All input pins  C <sub>in</sub> Normal operation  I <sub>cc</sub>	TIOC4A to TIOC4D, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS  PE9, PE11 to PE21 —  All input pins C <sub>in</sub> —  Normal operation I <sub>cc</sub> —  Sleep —  Software standby — —

PE9, PE11 to PE21

RENESAS

 $V_{\rm cc}$ -2.0

٧

٧

٧

٧

٧

٧

рF

mΑ

mA

mA

 $\mathsf{m}\mathsf{A}$ 

0.4

0.4

0.5

1.4

1.5

20

105

85

20

30

 $\mathbf{I}_{\text{OH}} =$ 

 $I_{ol} =$ 

 $I_{OL} = 1$ 

 $I_{OL} = 1$ 

 $I_{OL} =$ 

 $I_{ol} =$ 

 $V_{in} =$ 

f = 1 Ta =

 $|\phi| = 8$ Вф = Ρφ = МРφ MIφ =

Вф = Ρφ = МРφ MIφ =  $T_a \leq 3$ 

50°C

current	Conversion				
	Waiting for A/D conversion				
	Standby				
RAM standby v	roltage				

_	_	2	
 _	_	2.5	

all output pins unloaded.

Rev. 3.00 Jan. 18, 2010 Page

REJ09

μΑ

mΑ

٧

mo

 ${\rm V}_{\rm cc}$ 

- [Operating Precautions]
  - 1. When the A/D converter is not used, do not leave the  ${\rm AV}_{\rm cc},\,{\rm AV}_{\rm ss},\,{\rm AV}_{\rm reft},$  and A

RENESAS

2. The supply current was measured when V  $_{\mbox{\tiny IH}}$  (Min.) = V  $_{\mbox{\tiny CC}}$  – 0.5 V, V  $_{\mbox{\tiny IL}}$  (Max.) =

- open.

- **VRAM**
- 2

Outpu	t hig	h-level permissible current (total)	$\Sigma - {\bf I}_{\rm OH}$			35
[Opera	ting	Precaution]				
To ass	ure	LSI reliability, do not exceed the out	put values	listed in ta	able 26.4.	
Note:	*	$I_{OL}$ = 15 mA (Max.)/ $-I_{OH}$ = 5 mA (Max.) about pins SCL and SDA. H simultaneously $I_{OL}$ / $-I_{OU}$ > 2.0 mA an	lowever, at	t most six		OL

Rev. 3.00 Jan. 18, 2010 Page 1070 of 1154

Item		Symbol	Min.	Тур.	Max.	Unit
Operating frequency	CPU (I  )	f	10	_	80	MHz
	External bus (B <sub>\$\phi\$</sub> )	_	10	_	40	
	Peripheral module (Pφ)		10	_	40	
	MTU2 (MPφ)	<del>_</del>	10	_	40	
	MTU2S (ΜΙφ)	<del>_</del>	10	_	80	

=, = 0.00 p at q a o ,	.EX	•			9
EXTAL clock input cycle time	t <sub>EXcyc</sub>	80	200	ns	_
EXTAL clock input low pulse width	t <sub>EXL</sub>	20	_	ns	_
EXTAL clock input high pulse width	t <sub>exh</sub>	20	_	ns	_
EXTAL clock input rise time	t <sub>EXr</sub>	_	5	ns	_
EXTAL clock input fall time	t <sub>EXf</sub>	_	5	ns	<del>_</del>
CK clock output frequency	f <sub>op</sub>	10	40	MHz	Figure 2
CK clock output cycle time	t <sub>cyc</sub>	25	100	ns	_
CK clock output low pulse width	t <sub>ckl</sub>	1/2t <sub>cyc</sub> -7.5	_	ns	<del>_</del>
CK clock output high pulse width	t <sub>CKH</sub>	1/2t <sub>cyc</sub> -7.5	_	ns	_
CK clock output rise time	t <sub>CKr</sub>	_	5	ns	<del>_</del>
CK clock output fall time	t <sub>CKf</sub>	_	5	ns	<del>_</del>
Power-on oscillation settling time	t <sub>osc1</sub>	10	_	ms	Figure 2
Standby return oscillation settling time 1	t <sub>osc2</sub>	10	_	ms	Figure 2
Standby return oscillation settling time 2	t <sub>osc3</sub>	10		ms	Figure 2




Figure 26.1 EXTAL Clock Input Timing




Figure 26.3 Power-On Oscillation Settling Timing




Figure 26.4 Oscillation Settling Timing on Return from Standby (Return by

Rev. 3.00 Jan. 18, 2010 Page

Rev. 3.00 Jan. 18, 2010 Page 1074 of 1154
REJ09B0402-0300

rigure 20.5 Oscillation Settling Tilling on Keturn from Standby (Keturn by NWI

					_
MRES pulse width	t <sub>MRESW</sub>	20*3	_	t <sub>Bcyc</sub> * <sup>4</sup>	
MRES setup time*1	t <sub>MRESS</sub>	25		ns	
MRES hold time	t <sub>MRESH</sub>	15		ns	
MD1, MD0, FWE setup time	t <sub>MDS</sub>	20		t <sub>Bcyc</sub> * <sup>4</sup>	Figure 26
BREQ setup time	t <sub>BREQS</sub>	1/2t <sub>Bcyc</sub> + 15	_	ns	Figure 26
BREQ hold time	t <sub>BREQH</sub>	1/2t <sub>Bcyc</sub> + 10		ns	
NMI setup time* <sup>1</sup>	t <sub>NMIS</sub>	60	_	ns	Figure 26
NMI hold time	t <sub>nmih</sub>	10	_	ns	
IRQ3 to IRQ0 setup time*1	t <sub>IRQS</sub>	35		ns	
IRQ3 to IRQ0 hold time	t <sub>IRQH</sub>	35	_	ns	
IRQOUT output delay time	t <sub>IRQOD</sub>		100	ns	Figure 26
BACK delay time	t <sub>BACKD</sub>	_	1/2t <sub>Bcyc</sub> + 20	ns	Figures 2
Bus tri-state delay time	t <sub>BOFF</sub>	0	100	ns	•
Bus buffer on time	t <sub>BON</sub>	0	100	ns	
Notes: 1. The RES, MRES, NMI, BI When the setup time is sa			-	-	

 $t_{\mathsf{RESS}}$ 

 $\mathbf{t}_{\scriptscriptstyle{\mathsf{RESH}}}$ 

65

15

ns

ns

26.6, 26.7

the clock. If not, the detection is delayed until the next rising edge of the clock

RES setup time\*

RES hold time

- 2. In standby mode,  $t_{RESW} = t_{OSC2}$  (10 ms).
- 3. In standby mode,  $t_{MRESW} = t_{OSC2}$  (10 ms).
- 4.  $t_{\text{Bove}}$  indicates external bus clock cycle time (B $\phi$  = CK).






Figure 26.6 Reset Input Timing




Figure 26.7 Interrupt Signal Input Timing

Rev. 3.00 Jan. 18, 2010 Page 1076 of 1154 REJ09B0402-0300






Figure 26.9 Bus Release Timing




Figure 26.10 Pin Driving Timing in Standby Mode

CS delay time	t <sub>csd</sub>	1	18
CS setup time	$t_{css}$	0	_
CS hold time	$t_{\scriptscriptstyleCSH}$	0	_
Read strobe delay time	$t_{\scriptscriptstyleRSD}$	$1/2t_{Bcyc} + 1$	$1/2t_{\text{Bcyc}}$
Read data setup time 1	t <sub>RDS1</sub>	$1/2t_{Bcyc} + 18$	

 $\mathbf{t}_{\scriptscriptstyle{\mathsf{AS}}}$ 

 $\mathbf{t}_{_{\mathrm{AH}}}$ 

0

0

Figures 2

26.14

26.14

26.15

26.14

26.14

26.15

26.15

ns

ns

ns

ns

ns

ns

ns

+ 18

REJ09B0402-0300

Address setup time

Address hold time

Rev. 3.00 Jan. 18, 2010 Page 1078 of 1154

	WBIII				26.15
Write data hold time	t <sub>wr</sub>	0	_	ns	Figures 26.14
WAIT setup time	$\mathbf{t}_{\text{wts}}$	1/2t <sub>Bcyc</sub> + 17	_	ns	Figures 26.15
WAIT hold time	$\mathbf{t}_{WTH}$	1/2t <sub>Bcyc</sub> + 7	_	ns	Figures 26.15
Notes: t <sub>Boyc</sub> indicates extern			ί).		

1

 $t_{_{WDH1}}$ 

11

Write data hold time 1

- - 2. If the access time conditions are satisfied, the  $t_{\mbox{\tiny RDS1}}$  condition does not need to satisfied.

**Figures** 

ns




Figure 26.11 Basic Bus Timing for Normal Space (No Wait)




Figure 26.12 Basic Bus Timing for Normal Space (One Software Wait Cyc




Figure 26.13 Basic Bus Timing for Normal Space (One External Wait Cycle




Figure 26.14 Basic Bus Timing for Normal Space

(One Software Wait Cycle, External Wait Cycle Valid (WM Bit = 0), No Idle (

Rev. 3.00 Jan. 18, 2010 Page




Figure 26.15 CS Extended Bus Cycle for Normal Space (SW = 1 Cycle, HW = 1 Cycle, One External Wait Cycle)

Rev. 3.00 Jan. 18, 2010 Page 1084 of 1154

REJ09B0402-0300



	TOCD				
Input capture input setup time	t <sub>TICS</sub>	20	_	ns	_
Input capture input pulse width (single edge)	t <sub>TICW</sub>	1.5	_	t <sub>MPcyc</sub>	_
Input capture input pulse width (both edges)	t <sub>TICW</sub>	2.5	_	t <sub>MPcyc</sub>	-
Timer input setup time	t <sub>TCKS</sub>	20	_	ns	Figu
Timer clock pulse width (single edge)	t <sub>TCKWH/L</sub>	1.5	_	t <sub>MPcyc</sub>	•
	101111111			IVII- CyC	
Timer clock pulse width (both edges)	t <sub>TCKWH/L</sub>	2.5		t <sub>MPcyc</sub>	-
Timer clock pulse width (both edges)  Timer clock pulse width (phase counting mode)	+	2.5		+	

Note:  $t_{MPcyc}$  indicates the MTU2 clock (MP $\phi$ ) cycle.




Figure 26.16 MTU2 Input/Output Timing

REJ09B0402-0300



Output compare output dolay time	TOCD			110	_
Input capture input setup time	t <sub>rics</sub>	20	_	ns	
Input capture input pulse width (single edge)	t <sub>TICW</sub>	1.5	_	t <sub>Mlcyc</sub>	
Input capture input pulse width (both edges)	t <sub>TICW</sub>	2.5	_	t <sub>Micyc</sub>	

Note:  $t_{\mbox{\tiny Mlcyc}}$  indicates the MTU2S clock (MI $\phi$ ) cycle.




Figure 26.18 MTU2S Input/Output Timing

Torroutpur data dolay timo	PWD		00	110	
Port input hold time	t <sub>PRH</sub>	20	_	ns	_
Port input setup time	t <sub>PRS</sub>	20	_	ns	-





Figure 26.19 I/O Port Input/Output Timing



WOVD

Figure 26.20 WDT Timing

Rev. 3.00 Jan. 18, 2010 Page

input olook oyolo (abyrlotilotio	scyc	7		рсус	٠,	
Input clock cycle (clock synch	t <sub>scyc</sub> t <sub>sckw</sub>	6	_	t <sub>pcyc</sub>	2	
Input clock pulse width		0.4	0.6	t <sub>scyc</sub>		
Input clock rise time		_	1.5 1.5	t <sub>pcyc</sub>		
Input clock fall time	$t_{_{sckf}}$	_			_	
Transmit data delay time	Asynchronous	$t_{\text{TXD}}$	_	4 t <sub>pcyc</sub> + 10	ns	F
Receive data setup time  Receive data hold time		t <sub>RXS</sub>	4 t <sub>pcyc</sub>	_	ns	2
		t <sub>RXH</sub>	4 t <sub>pcyc</sub>	_	ns	
Transmit data delay time	Clock	$t_{\text{TXD}}$	_	3 t <sub>pcyc</sub> + 10	ns	
Receive data setup time synchronous		t <sub>RXS</sub>	2 t <sub>pcyc</sub> + 50	0 —	ns	_
Receive data hold time	<del>_</del>	t <sub>RXH</sub>	2 t <sub>pcyc</sub>	_	ns	_

Note:  $t_{peye}$  indicates the peripheral clock (P $\phi$ ) cycle.





Figure 26.21 Input Clock Timing



SCI input/output timing (clock synchronous mode)

Figure 26.22 SCI Input/Output Timing

Rev. 3.00 Jan. 18, 2010 Page

<del>-</del>					poye	26.26
	Slave		4	256		20.20
Clock high pulse width	Master	t <sub>HI</sub>	60	_	ns	
	Slave		60	_		
Clock low pulse width	Master	t <sub>LO</sub>	60	_	ns	
	Slave		60	_		
Clock rise time		t <sub>rise</sub>	_	20	ns	
Clock fall time		$t_{_{FALL}}$	_	20	ns	
Data input setup time	Master	t <sub>su</sub>	30	_	ns	
	Slave		30	_		
Data input hold time	Master	t <sub>H</sub>	10	_	ns	
	Slave		10	_		
SCS setup time	Master	t <sub>LEAD</sub>	1.5	_	t <sub>pcyc</sub>	
	Slave		1.5	_		
SCS hold time	Master	t <sub>LAG</sub>	1.5	_	t <sub>pcyc</sub>	
	Slave		1.5	_		
Data output delay time	Master	t <sub>od</sub>	_	40	ns	
	Slave			40		
Data output hold time	Master	t <sub>oh</sub>	30	_	ns	
	Slave		30	_		
Continuous transmission	Master	t <sub>TD</sub>	1.5		t <sub>pcyc</sub>	<u>.</u>
delay time	Slave	<del></del>	1.5			

 $\mathsf{t}_{\scriptscriptstyle\mathsf{SA}}$ 

Slave out release time  $t_{\tiny REL}$ Note:  $t_{\tiny pcyc}$  indicates the peripheral clock (P $\phi$ ) cycle.

pcyc . . .

RENESAS

1

1

 $\mathbf{t}_{\text{pcyc}}$ 

t<sub>pcyc</sub>

Figures

26.26

Slave access time




Figure 26.23 SSU Timing (Master, CPHS = 1)




Figure 26.24 SSU Timing (Master, CPHS = 0)

RENESAS

Rev. 3.00 Jan. 18, 2010 Page REJ09




Figure 26.25 SSU Timing (Slave, CPHS = 1)




Figure 26.26 SSU Timing (Slave, CPHS = 0)

Rev. 3.00 Jan. 18, 2010 Page 1094 of 1154 REJ09B0402-0300



Item	Symbol	Min.	Max.	Unit	R Fi
Transmit data delay time	t <sub>CTxD</sub>	_	100	ns	Fi
Receive data setup time	t <sub>CRxS</sub>	100	_	ns	<u></u>
Receive data hold time	t <sub>CRxH</sub>	100	_	ns	<u>.</u>




Figure 26.27 RCAN-ET Input/Output Timing

1 OE input ootap timo	POES	00		110	1 194
POE input pulse width	$\mathbf{t}_{POEW}$	1.5	_	t <sub>pcyc</sub>	
Note: t <sub>pcyc</sub> indicates the perip	) cycle.				




Figure 26.28 POE Input Timing

1 7	SCL	pcyc			-
SCL input high pulse width	t <sub>sclh</sub>	3 t <sub>pcyc</sub> + 300	_	_	ns
SCL input low pulse width	t <sub>scll</sub>	5 t <sub>pcyc</sub> + 300	_	_	ns
SCL and SDA input fall time	t <sub>sf</sub>	_	_	300	ns
SCL and SDA input spike pulse removal time	t <sub>SP</sub>	_	_	1 t <sub>pcyc</sub>	ns
SDA input bus free time	t <sub>BUF</sub>	5	_	_	t <sub>pcyc</sub>
Start condition input hold time	t <sub>STAH</sub>	3	_	_	t <sub>pcyc</sub>
Repeated start condition input setup time	t <sub>STAS</sub>	3	_	_	t <sub>pcyc</sub>
Halt condition input setup time	t <sub>stos</sub>	3	_	_	t <sub>pcyc</sub>
Data input setup time	t <sub>sdas</sub>	1 t <sub>pcyc</sub> + 20	_	_	ns
Data input hold time	t <sub>SDAH</sub>	0		_	ns
SCL and SDA capacity load	C <sub>b</sub>	0	_	400	pF
SCL and SDA output fall time	t <sub>sf</sub>		_	250	ns

Note:  $t_{poyc}$  indicates the peripheral clock (P $\phi$ ) cycle.

RENESAS

S: Start condition
P: Stop condition
Sr: Repeated start condition

# Figure 26.29 I<sup>2</sup>C2 Input/Output Timing

### 26.3.13 UBC Trigger Timing

### **Table 26.18 UBC Trigger Timing**

Conditions:  $V_{cc} = 3.0 \text{ V}$  to 3.6 V or 4.0 V to 5.5 V,  $AV_{cc} = 4.5 \text{ V}$  to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  AV  $AV_{cc} = 4.5 \text{ V}$  to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V}$  V to 5.5 V,  $AV_{refh} = 4.5 \text{ V$ 

 $T_a = -20$ °C to +85°C (consumer applications),  $T_a = -40$ °C to +85°C (industrial applications)

Item	Symbol	Min.	Max.	Unit	Refe Figu
UBCTRG delay time	t <sub>ubctgb</sub>	_	150	ns	Figu





Figure 26.30 UBC Trigger Timing

Rev. 3.00 Jan. 18, 2010 Page 1098 of 1154

REJ09B0402-0300






 $t_{TRGS}$ 

ADTRG input

Figure 26.31 External Trigger Input Timing



Notes: 1.  $C_L$  is the total value that includes the capacitance of measurement tools. Each pin is set as follow 20pF: CK

30pF: All other output pins

2. Test conditions include  $I_{OL}$  = 1.6 mA and  $I_{OH}$  = -200  $\mu$ A.

Figure 26.32 Output Load Circuit

REJ09B0402-0300

RENESAS

Analog input capacitance			5	
Permitted analog signal source impedance		_	3	
Non-linear error	_	_	±4*2	
Offset error	_	_	±7.5*2	
Full-scale error	_	_	±7.5*2	
Quantization error	_	_	±0.5*2	
Absolute error*3	_	_	±8	
Notes: 1 Conversion time per channel who	n tha cam	nla-and-hala	Lairquit is not us	200

1.25\*

Notes: 1. Conversion time per channel when the sample-and-hold circuit is not used an clock operates at 40 MHz.

2. Reference value.

A/D conversion time

3. Guaranteed range from AV<sub>refl</sub> + 0.25 V to AV<sub>refh</sub> - 0.25 V.

				block				
	_	600	3000	ms/64 block				
$\Sigma t_{_{\rm P}}$		2.3	12	s/256 H				
		1.1	6	s/128 l				
$\Sigma t_{\scriptscriptstyle E}$		2.3	12	s/256 l				
		1.1	6	s/128 l				
$\Sigma t_{_{PE}}$	_	4.6	24	s/256 l				
		2.2	12	s/128 l				
N <sub>wec</sub>	500* <sup>3</sup>		_	Times				
erase time var	y depending	on the data	l.					
2. Programming and erase time do not include data transfer time.								
3. The minimum number of times for which all characteristics are guaranteed after								
	$\begin{array}{c} \Sigma t_{_{PE}} \\ \\ \Sigma t_{_{PE}} \\ \\ \\ N_{_{WEC}} \\ \\ \\ \\ erase \ time \ var \\ \\ \\ \\ erase \ time \ do \\ \\ \end{array}$	$\begin{array}{c c} \Sigma t_{\text{E}} & - \\ \hline - \\ \Sigma t_{\text{PE}} & - \\ \hline - \\ \hline N_{\text{WEC}} & 500*^3 \\ \hline \text{erase time vary depending} \\ erase time do not include of the entire o$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				

minimum number of times.

- a transfer time.

reprogramming (guaranteed for once to the minimum number of reprogrammir 4. These characteristics only apply when reprogramming is performed within the

40

300

260

1500

ms/4 K block

ms/32 block

REJ09B0402-0300

Erase time\* '\*\*\*

Rev. 3.00 Jan. 18, 2010 Page 1102 of 1154

One 0.47-µF capacitor

Vss VcL One 0.47-µF capacitor

Vss VcL One 0.47-µF capacitor

Use multilayer ceramic capacitors (one 0.47-µF capacitor for each VcL pin), which should be located near the pin.

Figure 26.33 Connection of V<sub>CL</sub> Capacitor

REJ09B0402-0300



Operating	MD1	I	I	I	I	I	I
mode control	ASEMD0	<b> </b> *3	<b>I</b> * <sup>3</sup>	* <sup>3</sup>	<b> </b> * <sup>3</sup>	<b> </b> * <sup>3</sup>	<b> </b> * <sup>3</sup>
	FWE	ı	ı	I	I	I	I
Interrupt	NMI	I	I	I	I	I	1
	IRQ0 to IRQ3	Z	I	Z	I	I	I
	ĪRQOUT	Z	0	Z	Z	0	Z
MTU2	TCLKA to TCLKD	Z	I	Z	Z	1	1
	TIOC0A to	Z	I/O	Z	K*1	I/O	I/O
	TIOC1A, TIOC1B	Z	I/O	Z	K*1	I/O	I/O
	TIOC2A, TIOC2B	Z	I/O	Z	K*1	I/O	I/O
	-						

Z

Z

Deep Software

Standby\*4

L

Z

ı

z

0

Power-On Manual

0

ı

ı

ı

0

0

Ī

ı

Z

O\*2

Z

Z

TIOC3A,

TIOC3C

TIOC3B,

TIOC3D

I/O

I/O

Pin Name

XTAL

**EXTAL** 

RES

MRES

WDTOVF

Type

Clock

System

control

Software

Standby\*4

L

ı

1

z

0

Sleep

0

ı

ı

ı

0



RENESAS

K\*1

z

I/O

I/O

Rev. 3.00 Jan. 18, 2010 Page

I/O

Z

REJ09

Oscillation

0

Ī

ı

Z

0

Stop Detected

POE	POE0 to POE2, POE4 to POE6, POE8	Z	1	Z	Z	1	I
SCI	SCK0 to SCK2	z	I/O	Z	Z	I/O	I/O
	RXD0 to RXD2	Z	1	Z	Z	1	1
	TXD0 to TXD2	Z	0	Z	O*1	0	0
SSU .	SSCK	Z	I/O	Z	Z	I/O	I/O
	SCS	Z	I/O	Z	Z	I/O	I/O
	SSI	Z	I/O	Z	Z	I/O	I/O
	SSO	Z	I/O	Z	Z	I/O	I/O
l²C2	SCL	Z	I/O	Z	Z	I/O	I/O
	SDA	Z	I/O	Z	Z	I/O	I/O
UBC	UBCTRG*⁴	Z	0	Z	O*1	0	0
RCAN-ET	CTx0	Z	0	Z	O*1	0	0
	CRx0	Z	I	Z	Z	1	I
A/D Converter	AN0 to AN3, AN8 to AN15	Z	I	Z	Z	I	I
<del>-</del>	ADTRG	Z	I	Z	Z	1	ı

Z

Z

ı

1

1/0 1 0 I/C 1/0 1/0 I/C 1/0 1/0 0 0 ı

1

Rev. 3.00 Jan. 18, 2010 Page 1106 of 1154 RENESAS



TIOC4DS TIC5US, TIC5VS Z

	PE16 to PE21	Z	I/O	Z	Z	I/O	Z
	PF0 to PF3, PF8 to PF15	Z	1	Z	Z	1	1
11							

## [Legend]

I: Input

O: Output

H: High-level output

L: Low-level output

Z: High-impedance

K: Input pins become high-impedance, and output pins retain their state.

Notes: 1. Output pins become high-impedance when the HIZ bit in standby control regi (STBCR6) is set to 1.

- 2. Becomes input during a power-on reset. Pull-up to prevent erroneous operation down with a resistance of at least 1 M $\Omega$  as required.
- 3. Pulled-up inside the LSI when there is no input.
- 4. SH7136 only.

	EXTAL	I		I	Z	I	I	1	I
System	RES	I		I	I	I	I	I	I
control	MRES	Z		I	Z	Z	I	1	Z
	WDTOVF	O*3		0	0	0	0	0	0
	BREQ	Z		1	Z	Z	ı	1	I
	BACK	Z		0	Z	Z	0	L	0
Operating	MD0, MD1	I		1	I	1	1	1	I
mode control	ASEMD0	* <sup>4</sup>		<b> </b> * <sup>4</sup>	<b>I</b> * <sup>4</sup>	<b> </b> * <sup>4</sup>			
	FWE	I		1	I	ı	I	I	I
Interrupt	NMI	1		I	I	I	1	Ţ	1
	IRQ0 to IRQ3	Z		1	Z	1	I	I	1
	IRQOUT	Z		0	Z	Z	0	0	Z
Address bus	A0 to A17	0	Z	0	Z	$Z^{*^2}$	0	Z	0
	A18, A19	Z		0	Z	<b>Z</b> * <sup>2</sup>	0	Z	0
Data bus	D0 to D7	Z		I/O	Z	Z	I/O	Z	I/O
Bus control	WAIT	Z		1	Z	Z	I	Z	1
	CS0 (PE10)	Н	Z	0	Z	$Z^{*^2}$	0	Z	0
	CS0 (PE17), CS1 (PE18)	Z		0	Z	<b>Z</b> * <sup>2</sup>	0	Z	0
	RD (PA6)	Н	Z	0	Z	Z*2	0	Z	0
	RD (PE19)	Z		0	Z	Z*2	0	Z	0



	TIOC1A, TIOC1B	Z	I/O	Z	K*1	I/O	I/O	I/O
	TIOC2A, TIOC2B	Z	I/O	Z	K*1	I/O	I/O	I/O
	TIOC3A, TIOC3C	Z	I/O	Z	K*1	I/O	I/O	I/O
	TIOC3B, TIOC3D	Z	I/O	Z	Z	I/O	I/O	Z
	TIOC4A to	Z	I/O	Z	Z	I/O	I/O	Z
	TIC5U, TIC5V, TIC5W	Z	I	Z	Z	I	I	I
MTU2S	TIOC3BS, TIOC3DS	Z	I/O	Z	Z	I/O	I/O	Z
	TIOC4AS to	Z	I/O	Z	Z	I/O	I/O	Z
	TIC5US, TIC5VS, TIC5WS	Z	I	Z	Z	I	I	I
POE	POE0 to POE2, POE4 to POE6, POE8 (PA9)		I	Z	Z	I	I	1
		<del></del>						

TIOC0A to

TIOC0D

Z

z

 $K^{*^1}$ 

I/O I/O

Rev. 3.00 Jan. 18, 2010 Page

REJ09

I/O

I/O

SSU	SSCK	Z	Z	Z	I/O	Ζ	Z	1/0	I/O	I/O
	SCS	Z	Z	Z	I/O	Z	Z	I/O	I/O	I/O
	SSI	Z	Z	Z	I/O	Z	Z	I/O	I/O	I/O
	SSO	Z	Z	Z	I/O	Z	Z	I/O	I/O	I/O
I <sup>2</sup> C2	SCL	Z	Z	Z	I/O	Z	z	I/O	I/O	I/O
	SDA	Z	Z	Z	I/O	Z	Z	I/O	I/O	I/O
UBC	UBCTRG*⁵	Z			0	Z	O*1	0	0	0
RCAN-ET	CTx0	Z	Z	O*1	0	0	0	0	RCAN- ET	CTx0
	CRx0	Z	Z	Z	I	I	I	I		CRx0
A/D	AN0 to AN15	Z			I	Z	z	I	I	I
Converter	ADTRG	Z			I	Z	z	I	I	I
I/O Port	PA0 to PA15	Z			I/O	Z	K*1	I/O	I/O	I/O
	PB0 to PB7	Z			I/O	Z	K*1	I/O	I/O	I/O
	PD0 to PD10	Z			I/O	Z	K*1	I/O	I/O	I/O
	PE0 to PE3	Z			I/O	Z	K*1	I/O	I/O	I/O
	PE4 to PE8, PE10	Z			I/O	Z	K*1	I/O	I/O	I/O
	PE9, PE11 to PE15	Z			I/O	Z	Z	I/O	I/O	Z
	PE16 to PE21	Z			I/O	Z	Z	I/O	I/O	Z
	PF0 to PF15	Z			I	Z	Z	I	I	ı

Rev. 3.00 Jan. 18, 2010 Page 1110 of 1154 REJ09B0402-0300



- 3. Becomes input during a power-on reset. Pull-up to prevent erroneous operations down with a resistance of at least 1 M $\Omega$  as required.
  - 4. Pulled-up inside the LSI when there is no input.
  - 5. SH7137 only.

#### B. **Processing of Unused Pins**

#### Table B.1 **Processing of Unused Pins**

Pin	Processing
NMI	Fixed high-level (pull-up)
WDTOVF	Open (If pull-down is necessary, use a resist 1 $\Omega$ or greater)
AVref	AVref = Avcc
AVcc, AVss	AVcc = Vcc, AVss = Vss
ASEMD0	Fixed high-level (pull-up)
PF0 to PF15	Connect to AVcc or AVss via a resistor
Input-only pins other than the above	Fixed (pull-up/pull-down)
I/O pins other than the above	Fixed at input pin setting (pull-up/pull-down) output and left open
Output-only pins	Open

Notes: 1. For pull-up or pull-down, connect to Vcc or GND via a resistor.

2. When using the H-UDI, pin processing is according to the specifications of th emulator.

R:	Read					
W:	Write					
Note: *	Value of external space address that was previously accessed					
Table C.	Table C.1 Pin States of Bus Related Signals (2)  External Space (Normal Space)					
		External Space (Normal Space)				
Pin Nam	ne	External Space (Normal Space) 8-bit Space				
Pin Nam						

Н

Н

L

Address\*

High-Z

Address\*

High-Z

A19 to A	0	Address
D7 to D0		Data
[Legend]		
R·	Read	

WRL

A19 to A0

D7 to D0

[Legend]

Address\*

High-Z

W

R

W

W: Write

Enabled:

Chip select signals corresponding to accessed areas = Low. The other chip select signals = High.

Rev. 3.00 Jan. 18, 2010 Page 1112 of 1154

RENESAS

REJ09B0402-0300

Consumer

application Industrial

application

Consumer

application

Industrial

application

SH7136 F-ZTAT version 256 Kbytes 16 Kbytes

F-ZTAT version 256 Kbytes 16 Kbytes

1131 / 1324AD0011 V

LQ

(FF

LQ

(FF

-20 to +85°C R5F71364AN80FPV

-40 to +85°C R5F71364AD80FPV

-20 to +85°C R5F71374AN80FPV

-40 to +85°C R5F71374AD80FPV




Figure E.1 FP-80WV





Figure E.2 FP-100UV


Rev. 3.00 Jan. 18, 2010 Page

H7136, and SH7137		Operating modes	Operating modes     Single chip mode     Extended ROM enabled mode (Only in SH7132/SH7     Extended ROM disabled mode (Only in SH7132/SH7     Operating states     Program execution state     Exception handling state     Bus release state (Only in SH7132/SH7137)  Power-down modes     Sleep mode     Software standby mode (Only in SH7136/SH7137)     Deep software standby mode (Only in SH7136/SH7137)
		User break controller (UBC)	Addresses, data values, type of access, and data size cobreak conditions     Supports a sequential break function
		(SH7132 and SH7137 only)	Two break channels
		_	
	3	Items	Specification
	3	On-chip ROM	Specification  128 Kbytes (Only in SH7131/SH7132) or 256 Kbytes
	3		<u> </u>
	3	On-chip ROM	<ul> <li>128 Kbytes (Only in SH7131/SH7132) or 256 Kbytes</li> <li>8 Kbytes (Only in SH7131/SH7132) or 16 Kbytes</li> <li>Address space: A maximum 1 Mbyte for each of two are CS1) (Only in SH7132/SH7137)</li> </ul>
	3	On-chip ROM On-chip RAM Bus state controller	<ul> <li>128 Kbytes (Only in SH7131/SH7132) or 256 Kbytes</li> <li>8 Kbytes (Only in SH7131/SH7132) or 16 Kbytes</li> <li>Address space: A maximum 1 Mbyte for each of two are</li> </ul>
	3	On-chip ROM On-chip RAM Bus state controller	<ul> <li>128 Kbytes (Only in SH7131/SH7132) or 256 Kbytes</li> <li>8 Kbytes (Only in SH7131/SH7132) or 16 Kbytes</li> <li>Address space: A maximum 1 Mbyte for each of two are CS1) (Only in SH7132/SH7137)</li> </ul>
	3	On-chip ROM On-chip RAM Bus state controller	128 Kbytes (Only in SH7131/SH7132) or 256 Kbytes     8 Kbytes (Only in SH7131/SH7132) or 16 Kbytes     Address space: A maximum 1 Mbyte for each of two are CS1) (Only in SH7132/SH7137)     8-bit external bus (Only in SH7132/SH7137)     The following features settable for each area independe Number of access wait cycles
	3	On-chip ROM On-chip RAM Bus state controller	128 Kbytes (Only in SH7131/SH7132) or 256 Kbytes     8 Kbytes (Only in SH7131/SH7132) or 16 Kbytes     Address space: A maximum 1 Mbyte for each of two are CS1) (Only in SH7132/SH7137)     8-bit external bus (Only in SH7132/SH7137)     The following features settable for each area independe Number of access wait cycles Idle wait cycle insertion
	3	On-chip ROM On-chip RAM Bus state controller	128 Kbytes (Only in SH7131/SH7132) or 256 Kbytes     8 Kbytes (Only in SH7131/SH7132) or 16 Kbytes     Address space: A maximum 1 Mbyte for each of two are CS1) (Only in SH7132/SH7137)     8-bit external bus (Only in SH7132/SH7137)     The following features settable for each area independe Number of access wait cycles Idle wait cycle insertion Supports SRAM
	3	On-chip ROM On-chip RAM Bus state controller	128 Kbytes (Only in SH7131/SH7132) or 256 Kbytes     8 Kbytes (Only in SH7131/SH7132) or 16 Kbytes     Address space: A maximum 1 Mbyte for each of two are CS1) (Only in SH7132/SH7137)     8-bit external bus (Only in SH7132/SH7137)     The following features settable for each area independe Number of access wait cycles Idle wait cycle insertion
	4	On-chip ROM On-chip RAM Bus state controller	128 Kbytes (Only in SH7131/SH7132) or 256 Kbytes     8 Kbytes (Only in SH7131/SH7132) or 16 Kbytes     Address space: A maximum 1 Mbyte for each of two are CS1) (Only in SH7132/SH7137)     8-bit external bus (Only in SH7132/SH7137)     The following features settable for each area independe Number of access wait cycles Idle wait cycle insertion Supports SRAM




REJ09B0402-0300





### Notes:

- This pin is used by the E10A emulator. On the SH7 functions as a Vcc fixed pin and on the SH7136 as ASEMD0 input pin.
- 2. Pin function enabled on the SH7136 only.



### Notes:

- This pin is used by the E10A emulator. On the SH71 functions as a Vcc fixed pin and on the SH7137 as the ASEMDO input pin.
- 2. Pin function enabled on the SH7137 only.

Rev. 3.00 Jan. 18, 2010 Page 1120 of 1154 REJ09B0402-0300



	16	Classification	Symbol	I/O	Name	Function
		E10A interface (SH7136 and SH7137 only)	ASEMDO	I	ASE mode	Sets the ASE mode. driven low, the LSI er mode, and when driv operates in normal m dedicated functions of the ASE mode. Wher input to this pin, it is pinternally.
			ASEBRK	I	Break request	E10A emulator break
			ASEBRKAK	0	Break mode acknowledge	Indicates the E10A e entered the break mo
3.4 Address Map	52	Figure added				
Figure 3.1 Address Map for Each Operating Mode in SH7131 (128- Kbyte Flash Memory Version)						
Figure 3.2 Address Map for Each Operating Mode in SH7131 and SH7136 (256-Kbyte Flash Memory Version)	53	Figure title an	nended			
Figure 3.3 Address Map for Each Operating Mode in SH7132 (128- Kbyte Flash Memory Version)	54	Figure added				
Figure 3.4 Address Map for Each Operating	55	Figure title an	nended			

Mode in SH7132 and SH7137 (256-Kbyte Flash Memory Version)

RENESAS

Table 5.1 Types of Exceptions and Priority		Interrupt	User break (bi	reak after instruc	tion execution or operar		
		Notes: 3. 8	SH7136 and S	H7137 only.			
5.1.3 Exception	79, 80	Table amended and note amended					
Handling Vector Table		Exception Hand	dling Source	Vector Number	Vector Table Address		
Table 5.3 Vector		Interrupt	NMI	11	H'0000002C to H'0000		
Numbers and Vector			User break*1	12	H'00000030 to H'00000		
Table Address Offsets		Exception Hand	dling Source	Vector Number	Vector Table Address		
		On-chip peripher	ral module*2	72	H'00000120 to H'00000		
				:	:		
				255	H'000003FC to H'0000		
		Notes:					
		1 SH7136	and SH7137	only			
			J 44 5 10.	· y .			
		2. For deta	ails on the vec	tor numbers pheral modu	and vector table a lle interrupts, see t NTC).		
5.4.1 Interrupt Sources	85	2. For deta offsets of in section	ails on the vec of on-chip peri	tor numbers pheral modu Controller (II	ile interrupts, see t		
Table 5.7 Interrupt	85	2. For deta offsets of in section	ails on the vec of on-chip peri on 6, Interrupt nded and note	tor numbers pheral modu Controller (II	ale interrupts, see NTC).		
	85	2. For deta offsets of in section Table ame	ails on the vec of on-chip peri on 6, Interrupt nded and note	etor numbers ipheral modu Controller (II e added	lle interrupts, see NTC).		
Table 5.7 Interrupt	85	2. For deta offsets of in section.  Table ame  Type  User break*	ails on the vec of on-chip peri on 6, Interrupt nded and note	tor numbers pheral modu Controller (II added uest Source	lle interrupts, see NTC).		
Table 5.7 Interrupt	85	2. For deta offsets of in section.  Table ame.  Type  User break*  Note: * SI	ails on the vec of on-chip peri on 6, Interrupt nded and note	tor numbers ipheral modu Controller (II e added uest Source r break controller (U. 17137 only.	lle interrupts, see NTC).		
Table 5.7 Interrupt Sources  5.4.2 Interrupt Priority		2. For deta offsets of in section.  Table ame.  Type  User break*  Note: * SI	ails on the vec of on-chip peri on 6, Interrupt nded and note Req Use H7136 and SH	tor numbers ipheral modu Controller (II e added uest Source r break controller (U. 17137 only.	ule interrupts, see NTC).		
Table 5.7 Interrupt Sources		2. For deta offsets of in section.  Table ame.  Type.  User break*  Note: * SI  Table ame.	ails on the vec of on-chip peri on 6, Interrupt nded and note Req Use H7136 and SH	tor numbers ipheral modu Controller (II e added uest Source r break controller (UH7137 only. e added in Level Communication of the controller (UH7137 only.	ule interrupts, see NTC).		
Table 5.7 Interrupt Sources  5.4.2 Interrupt Priority Table 5.8 Interrupt		2. For deta offsets of in section.  Table amenomorphisms of the section of the se	ails on the vec of on-chip peri on 6, Interrupt nded and note Req Use H7136 and SH nded and note	tor numbers ipheral modu Controller (II e added uest Source r break controller (U H7137 only. e added ty Level Communication of Fixed	ule interrupts, see NTC).		

REJ09B0402-0300



Rev. 3.00 Jan. 18, 2010 Page 1122 of 1154

	•	Note: * SH	17136 and SH713	7 only.			
6.4.3 User Break Interrupt (SH7136 and SH7137 only)	109	Title amende	ed				
6.5 Interrupt Exception	110	Table amended and note amended					
Handling Vector Table Table 6.3 Interrupt		Interrupt Source	Name	Vector No.	Vector Table Starting Address	ΙP	
Exception Handling		User break*1		12	H'00000030		
Vectors and Priorities	113	Notes:					
		1. SH7136	and SH7137 only	1.			
		<ol> <li>Of the I<sup>2</sup>C2 interrupts, the vector address for the IIN interrupt is separated from others.</li> </ol>					
Section 7 User Break Controller (UBC) (SH7136 and SH7137 only)	123	Title amende	ed				

Flash Memory Version) in Single-Chip Mode		
Table 9.4 Address Map: SH7132 (128- Kbyte Flash Memory Version) in On-Chip ROM Enabled Mode	207	Table added
Table 9.5 Address Map: SH7132 (128- Kbyte Flash Memory Version) in On-Chip ROM Disabled Mode)	208	Table added
Table 9.6 Address Map: SH7132/SH7137 (256-Kbyte Flash Memory Version) in On- Chip ROM-Enabled Mode	209	Table title amended
Table 9.7 Address Map: SH7132/SH7137 (256-Kbyte Flash Memory Version) in On- Chip ROM-Disabled Mode	210	Table title amended



For the 1b interval at the trough in comp PWM mode, see figure 10.40.

0: Outputs the initial value specified in T

1: Suppresses initial output
[Setting condition]

· When 1 is written to WRE after read

10.4.8 Complementary 384 PWM Mode

Description amended

14 Even in the Th

14. ... Even in the Tb interval at the trough, if synchrone clearing occurs in the initial value output period (indicatin figure 10.56) immediately after the counters start op-

in figure 10.56) immediately after the counters start opinitial value output is not suppressed.

When using the initial output suppression function, male

set compare registers TGRB\_3, TGRA\_4, and TGRB\_value twice or more the setting of dead time data regis If synchronous clearing occurs with the compare regist a value less than twice the setting of TDDR, the PWM dead time may be too short (or nonexistent) or illegal a PWM negative-phase output may occur during the initi suppression interval. For details, see 10.7.23, Notes of Waveform Control During Synchronous Counter Clearing


Complementary PWM Mode.

in Timer Interrupt Skipping Set Register (TITCR) and Buffer Transfer-Enabled Period 10.7.23 Notes on Newly added 453, Output Waveform 454 Control During Synchronous Counter Clearing in Complementary PWM Mode 13.5 Interrupt Source 532 Newly added 14.3.8 Serial Port 550 Table amended Register (SCSPTR) Bit: EIO SPB1IO SPB1DT SPB0IO SPB0DT Initial value: 0 1 R/W: R/W R/W R/W R/W R/W 14.4.3 Clock 583 Figure amended Synchronous Mode Read receive data in SCRDR and clear RDRF flag in SCSSR to 0 Figure 14.16 Sample Flowchart for Transmitting/Receiving All data received? Serial Data Yes Clear TE and RE bits in SCSCR to 0 End of transmission and reception

Rev. 3.00 Jan. 18, 2010 Page 1126 of 1154

REJ09B0402-0300





Yes



MPBT bit in SCSSR to 0 or 1. Finally, clear the

To transmit an ID after the SCI is initialized, write

TDRE flag to 0.

Value R/W	Bit Name	Bit
1 R/W	TDRE	2

Rev. 3.00 Jan. 18, 2010 Page 1128 of 1154 REJ09B0402-0300



= 0 (SS	SU mode) and MSS = 1 (master r
mode) a	CCS pin level changes to 1 with S and MSS = 0 (slave mode), an ir because it is determined that a r
0 (SSU	minated the transfer. In addition, $J$ mode) and MSS = 0 (slave moderate $J$
incompl	eceive operation starts while RDI plete error occurs even if the data
RDRF is	R is read before the completion of is cleared to 0 before the $\overline{SCS}$ pi
to 1. Se the SSI	eception does not continue while erial transmission also does not o U internal sequencer by setting the L to 1 before resuming transfer at
[Setting	g conditions]
	en a low level is input to the $\overline{SCS}$ de (the MSS bit in SSCRH is set
	en the $\overline{\text{SCS}}$ pin is changed to 1 over mode (the MSS bit in SSCRH
seria data	ten in slave mode (MSS = 0 in SS ial receive operation starts while a is read from SSRDR before the eption, after which the SCS pin is

R/W

DIC transfer counter value is 11000

Indicates that a conflict error has occurr when 0 is externally input to the SCS pir

Conflict/Incomplete Error

[Clearing condition]

• When writing 0 after reading CE = 1

15.4.4 Communication 618 Table amended

СЕ

Modes and Pin **Functions Table 15.7 Communication Modes** and Pin States of SCS

Pin

**Register Setting** Communication SSUMS MSS CSS1 CSS0 Mode SSU communication 0 Х Х mode 0 0

that an overrain error (OLI) has occurred. At this time, at reception is stopped. While the ORER bit in SSSR is se reception is not performed. To resume the reception, cle ORER bit to 0.

reception, read SSRDR before starting the next receive operation. If the next receive operation starts before SS read and RDRF is cleared to 0, and SSRDR is read before reception completes, CE in SSSR is set to 1 after the co of reception. In addition, if the next receive operation starts before SS

When setting the SSU to slave mode to perform continu

read and RDRF is cleared to 0, and SSRDR is not read reception completes, the receive data is discarded even neither CE nor ORER in SSSR is set to 1.

Specify the transmit/receive data for

Write transmit data to SSTDR after re

confirming that the TDRE bit in SSSF

bit is automatically cleared to 0 and to reception is started by writing data to

[2] Check the SSU state and write transi

627

Description added

Figure amended

(4) Data Transmission/Reception

Rev. 3.00 Jan. 18, 2010 Page 1130 of 1154

Before switching transmission mode (TE = 1) or reception (RE = 1) to transmission/reception mode (TE = RE = 1), TE and RE bits to 0. When starting the transfer, confirm

TEND, RDRF, and ORER bits are cleared to 0 before se TE or RE bit to 1. If the value of RDRF is 1 when the 8th clock rises, ORE SSSR is set to 1, an overrun error occurs, and reception Receive operation is not possible while ORER is set to

Initial setting Transmission/Reception Read TDRF in SSSB (SSU Mode) TDRE = 1?



restart reception, first clear ORER to 0.

Figure 15.9 Flowchart

Example of Simultaneous

Synchronous Communication Mode (2) Data Transmission Figure 15.14 Flowchart Example of Transmission Operation (Clock Synchronous Communication Mode)	Start [1] Initial setting: Specify the transmit data format.  [2] Read TDRE in SSSR [1] No TDRE = 1?  No TDRE = 1?  No TDRE = 1?
(3) Data Reception 633	Description amended
	When 1-frame data has been received, the RDRF bit in set to 1 and the receive data is stored in SSRDR. At the RIE bit is set to 1, an RXI interrupt is generated. The bit is automatically cleared to 0 by reading SSRDR.

Figure amended

When setting the SSU to slave mode to perform contin

632

15.4.7 Clock

Synchronous

(4) Data

Transmission/Reception

reception, read SSRDR before starting the next receive operation. If the next receive operation starts before SS read and RDRF is cleared to 0, the integrity of subsequ cannot be guaranteed. 635 Description added

restart reception, first clear ORER to 0. RENESAS



TE or RE bits to 1.

Before switching transmission mode (TE = 1) or recept (RE = 1) to transmission/reception mode (TE = RE = 1)TE and RE bits to 0. When starting the transfer, confirm TEND, RDRF, and ORER bits are cleared to 0 before s

If the value of RDRF is 1 when the 8th clock rises, ORI SSSR is set to 1, an overrun error occurs, and reception Receive operation is not possible while ORER is set to

Rev. 3.00 Jan. 18, 2010 Page

	ave Mode						
Master	Note on Master hission and Reception ons in SSU	638	New	vly added			
15.6.6 Transfe	Note on DTC ers		New	/ly added			
	I <sup>2</sup> C Bus Control	646	Tab	le amended	I		
Registe	er 2 (ICCR2)		Bit	Bit Name	Initial Value	R/W	Description
			7	BBSY	0	R/W	Bus Busy This bit enables to confirm whether the I <sup>2</sup> C occupied or released and to issue start/st in master mode. With the clock synchrono format, this bit is always read as 0. With the format, this bit is set to 1 when the SDA leform high to low under the condition of SC assuming that the start condition has beer bit is cleared to 0 when the SDA level chain high under the condition of SCL = high, that the stop condition has been issued. To condition, simultaneously write 1 to BBSY SCP. Follow this procedure also when trarepeated start condition. To issue a stop c simultaneously write 0 to BBSY and 0 to Simultaneously write 0 to BBSY and
			6	SCP	1	R/W	Start/Stop Issue Condition Disable The SCP bit controls the issue of start/stop master mode. To issue a start condition, simultaneously BBSY and 0 to SCP. A repeated start condissued in the same way. To issue a stop c simultaneously write 0 to BBSY and 0 to S is always read as 1. Even if 1 is written to data will not be stored.

Rev. 3.00 Jan. 18, 2010 Page 1132 of 1154 REJ09B0402-0300



Diagram of A/D Converter		SH7132/SH7137. ADDR4 to ADDR7 registers a available only in the SH7132/SH7137.
17.5 Interrupt Sources and DTC Transfer Requests	irces 706	Newly added
Table 17.7 Interrupt Sources		
18.4.1 CMT Interrupt Sources and DTC Activation	717	Newly added
Table 18.2 Interrupt Source		

685

17.1 Features

Figure 17.1 Block

Bit Name

Figure note amended

NAKIE

Value

R/W

Note: Pins AN4 to AN7 are available only in the

Description

NACK Receive Interrupt Enable NAKIE enables or disables the NACK detection/arbitration lost/overrun error in (IINAKI) when the NACKF or AL/OVE I to 1. IINAKI can be canceled by clearing AL/OVE, or NAKIE bit to 0. 0: NACK receive interrupt request (IINA 1: NACK receive interrupt request (IINA

			start transmis CAN bus. If i		messa	ge and	d will be a	ırbitrat		
Section 20 Pin	785	Tab	le amended	and note ad	ded					
Function Controller (PFC)		Port	Function 1 (Related Module)	Function 2 (Related Mod	iule)	Function (Related	n 3 Module)	Function (Related		
Table 20.1		Α	PA6 I/O (port)	UBCTRG outpu	t (UBC)*	TCLKA in	out (MTU2)	POE4 inpu		
SH7131/SH7136 Multiplexed Pins (Port A)		Note	e: * Functic	n enabled o	n the S	SH713	6 only.			
Table 20.2	786	Tab	Table amended and note added							
SH7132/SH7137 Multiplexed Pins (Port		Port	Function 1 (Related Module)	Function 2 (Related Module)	Function (Related	-	Function 4 (Related Mode	Fun ule) (Rel		
A)		A	PA6 I/O (port)	RD output (BSC)	UBCTRG ( (UBC)*	output	TCLKA input (MT	TU2) POE		
		Note: * Function enabled on the SH7137 only.								
Table 20.6	788	788 Table amended and note added								
SH7131/SH7136 Multiplexed Pins (Port		Port	Function 1 (Related Module)	Function 2 (Related Modu	le)	Function (Related I	-	Function (Related I		
E)		E	PE16 I/O (port)	TIOC3BS I/O (N	ITU2S)	ASEBRKA	K output (E10A)*	ASEBRK i		
<b>-</b> )			PE17 I/O (port)	TIOC3DS I/O (N	MTU2S)	TCK input	(H-UDI)*			
			PE18 I/O (port)	TIOC4AS I/O (N	ITU2S)	TDI input (	H-UDI)*			
			PE19 I/O (port)	TIOC4BS I/O (N	ITU2S)	TDO outpu	ıt (H-UDI)*			
			PE20 I/O (port)	TIOC4CS I/O (N	MTU2S)	TMS input	(H-UDI)*			
			PE21 I/O (port)	TIOC4DS I/O (N	MTU2S)	TRST inpu	t (H-UDI)*			

 If there is no TXPR set, RCAN-ET will receive the ne incoming message. If there is a TXPR(s) set, RCAN-

Rev. 3.00 Jan. 18, 2010 Page 1134 of 1154 REJ09B0402-0300



Note: \* Function enabled on the SH7136 only.

		Note: * Function enabled on the SH7137 only.						
Table 20.10	792 to	Table a	Table amended and note amended					
SH7131/SH7136 Pin	794					Pin Name		
Functions in Each				_		Single-Chip Mode (MCU Mode 3)		
Operating Mode		Pin No.		Initia	al Function	Functions Selectable by PFC		
		59		FWE	*1	FWE* <sup>1</sup>		
		61		ASE	MD0*1	ASEMD0*1		
		45		PA6		PA6/ÜBCTRG®/TCLKA/POE4		
						Pin Name		
						Single-Chip Mode (MCU Mode 3)		
		Pin No.	Initial F	unctio	on	Functions Selectable by PFC		
		7	PE16/(AS	EBRK	AK/ASEBRK*1)	PE16/TIOC3BS		
		6	PE17/(TC	K*1)		PE17/TIOC3DS		
		5	PE18/(TD	(*1)		PE18/TIOC4AS		
						Pin Name		
						Single-Chip Mode (MCU Mode 3)		
		Pin No.	Initial F	unctio	on	Functions Selectable by PFC		
		4	PE19/(TDC	)*1)	PE1	9/TIOC4BS		
		3	PE20/(TMS	;*¹)	Р	E20/TIOC4CS		
		2	PE21/(TRS	T*1)	Р	E21/TIOC4DS		
	794	Notes:						
	137			••	<del></del> -	TDL TDO TOK		

1. Fixed to TMS, TRST, TDI, TDO, TCK, and ASEBRKAK/ASEBRK when using the E10A (ASEM

(MTU2S)

2. Function enabled on the SH7136 only.

	62	PA6	PA6/RD/UBCTRG® POE4
		On-Chip ROM	/ Enabled (MCU Mod
	Pin No.	Initial Function	Functions Selectab PFC
	8	PE16/(ASEBRKAK/ ASEBRK* <sup>1</sup> )	PE16/WAIT/TIOC3BS
	7	PE17/(TCK* <sup>1</sup> )	PE17/CS0/TIOC3DS
	6	PE18/(TDI* <sup>1</sup> )	PE18/CS1/TIOC4AS
	5	PE19/(TDO* <sup>1</sup> )	PE19/RD/TIOC4BS
	4	PE20/(TMS <sup>®1</sup> )	PE20/TIOC4CS
	2	PE21/(TRST*1)	PE21/WRL/TIOC4DS
802	Notes:		
			RST, TDI, TI EBRK when
	2. Fun	ction enable	d on the SH7

Table and note amended

Initial Function

PE18/(TDI\*<sup>3</sup>)

PE19/(TDO\*1)

PE20/(TMS\*1

PE21/(TRST\*1)

5

Notes:

Pin No.

798

799,

801

Table 20.12

SH7132/SH7137 Pin

Functions in Each

REJ09B0402-0300

Operating Mode (2)

Pin Name

Functions Selectable

PA6/RD/UBCTRG\*2/TCLKA/ PA6

ASEBRKAK/ASEBRK when using the E10A (ASEMI

1. Fixed to TMS, TRST, TDI, TDO, TCK, and

On-Chip ROM Enabled (MCU Mode 2)

by PFC

2. Function enabled on the SH7137 only.

PE18/CS1/TIOC4AS

PE19/RD/TIOC4BS

Single-Chip Mode (MC

Initial Function PFC

PE21/(TRST\*1)

Functions

PA6/UBCTRO

PE21/TIOC4E

PE20/TIOC4CS PE21/WRL/TIOC4DS

		POE4		
		Pin	Name	
	On-Chip ROM	M Enabled (MCU Mode 2)	Single-Chi	p Mode (MCI
Pin No.	Initial Function	Functions Selectable by PFC	Initial Function	Functions 9
8	PE16/(ASEBRKAK/ ASEBRK* <sup>1</sup> )	PE16/WAIT/TIOC3BS	PE16/(ASEBRKAK/ ASEBRK* <sup>1</sup> )	PE16/TIOC3E
7	PE17/(TCK* <sup>1</sup> )	PE17/CS0/TIOC3DS	PE17/(TCK* <sup>1</sup> )	PE17/TIOC3E
6	PE18/(TDI* )	PE18/CS1/TIOC4AS	PE18/(TDI* <sup>3</sup> )	PE18/TIOC4#
5	PE19/(TDO <sup>®1</sup> )	PE19/RD/TIOC4BS	PE19/(TDO* <sup>1</sup> )	PE19/TIOC4E
4	PE20/(TMS*1)	PE20/TIOC4CS	PE20/(TMS* <sup>1</sup> )	PE20/TIOC40

- ST, TDI, TDO, TCK, and BRK when using the E10A (ASEMI
- on the SH7137 only.

Rev. 3.00 Jan. 18, 2010 Page 1136 of 1154 RENESAS

;	SH7132/SH7137:	816	Notes:
•	<ul> <li>Port A Control Register L2 (PACRL2)</li> </ul>		<ol> <li>The initial value is 1 in the on-chip ROM disabled ex extension mode.</li> </ol>
		2	<ol> <li>This function is available only in the on-chip ROM enabled/disabled external-extension mode. Do not value in single-chip mode.</li> </ol>
			<ol><li>Function enabled on the SH7137 only. Do not use t on the SH7132.</li></ol>

SH7132/SH7137:

Port A Control

Register L2

(PACRL2)

815

Bit

10

9

setting on the on it is i.

Initial

Value

0

0\*1

0\*1

R/W

R/W

R/W

R/W

Description

Select the function of the PA6/RD/UBCTRG/TCLKA/POE4 pin.

000: PA6 I/O (port)
001: TCLKA input (MTU2)
011: RD output (BSC)\*2
101: UBCTRG output (UBC)\*8
111: POE4 input (POE)
Other than above: Setting prohibited

PA6 Mode

Table and note added

Bit Name

PA6MD2

PA6MD1

PA6MD0

RENESAS

4	PB5MD0	0	R/W	000: PB5 I/O (port) 001: IRQ3 input (INTC) 011: TIC5U input (MTU2)
				111: POE5 input (POE) Other than above: Setting prohibited
Bit	Bit Name	Initial Value	R/W	Description
2	PB4MD2	0	R/W	PB4 Mode
1	PB4MD1	0	R/W	Select the function of the PB4/IRQ2/POI
0	PB4MD0	0	R/W	pin.
				000: PB4 I/O (port)
				001: IRQ2 input (INTC)
				011: TIC5US input (MTU2S)
				111: POE4 input (POE)
				Other than above: Setting prohibited
Tabl	e amended	t		
		Initial		
Bit	Bit Name	Value	R/W	Description
14	PB7MD2	0	R/W	PB7 Mode
13	PB7MD1	0	R/W	Select the function of the PB7/CS1/CRx
12	PB7MD0	0	R/W	000: PB7 I/O (port)

R/W

R/W

R/W

R/W

R/W

PB5 Mode

101: CS1 output (BSC)\* 110: CRx0 input (RCAN-ET) Other than above: Setting prohibited

Select the function of the PB6/WAIT/CT

PB6 Mode

000: PB6 I/O (port)

101: WAIT input (BSC)\* 110: CTx0 output (RCAN-ET) Other than above: Setting prohibited

Select the function of the PB5/IRQ3/PO

SH7132/SH7137:

10

9

8

823

6

5

PB5MD2

PB5MD1

0

PB6MD2

PB6MD1

PB6MD0


0

0

 Port B Control Register L2 (PBCRL2)

Rev. 3.00 Jan. 18, 2010 Page 1138 of 1154 REJ09B0402-0300





Note: \* SH7136 only.

Figure amended and note added

PA6 (I/O)/UBCTRG\* (output)/TCLKA (input)/POE4 (input)

21.1 POR A

Figure 21.1 Port A

(SH7131/SH7136)

Figure 21.2 Port A


(SH7132/SH7137)

854

855



REJ09




The user MAT is divided into 64 Kbytes (256-Kbyte versblocks, 128-Kbyte version: one block), 32 Kbytes (one band 4 Kbytes (eight blocks) as shown in figure 22.4.

Rev. 3.00 Jan. 18, 2010 Page 1140 of 1154 REJ09B0402-0300

wemory

RENESAS



RENESAS

Rev. 3.00 Jan. 18, 2010 Page

REJ09

		MAT
		If an attempt is made to program the product having Kbyte user MAT with more than 128 Kbytes, data programmed after the first 128 Kbytes are not guarar
22.9.1 Specifications	955	Description amended
of the Standard Serial Communications Interface in Boot Mode		<ul> <li>Size (1 byte): Number of characters in the device co at 4)</li> </ul>
(2) Device selection		
22.10 Programmer 98		Description amended
Mode		Use a PROM programmer that supports the Renesas 12 256-Kbyte flash memory on-chip MCU device type (F-Z
Section 23 RAM	987	Figure amended
		H'FFFF8000
		H'FFFFBFFF 8 Kbytes H'FFFFBFFF 8 Kbytes

SH7131/SH7132 (16 Kbytes)

Description amended

Sleep mode

Description added

5. Note on programming the product having a 128-Kbyt

SH7131/SH7132

SH7136/SH7137 (16 Kbytes)

Software standby mode (SH7136 and SH7137 only) Deep software standby mode (SH7136 and SH7137

24.1.1 Types of

Power-Down Modes

22.8.3 Other Notes

948



Rev. 3.00 Jan. 18, 2010 Page 1142 of 1154

989

	_									
		Notes:	* SH7	136 aı	nd SH	7137 d	only.			
24.5 Software Standby Mode (SH7136 and SH7137 only)	1001	Title am	ended							
24.6 Deep Software Standby Mode (SH7136 and SH7137 only)	1003	Title am	ended							
24.8.2 Deep Software Standby Mode	_	Descript	ion de	leted						
25.1 Register Address	1026	Table ar	nende	d						
Table (In the Order of		Register Name		Abbreviat	No. o ion Bits	f Address	Module	Acces	s Size No.	of Acce
Addresses)		Watchdog timer co	ounter	WTCNT	8	H'FFFFE8	10 WDT	8° <sup>3</sup> , 16	<sub>о</sub> 2 Рф (	referenc
		Watchdog timer co	ontrol/status	WTCSR	8	H'FFFFE8	12 °1: Read	8° <sup>ii</sup> , 16	e <sup>jj</sup> B: 2	ž,
		register					°2: Write		W: 2	
25.2 Register Bit List	1046	Table ar	nende	d						
		Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/
		IPRM	SSU	SSU	SSU	SSU	l°C2	l°C2	l°C2	l²)
			RCAN-ET_0	RCAN-ET_0	RCAN-ET_0	RCAN-ET_0	_			J

Rev. 3.00 Jan. 18, 2010 Page

REJ09

			TIOC3B, TIOC3D, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS		_	_	0.9	V
			PE9, PE11 to PE21	-			2.0	V
Table 26.3 DC Characteristics	1068	Table amended						
		Item		Symbol	Min.	Тур.	Max.	Unit
		Output high-	All output pins	V <sub>OH</sub>	V <sub>cc</sub> -0.5	_	_	V
	level voltage		_	V <sub>cc</sub> -1.0	_	_	V	
			TIOC3B, TIOC3D, TIOC4A to TIOC4D, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS		V <sub>cc</sub> -1.0	_	_	<b>V</b>
			PE9, PE11 to PE21	=	V <sub>cc</sub> -2.0	_	_	V
		Output low-	All output pins	V <sub>oL</sub>	_	_	0.4	V
	level voltage	SCL, SDA	_	_	_	0.4	V	

TIOC3B, TIOC3D,

TIOC4A to TIOC4D, TIOC3BS, TIOC3DS, TIOC4AS to TIOC4DS PE9, PE11 to PE21

U.S

0.5

1.4

PE9, PE11 to PE21 — — 1.5 V

٧

٧

Rev. 3.00 Jan. 18, 2010 Page 1144 of 1154

REJ09B0402-0300



		Programming and (total)*1*2*4	d erase time	$\Sigma t_{_{PE}}$	_	4.6	24	
		(total)* * *			_	2.2	12	
		Reprogramming	count	N <sub>wec</sub>	500* <sup>3</sup>			
A. Pin States	1105,	Table and r	ote ame	nded				
Table A.1 Pin States	1106	Pin Function				Pin Sta	ate	
(SH7131/SH7136)			Rese	t State	Power-Down State			_
(======================================		Type Pin Name	Power-On	Manual	Deep Software Standby 64	Software Standby <sup>64</sup>	Sleep	Oscillatio Stop Dete
		UBC UBCTRG	ž Z	0	z	O*1	0	0
	1107	Notes:						
		4. SH7136	only.					
Table A.2 Pin States (SH7132/SH7137)	1110	Table and r	ote ame	nded				
		Type Pin Name						
	1111	Notes:						
		5. SH7137	only.					
B. Processing of Unused Pins	1111	Newly adde	d					

REJ09

			Industrial application	-40 to +85°C R	5F71374AD80FPV
E. Package Dimensions	1114	Figure replaced			
Figure E.1 FP-80WV					
Figure E.2 FP-100UV	1115	Figure replaced			

application

conditions1100	Clock synchronous mode
Access in view of LSI internal bus	Clock synchronous serial forma
master	$(I^2C2)$
Access size and data alignment222	2 Clock timing
Access wait control226	
Address error 83, 92, 988	Compare match timer (CMT)
Address map205	Complementary PWM mode
Address map for each mailbox729	Conflict between NMI interrupt
Address map for the operating modes 52	2 DTC activation
Addressing modes20	6 Connecting crystal resonator
Arithmetic operation instructions 39	Continuous scan mode
Asynchronous mode533, 565	5 Control signal timing
	Controller area network (RCAN
В	CPU
Bit synchronous circuit679	Crystal oscillator
Block transfer mode180	<del></del>
Boot mode918	3
Branch instructions43	<b>D</b>
Break comparison conditions 123	B Data transfer controller (DTC)
Break detection and processing 594	
Break on data access cycle148	B DC characteristics
Bus arbitration232	2 Dead time compensation
Bus clock (Βφ)5	
	Rev. 3.00 Jan. 18, 2010 Pag
	11CV. 0.00 0an. 10, 2010 1 ag

Changing frequency.....

Clock (MI\psi) for the MTU2S mod

Clock (MP\$) for the MTU2 modu

Clock frequency control circuit....

Clock operating mode.....

Clock pulse generator (CPG) ......

Absolute accuracy......707

Absolute maximum ratings...... 1063

AC bus timing.......1078

AC characteristics......1071

AC characteristics measurement

E	Initiation intervals of user branch
Error protection	processing
Exception handling77	Input sampling and A/D conversion
Exception handling state47	time
External clock input method	Instruction formats
External pulse width measurement 416	Instruction set
External trigger input timing704	Interrupt controller (INTC)
	Interrupt exception handling vector
${f F}$	table
Features of instructions23	Interrupt priority
Flash memory 881	Interrupt response time
Flash memory characteristics 1102	Interrupt sequence
Flash memory configuration 887	Interrupts
Flash memory emulation in RAM 940	IRQ interrupts
Flow of the user break operation 146	
Full-scale error707	L
Function for detecting oscillator stop 74	List of registers
	Local acceptance filter mask (LAF
G	Location of transfer information
General illegal instructions	and DTC vector table
General registers	Logic operation instructions
Global-base register (GBR)20	
	$\mathbf{M}$
Н	Mailbox
Halt mode	Mailbox control

Rev. 3.00 Jan. 18, 2010 Page 1148 of 1154

Mailbox structure.....

Manual reset..... MCU extension mode ..... MCU operating modes.....

Multiply and accumulate registers (MACH and MACL)	Procedure register (PR) Product code lineup Program counter (PC) Program execution state Programmer mode
NMI interrupt	Q Quantization error
REN	Rev. 3.00 Jan. 18, 2010

Pin states of bus related signals....

processing state.....

Port output enable (POE).....

Power-down modes.....

Power-down state.....

Power-on reset .....

Pin states of this LSI in each

MTU2-MTU2S synchronous

Multi-function timer pulse unit 2

Multi-function timer pulse unit 2S

operation......410

(MTU2).....241

(MTU2S) ...... 487

143 138 145 144 l, 218 715 715 713 211 713 166 167 213 216 165 902 169 168	ICR0
145 144 l, 218 715 715 713 211 713 166 167 213 216 165 902 169	ICSR1
144 l, 218 715 715 713 211 713 166 167 213 216 165 902 169	ICSR2 ICSR3 IFCR IMR IPRA, IPRD to IPRF and IPRL IRQCR IRQSR IRR MBIMR0 MCR MRA MRB
1, 218 715 715 713 211 713 166 167 213 216 165 902 169	ICSR3 IFCR IMR IPRA, IPRD to IPRF and IPRL IRQCR IRQSR IRR MBIMR0 MCR MRA MRB
715 715 713 211 713 166 167 213 216 165 902	IFCR
715 713 211 713 166 167 213 216 165 902	IMRIPRA, IPRD to IPRF and IPRLIRQCRIRQSRIRRIRRMBIMROMCRMCRMRAMRA
715 713 211 713 166 167 213 216 165 902	IMRIPRA, IPRD to IPRF and IPRLIRQCRIRQSRIRRIRRMBIMROMCRMCRMRAMRA
211 713 166 167 213 216 165 902	IPRLIRQCRIRQSRIRRMBIMR0MCRMRAMRA
713 166 167 213 216 165 902	IPRLIRQCRIRQSRIRRMBIMR0MCRMRAMRA
713 166 167 213 216 165 902	IRQSR
167 213 216 165 902 169	IRQSR
213 216 165 902 169	MBIMR0 MCR MRA MRB
216 165 902 169	MBIMR0 MCR MRA MRB
165 902 169	MRAMRB
902 169	MRB
902 169	
168	1 11 20 1 0
100	OCSR1
171	OCSR2
	OSCCR
913	PACRL1
897	PACRL2
898	PACRL3
899	PACRL4
908	PADRL
909	PAIORL
	PAPRL
	PBCRL1
· · · · ·	894 913 897 898 899 908 909 897 904

BDRB ...... 134

ICMR .....

	RENE	Rev. 3.00 Jan. 18, 2010 P
SCSPTR (SCI)	550	TIER
SCSMR (SCI)		TICCR
SCSDCR		TGR
SCSCR (SCI)		TGCR
SCRSR (SCI)		TEC
SCRDR		TDER
SCBRR (SCI)	553	TDDR
SAR (I <sup>2</sup> C2)		TCSYSTR
SAR (DTC)		TCR
RXPR0	762	TCNTS
RFPR0	763	TCNTCMPCLR
REC	755	TCNT
RAMER	916	TCDR
RAMCR	999	TCBR
POECR2	514	TBTM
POECR1	512	TBTER
PFDRL	878	TADCR
PEPRL	874	TADCORB_4
PEPRH	874	TADCORA_4
PEIORL	833	TADCOBRB_4
PEIORH	833	TADCOBRA_4
PEDRL	871	STBCR6
PEDRH	871	STBCR5

PECRH1 ..... 834

PECRH2 ...... 834

PECRL1......834

PECRL2......834

PECRL3......834

SSTDR0 to SSTDR3.....

SSTRSR.....

STBCR1.....

STBCR2.....

STBCR3.....

TXPR1, TXPR0758	Target pins and conditions for
UMSR765	high-impedance control
WTCNT526	Test mode settings
WTCSR 527	Time quanta is defined
Register address table	Transfer clock
(in the order from lower addresses) 1008	Transfer information read skip
Register bit list	function
Register data format22	Transfer information writeback ski
Register states in each operating	function
mode 1050	Trap instructions
Repeat transfer mode184	•
Reset state	U
Reset-synchronized PWM mode 359	User boot mode
RISC-type	User break controller (UBC)
	User break interrupt
S	User break on instruction fetch cyc
SCI interrupt sources 590	User MAT
SCSPTR and SCI pins 591	User program mode
Sending a break signal594	Using interval timer mode
Sequential break149	Using watchdog timer mode
Serial communication interface (SCI) 533	
Shift instructions42	$\mathbf{V}$
	Vector numbers and vector table
Single chip mode51	v ccioi numbers and vector table

TSYCR ...... 295

TXACK0 ...... 761 TXCR0 ...... 760

TXPR1\_TXPR0\_\_\_\_\_\_758



Synchronous serial communication

unit (SSU).....

System control instructions.....

T

RENESAS

Rev. 3.00 Jan. 18, 2010 Page REJ09

## Renesas 32-Bit RISC Microcomputer Hardware Manual SH7137 Group

Publication Date: Rev.1.00, September 21, 2007

Rev.3.00, January 18, 2010

Published by: Sales Strategic Planning Div.

Edited by:

Renesas Technology Corp.

Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

© 2010. Renesas Technology Corp., All rights reserved. Printed in Japan.



## **RENESAS SALES OFFICES**

http://www.rei

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: -865 (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: -655-6213-0200, Fax: -655-6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bidg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82 × (2) 796-3115, Fax: <82 × (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Mr.
Tel: -603> 7955-9390, Fax: -603> 7955-9510

## SH7137 Hardware



RE

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 32-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

 MB91F575BHSPMC-GSE1
 MB91F594BSPMC-GSE1
 PIC32MX120F032B-50I/ML
 MB91F464AAPMC-GSE2
 MB91F577BHSPMC-GSE1

 SPC5604EEF2MLH
 MB91F528USCPMC-GSE2
 MB91F248PFV-GE1
 MB91F594BPMC-GSE1
 MB91243PFV-GS-136E1

 MB91F577BHSPMC1-GSE1
 PIC32MM0032GPL020-E/ML
 PIC32MM0032GPL020-E/SS
 MEC1632X-AUE
 PIC32MM0016GPL020-E/ML

 PIC32MM0016GPL020-E/SS
 PIC32MM0016GPL028-E/SS
 PIC32MM0016GPL028-E/SO
 PIC32MM0032GPL028-E/ML
 PIC32MM0032GPL028-E/ML

 PIC32MM00032GPL028-E/SS
 PIC32MM0032GPL028-E/ME
 PIC32MM0032GPL028-E/ME
 PIC32MM0032GPL028-E/ME
 MB91F526KSEPMC-GSE1

 PIC32MM0064GPL028-E/SP
 PIC32MM0032GPL036-E/M2
 TLE9872QTW40XUMA1
 FT902L-T
 R5F564MLCDFB#31

 R5F524TAADFF#31
 MCF51AC256ACPUE
 PIC32MM0064GPL028-I/ML
 PIC32MM2064GPL028-I/ML
 PIC32MM2064DAB28-I/ML

 PIC32MX2064DAB288-I/4J
 ATUC256L4U-AUT
 R5F56318CDBG#U0
 PIC32MX150F128C-I/TL
 PIC32MX170F256B-50IML

 PIC32MX130F064C-ITL
 PIC32MX230F064D-IML
 PIC32MM0032GPL028-I/ML