The DG406 and DG407 monolithic CMOS analog multiplexers are drop-in replacements for the popular DG506A and DG507A series devices. They each include an array of sixteen analog switches, a TTL and CMOS compatible digital decode circuit for channel selection, a voltage reference for logic thresholds, and an ENABLE input for device selection when several multiplexers are present.

These multiplexers feature lower signal ON-resistance (<100 ) and faster transition time ( $\mathrm{t}_{\text {TRANS }}<300 \mathrm{~ns}$ ) compared to the DG506A and DG507A. Charge injection has been reduced, simplifying sample and hold applications.

The improvements in the DG406 series are made possible by using a high voltage silicon-gate process. An epitaxial layer prevents the latch-up associated with older CMOS technologies. The 44 V maximum voltage range permits controlling $30 V_{\text {P-p }}$ signals when operating with $\pm 15 \mathrm{~V}$ power supplies.

The sixteen switches are bilateral, equally matched for AC or bidirectional signals. The ON-resistance variation with analog signals is quite low over a $\pm 5 \mathrm{~V}$ analog input range.

## Features

- ON-Resistance (Max) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $100 \Omega$
- Low Power Consumption ( $\mathrm{P}_{\mathrm{D}}$ ) . . . . . . . . . . . . . . . . . . $<1.2 \mathrm{~mW}$
- Fast Transition Time (Max) . . . . . . . . . . . . . . . . . . . . . . . 300ns
- Low Charge Injection
- TTL, CMOS Compatible
- Single or Split Supply Operation
- Pb-Free (RoHS Compliant)


## Applications

- Battery Operated Systems
- Data Acquisition
- Medical Instrumentation
- Hi-Rel Systems
- Communication Systems
- Automatic Test Equipment


## Related Literature

- Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"


FIGURE 1. TYPICAL APPLICATION


FIGURE 2. $\pm 15$ DUAL SUPPLY $r^{\prime}$ CURVES AT VARIOUS TEMPERATURES

## Pin Configurations



DG407
(28 LD PDIP, SOIC) TOP VIEW

| $\mathrm{V}+1$ | 28 D A |
| :---: | :---: |
| $\mathrm{D}_{\mathrm{B}} 2$ | 27 V - |
| NC 3 | $26 \mathrm{~S}_{8 \mathrm{~A}}$ |
| $\mathrm{S}_{88} 4$ | $25 \mathrm{~S}_{7 \mathrm{~A}}$ |
| $\mathrm{S}_{78} 5$ | $24.8{ }_{6 A}$ |
| $\mathrm{S}_{68} 6$ | $23{ }_{5}{ }^{\text {a }}$ |
| $\mathrm{S}_{58} 7$ | $22 \mathrm{~S}_{4 \mathrm{~A}}$ |
| $\mathrm{S}_{4 \mathrm{~B}} 8$ | $21 S_{3 A}$ |
| $\mathrm{S}_{3 \mathrm{~B}} 9$ | $20 \mathrm{~S}_{2 \mathrm{~A}}$ |
| $\mathrm{S}_{2 \mathrm{~B}} 10$ | 19 S 1 A |
| $\mathrm{S}_{18} 11$ | 18 EN |
| GND 12 | $17 \mathrm{~A}_{0}$ |
| NC 13 | $16 \mathrm{~A}_{1}$ |
| NC 14 | $15 \mathrm{~A}_{2}$ |

## Pin Description

| $\begin{gathered} \text { DG406 } \\ \text { (PDIP, SOIC) } \end{gathered}$ | $\begin{gathered} \text { DG407 } \\ \text { (PDIP, SOIC) } \end{gathered}$ | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | 1 | V+ | Positive Power Supply |
| 2, 3, 13 | 3, 13, 14, | NC | No Connect- No Internal Connection |
| 4, 5, 6, 7, 8, 9, 10, 11 | - | $\mathrm{S}_{16}$ thru $\mathrm{S}_{9}$ | Source Switch Terminals (These pins can be an input or output) |
| 12 | 12 | GND | Ground (OV) Reference |
| 14, 15, 16, 17 | - | $\mathrm{A}_{3}$ thru $\mathrm{A}_{0}$ | Logic Control Inputs |
| - | 15, 16, 17 | $\mathrm{A}_{2}$ thru $\mathrm{A}_{0}$ | Logic Control Inputs |
| 18 | 18 | EN | Active High Digital Input (When low device is disabled and all switches are turned off. When high the Ax logic inputs determine which switch is turned on. |
| $\begin{gathered} 19,20,21,22,23,24,25, \\ 26 \end{gathered}$ | - | S1 thru S8 | Source Switch Terminals (These pins can be an input or output) |
| 27 | 27 | V. | Negative Power Supply (Single supply application this pin will be connected to ground.) |
| 28 | - | D | Drain Switch Terminal (This pin can be an input or output) |
| - | 2, 28 | $\mathrm{D}_{\mathrm{B}}, \mathrm{D}_{\mathrm{A}}$ | Drain Switch Terminal (This pin can be an input or output) |
| - | 4, 5, 6, 7, 8, 9, 10, 11 | $\mathrm{S}_{1 B}$ thru $\mathrm{S}_{8 B}$ | Source Switch Terminals B (These pins can be an input or output) |
| - | $\begin{gathered} 19,20,21,22,23,24,25 \\ 26 \end{gathered}$ | $\mathrm{S}_{14}$ thru $\mathrm{S}_{8 \mathrm{~A}}$ | Source Switch Terminals A (These pins can be an input or output) |

## Ordering Information

| PART <br> NUMBER <br> (Notes 2, 4) | PART MARKING | TEMP. RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE <br> (Pb-free) | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: |
| DG406DJZ | DG406DJZ | -40 to +85 | 28 Ld PDIP (Note 3) | E28.6 |
| DG406DYZ | DG406DYZ | -40 to +85 | 28 Ld SOIC | M28.3 |
| DG406DYZ-T (Note 1) | DG406DYZ | -40 to +85 | 28 Ld SOIC Tape and Reel | M28.3 |
| DG407DJZ | DG407DJZ | -40 to +85 | 28 Ld PDIP (Note 3) | E28.6 |
| DG407DYZ | DG407DYZ | -40 to +85 | 28 Ld SOIC | M28.3 |
| DG407DYZ-T (Note 1) | DG407DYZ | -40 to +85 | 28 Ld SOIC Tape and Reel | M28.3 |

NOTES:

1. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb -free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. Pb-free PDIPs can be used for through-hole wave solder processing only. They are not intended for use in Reflow solder processing applications.
4. For Moisture Sensitivity Level (MSL), please see device information page for DG406, DG407. For more information on MSL, please see tech brief TB363

## Schematic Diagram (typical Channel)



## Functional Diagrams



TO DECODER LOGIC CONTROLLING BOTH TIERS OF MUXING


## Truth Tables

TABLE 1. DG406 TRUTH TABLE

| $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{E N}$ | ON SWITCH |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | 0 | None |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 2 |
| 0 | 0 | 1 | 0 | 1 | 3 |
| 0 | 0 | 1 | 1 | 1 | 4 |
| 0 | 1 | 0 | 0 | 1 | 5 |
| 0 | 1 | 0 | 1 | 1 | 6 |
| 0 | 1 | 1 | 0 | 1 | 7 |
| 0 | 1 | 1 | 1 | 1 | 8 |
| 1 | 0 | 0 | 0 | 1 | 9 |
| 1 | 0 | 0 | 1 | 1 | 10 |
| 1 | 0 | 1 | 0 | 1 | 11 |
| 1 | 0 | 1 | 1 | 1 | 12 |
| 1 | 1 | 0 | 0 | 1 | 13 |
| 1 | 1 | 0 | 1 | 1 | 14 |
| 1 | 1 | 1 | 0 | 1 | 15 |
| 1 | 1 | 1 | 1 | 1 | 16 |

$$
\text { Logic "0" }=V_{A L}<0.8 \mathrm{~V}
$$

Logic "1" $=\mathrm{V}_{\mathrm{AH}}>2.4 \mathrm{~V}$.
$X=$ Don't Care.

| $A_{\mathbf{2}}$ | $A_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ | EN | ON SWITCH PAIR |
| :---: | :---: | :---: | :---: | :---: |
| X | X | X | 0 | None |
| 0 | 0 | 0 | 1 | $1 \mathrm{~A}, 1 \mathrm{~B}$ |
| 0 | 0 | 1 | 1 | $2 \mathrm{~A}, 2 \mathrm{~B}$ |
| 0 | 1 | 0 | 1 | $3 \mathrm{~A}, 3 \mathrm{~B}$ |
| 0 | 1 | 1 | 1 | $4 \mathrm{~A}, 4 \mathrm{~B}$ |
| 1 | 0 | 0 | 1 | $5 \mathrm{~A}, 5 \mathrm{~B}$ |
| 1 | 0 | 1 | 1 | $6 \mathrm{~A}, 6 \mathrm{~B}$ |
| 1 | 1 | 0 | 1 | $7 \mathrm{~A}, 7 \mathrm{~B}$ |
| 1 | 1 | 1 | 1 | $8 \mathrm{~A}, 8 \mathrm{~B}$ |

## Absolute Maximum Ratings

| V+ to V-. | 44.0V |
| :---: | :---: |
| GND to V- | 25 V |
| Digital Inputs, $\mathrm{V}_{\mathbf{S}}, \mathrm{V}_{\mathrm{D}}$ (Note 6) |  |
|  | . (V-) -2 V to (V+) +2V or 20 mA , |
| Whichever Occurs First |  |
| Continuous Current (Any Terminal) | 30 mA |
| Peak Current, S or D |  |
| (Pulsed 1ms, 10\% Duty Cycle Max) | . 100mA |

## Operating Conditions

Temperature Range $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:
5. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
6. Signals on $S_{X}, D_{X}$, EN or $A_{X}$ exceeding $V+$ or $V$ - are clamped by internal diodes. Limit diode current to maximum current ratings.

Electrical Speciffications Test Conditions: $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{AH}}=2.4 \mathrm{~V}$ Unless Otherwise Specified. Bold-face limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| PARAMETER | TEST CONDITIONS | TEMP <br> ( ${ }^{\circ} \mathrm{C}$ ) | $\begin{gathered} \text { MIN } \\ \text { (Notes 7, 12) } \end{gathered}$ | TYP <br> (Note 8) | $\begin{gathered} \text { MAX } \\ \text { (Notes 7, 12) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |
| Transition Time, trRANS | (See Figure 3) | 25 | - | 200 | 300 | ns |
|  |  | Full | - | - | 400 | ns |
| Break-Before-Make Interval, topen | (See Figure 5) | 25 | 25 | 50 | - | ns |
|  |  | Full | 10 | - | - | ns |
| Enable Turn-ON Time, $\mathrm{t}_{\text {ON(EN }}$ | (See Figure 4) | 25 | - | 150 | 200 | ns |
|  |  | Full | - | - | 400 | ns |
| Enable Turn-OFF Time, ${ }_{\text {OFFF }}$ (EN) |  | 25 | - | 70 | 150 | ns |
|  |  | Full | - | - | 300 | ns |
| Charge Injection, Q | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega$ | 25 | - | 40 | - | pC |
| OFF-Isolation, OIRR | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \\ & \mathrm{f}=100 \mathrm{kHz}(\text { Note } 11) \end{aligned}$ | 25 | - | -69 | - | dB |
| Logic Input Capacitance, $\mathrm{C}_{\text {IN }}$ | $\mathrm{f}=1 \mathrm{MHz}$ | 25 | - | 7 | - | pF |
| Source OFF Capacitance, $\mathrm{C}_{\text {S(OFF) }}$ | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | 25 | - | 8 | - | pF |
| Drain OFF Capacitance, $\mathrm{C}_{\mathrm{D}(0 F F)}$ DG406 | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | 25 | - | 160 | - | pF |
| DG407 |  | 25 | - | 80 | - | pF |
| Drain ON Capacitance, $C_{D(O N)}$ DG406 | $\mathrm{V}_{\mathrm{EN}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | 25 | - | 180 | - | pF |
| DG407 |  | 25 | - | 90 | - | pF |
| DIGITAL INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Logic High Input Voltage, $\mathrm{V}_{\text {INH }}$ |  | Full | 2.4 | - | - | V |
| Logic Low Input Voltage, $\mathrm{V}_{\text {INL }}$ |  | Full | - | - | 0.8 | V |
| Logic High Input Current, $\mathrm{I}_{\text {AH }}$ | $\mathrm{V}_{\mathrm{A}}=2.4 \mathrm{~V}, 15 \mathrm{~V}$ | Full | -1 | - | 1 | $\mu \mathrm{A}$ |
| Logic Low Input Current, $\mathrm{I}_{\text {AL }}$ | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V}$ | Full | -1 | - | 1 | $\mu \mathrm{A}$ |
| ANALOG SWITCH CHARACTERISTICS |  |  |  |  |  |  |
| Drain-Source ON-Resistance, $r_{\text {DS(ON) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=\mp 10 \mathrm{~mA} \\ & (\text { Note } 9) \end{aligned}$ | 25 | - | 50 | 100 | $\Omega$ |
|  |  | Full | - | - | 125 | $\Omega$ |
| $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ Matching Between Channels, $\Delta \mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ | $V_{D}=10 \mathrm{~V},-10 \mathrm{~V}$ (Note 10) | 25 | - | 5 | - | \% |

DG406, DG407
Electrical Specifications Test Conditions: $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{AH}}=2.4 \mathrm{~V}$ Unless Otherwise Specified. Bold-face limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (Continued)

| PARAMETER | TEST CONDITIONS | TEMP <br> $\left({ }^{\circ} \mathrm{C}\right)$ | $\begin{gathered} \text { MIN } \\ \text { (Notes 7, 12) } \end{gathered}$ | TYP <br> (Note 8) | $\begin{gathered} \text { MAX } \\ \text { (Notes 7, 12) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Source OFF Leakage Current, $\mathrm{I}_{\text {S(OFF) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=\mp 10 \mathrm{~V} \end{aligned}$ | 25 | -0.5 | 0.01 | 0.5 | nA |
|  |  | Full | -5 | - | 5 | nA |
| Drain OFF Leakage Current, $I_{D(O F F)}$ DG406 |  | 25 | -1 | 0.04 | 1 | nA |
|  |  | Full | -40 | - | 40 | nA |
| DG407 |  | 25 | -1 | 0.04 | 1 | nA |
|  |  | Full | -20 | - | 20 | nA |
| Drain ON Leakage Current, $\mathrm{I}_{\mathrm{D}(\mathrm{ON})}$ DG406 <br> DG407 | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}($ Note 9) | 25 | -1 | 0.04 | 1 | nA |
|  |  | Full | -40 | - | 40 | nA |
|  |  | 25 | -1 | 0.04 | 1 | nA |
|  |  | Full | -20 | - | 20 | nA |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Positive Supply Current, I+ | $\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{A}}=0 \mathrm{~V} \text { or } 5 \mathrm{~V}$ <br> (Standby) | 25 | - | 13 | 30 | $\mu \mathrm{A}$ |
|  |  | Full | - | - | 75 | $\mu \mathrm{A}$ |
| Negative Supply Current, I- |  | 25 | -1 | -0.01 | - | $\mu \mathrm{A}$ |
|  |  | Full | -10 | - | - | $\mu \mathrm{A}$ |
| Positive Supply Current, I+ | $\mathrm{V}_{\mathrm{EN}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V}$ <br> (Enabled) | 25 | - | 80 | 100 | $\mu \mathrm{A}$ |
|  |  | Full | - | - | 200 | $\mu \mathrm{A}$ |
| Negative Supply Current, I- |  | 25 | -1 | -0.01 | - | $\mu \mathrm{A}$ |
|  |  | Full | -10 | - | - | $\mu \mathrm{A}$ |

Electrical Specificationsmsingle Supply Test Conditions: $\mathrm{V}+=12 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{v}_{\mathrm{AL}}=0.8 \mathrm{~V}, \mathrm{v}_{\mathrm{AH}}=2.4 \mathrm{~V}$,
Unless Otherwise Specified.

| PARAMETER | TEST CONDITIONS | $\begin{gathered} \text { TEMP } \\ \left({ }^{\circ} \mathrm{C}\right) \end{gathered}$ | $\begin{gathered} \text { MIN } \\ \text { (Notes 7, 12) } \end{gathered}$ | $\begin{gathered} \text { TYP } \\ \text { (Note 8) } \end{gathered}$ | $\begin{gathered} \text { MAX } \\ \text { (Notes 7, 12) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |
| Switching Time of Multiplexer, ${ }_{\text {TRANS }}$ | $\mathrm{V}_{\mathrm{S} 1}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{S} 8}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ | 25 | - | 300 | 450 | ns |
| Enable Turn-ON Time, ${ }_{\text {ON(EN }}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{S} 1}=5 \mathrm{~V} \end{aligned}$ | 25 | - | 250 | 600 | ns |
| Enable Turn-OFF Time, ${ }_{\text {OFFF(EN) }}$ |  | 25 | - | 150 | 300 | ns |
| Charge Injection, Q | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{V}_{\mathrm{S}}=6 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega$ | 25 | - | 20 | - | pC |
| ANALOG SWITCH CHARACTERISTICS |  |  |  |  |  |  |
| Analog Signal Range, $\mathrm{V}_{\text {ANALOG }}$ |  | Full | 0 | - | 12 | V |
| Drain-Source ON-Resistance, ${ }^{r}$ DS(ON) | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=3 \mathrm{~V}, 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA} \\ & \text { (Note 9) } \end{aligned}$ | 25 | - | 90 | 120 | $\Omega$ |
| $r_{\text {DS(ON })}$ Matching Between Channels (Note 6), $\Delta r_{\text {DS }}(\mathrm{ON})$ |  | 25 | - | 5 | - | \% |
| Source Off Leakage Current, ${ }_{\text {S }}^{\text {(OFF }}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V} \text { or } 0.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{S}}=0.5 \mathrm{~V} \text { or } 10 \mathrm{~V} \end{aligned}$ | 25 | - | 0.01 | - | nA |
| Drain Off Leakage Current, $I_{D(O F F)}$ DG406 |  | 25 | - | 0.04 | - | nA |
| DG407 |  | 25 | - | 0.04 | - | nA |

DG406, DG407
Electrical Specificationsmsingle Supply Test Conditions: $\mathrm{V}+=12 \mathrm{~V}, \mathrm{v}-=\mathrm{ov}, \mathrm{v}_{\mathrm{AL}}=0.8 \mathrm{~V}, \mathrm{v}_{\mathrm{AH}}=2.4 \mathrm{v}$,
Unless Otherwise Specified. (Continued)

| PARAMETER | TEST CONDITIONS | TEMP <br> ( ${ }^{\circ} \mathrm{C}$ ) | $\begin{gathered} \text { MIN } \\ \text { (Notes 7, 12) } \end{gathered}$ | TYP <br> (Note 8) | $\begin{gathered} \text { MAX } \\ \text { (Notes 7, 12) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain On Leakage Current, $\mathrm{I}_{\mathrm{D}(\mathrm{ON})}$ DG406 | $\mathrm{V}_{S}=\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}$ (Note 9) | 25 | - | 0.04 | - | nA |
| DG407 |  | 25 | - | 0.04 | - | nA |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Positive Supply Current (I+) (Standby) | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ or $5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V}$ or 5 V | 25 | - | 13 | 30 | $\mu \mathrm{A}$ |
|  |  | Full | - | 13 | 75 | $\mu \mathrm{A}$ |
| Negative Supply Current (I-) <br> (Enabled) |  | 25 | -1 | -0.01 | - | $\mu \mathrm{A}$ |
|  |  | Full | -5 | -0.01 | - | $\mu \mathrm{A}$ |

## NOTES:

7. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
8. Typical values are for design only and are not production tested.
9. Sequence each switch $O N$.
10. $\Delta r_{\mathrm{DS}(\mathrm{ON})}=\left(r_{\mathrm{DS}(\mathrm{ON})}(\mathrm{Max})-\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}(\mathrm{Min})\right) \div r_{\mathrm{DS}(\mathrm{ON})}$ average.
11. Worst case isolation occurs on channel $8 B$ due to proximity to the drain pin.
12. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.

## Test Circuits and Waveforms



FIGURE 3A. DG406 TEST CIRCUIT


FIGURE 3B. DG407 TEST CIRCUIT


FIGURE 3C. MEASUREMENT POINTS
FIGURE 3. TRANSITION TIME

## Test Circuits and Waveforms (continued)



FIGURE 4A. DG406 TEST CIRCUIT


FIGURE 4B. DG407 TEST CIRCUIT


FIGURE 4C. MEASUREMENT POINTS
FIGURE 4. ENABLE SWITCHING TIMES


FIGURE 5A. TEST CIRCUIT


FIGURE 5B. MEASUREMENT POINTS

FIGURE 5. BREAK-BEFORE-MAKE INTERVAL

## Typical Performance Curves



FIGURE 6. $\mathbf{r}_{\mathrm{DS}(O N)}$ vs $\mathbf{V}_{\mathrm{D}}$ AND SUPPLY


FIGURE 8. $r_{\text {DS(ON) }}$ vs $V_{D}$ AND SUPPLY


FIGURE 10. $I_{D}$, $I_{\mathbf{S}}$ LEAKAGE vs TEMPERATURE


FIGURE 7. $\mathbf{r}_{\mathrm{DS}(O N)}$ vs $\mathbf{V}_{\mathbf{D}}$ AND TEMPERATURE


FIGURE 9. $I_{D}, I_{\mathbf{I}}$ LEAKAGE CURRENTS vs ANALOG VOLTAGE


FIGURE 11. SWITCHING TIMES vs BIPOLAR SUPPLIES

## Typical Performance Curves (continued)



FIGURE 12. SWITCHING TIMES vs SINGLE SUPPLY


FIGURE 14. SUPPLY CURRENTS vs SWITCHING FREQUENCY


FIGURE 13. OFF-ISOLATION vs FREQUENCY


FIGURE 15. $\mathrm{t}_{\mathrm{ON}} / \mathrm{t}_{\mathrm{OFF}}$ vs TEMPERATURE


FIGURE 16. SWITCHING THRESHOLD vs SUPPLY VOLTAGE

## Die Characteristics

## DIE DIMENSIONS:

$2490 \mu \mathrm{~m} \times 4560 \mu \mathrm{~m} \times 485 \mu \mathrm{~m}$

## METALLIZATION:

Type: SiAl
Thickness: 12kÅ $\pm 1 k \AA ̊$

## PASSIVATION:

Type: Nitride
Thickness: $8 k \AA ̊ \pm 1 k \AA ̊$
WORST CASE CURRENT DENSITY:
$9.1 \times 10^{4} \mathrm{~A} / \mathrm{cm}^{2}$

## Metallization Mask Layout

DG407


## Die Characteristics

## DIE DIMENSIONS:

$2490 \mu \mathrm{~m} \times 4560 \mu \mathrm{~m} \times 485 \mu \mathrm{~m}$

## METALLIZATION:

Type: SiAI
Thickness: 12kÅ $\pm 1 k \AA ̊$

## PASSIVATION:

Type: Nitride
Thickness: $8 k \AA ̊ \pm 1 k \AA ̊$
WORST CASE CURRENT DENSITY:
$9.1 \times 10^{4} \mathrm{~A} / \mathrm{cm}^{2}$

## Metallization Mask Layout

## DG406



## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

| DATE | REVISION |  |
| :---: | :---: | :--- |
| October 1, 2013 | FN3116.11 | Converted to new Intersil template. <br> Removed obsolete parts from ordering information as follows: <br> DG406DJ <br> DG406DY <br> DG406DY-T <br> DG407DY <br> DG407DJ <br> Added P/N DG407DYZ-T to Ordering Information table. |
| March 13, 2006 | FN3116.9 | Redline Release parts added to ordering information. |
| September 17, 2004 | FN3116.8 | Pb-free parts added. |
| August 1, 2000 | FN3116.6 | Initial Release to web. |

## About Intersil

Intersil Corporation is a leader in the design and manufacture of high-performance analog, mixed-signal and power management semiconductors. The company's products address some of the largest markets within the industrial and infrastructure, personal computing and high-end consumer markets. For more information about Intersil, visit our website at www.intersil.com.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com. You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/en/support/ask-an-expert.html. Reliability reports are also available from our website at http://www.intersil.com/en/support/qualandreliability.html\#reliability

## Dual-In-Line Plastic Packages (PDIP)


$-\mathrm{B}-$


NOTES:

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch $(0.25 \mathrm{~mm})$.
6. E and $\mathrm{e}_{\mathrm{A}}$ are measured with the leads constrained to be perpendicular to datum $-\mathrm{C}-$.
7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. $e_{C}$ must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch ( 0.25 mm ).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of $0.030-0.045$ inch ( $0.76-1.14 \mathrm{~mm}$ ).

## E28.6(JEDEC MS-011-AB ISSUE B) <br> 28 LEAD DUAL-IN-LINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | - | 0.250 | - | 6.35 | 4 |
| A1 | 0.015 | - | 0.39 | - | 4 |
| A2 | 0.125 | 0.195 | 3.18 | 4.95 | - |
| B | 0.014 | 0.022 | 0.356 | 0.558 | - |
| B1 | 0.030 | 0.070 | 0.77 | 1.77 | 8 |
| C | 0.008 | 0.015 | 0.204 | 0.381 | - |
| D | 1.380 | 1.565 | 35.1 | 39.7 | 5 |
| D1 | 0.005 | - | 0.13 | - | 5 |
| E | 0.600 | 0.625 | 15.24 | 15.87 | 6 |
| E1 | 0.485 | 0.580 | 12.32 | 14.73 | 5 |
| e | 0.10 | SC |  | BSC | - |
| $\mathrm{e}_{\text {A }}$ | 0.60 | SC | 15.2 | BSC | 6 |
| $\mathrm{e}_{\mathrm{B}}$ | - | 0.700 | - | 17.78 | 7 |
| L | 0.115 | 0.200 | 2.93 | 5.08 | 4 |
| N | 28 |  | 28 |  | 9 |

Rev. 1 12/00

## Small Outline Plastic Packages (SOIC)



M28.3 (JEDEC MS-013-AE ISSUE C) 28 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.0926 | 0.1043 | 2.35 | 2.65 | - |
| A1 | 0.0040 | 0.0118 | 0.10 | 0.30 | - |
| B | 0.013 | 0.0200 | 0.33 | 0.51 | 9 |
| C | 0.0091 | 0.0125 | 0.23 | 0.32 | - |
| D | 0.6969 | 0.7125 | 17.70 | 18.10 | 3 |
| E | 0.2914 | 0.2992 | 7.40 | 7.60 | 4 |
| e | 0.05 BSC |  | 1.27 BSC |  | - |
| H | 0.394 | 0.419 | 10.00 | 10.65 | - |
| h | 0.01 | 0.029 | 0.25 | 0.75 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 28 |  | 28 |  | 7 |
| $\alpha$ | $0^{\circ}$ | $8^{0}$ | $0^{\circ}$ | $8^{0}$ | - |

Rev. 1, 1/13

NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension " $D$ " does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension " $E$ " does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
© Copyright Intersil Americas LLC 2000-2013. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Multiplexer Switch ICs category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
NLV74HC4066ADR2G HEF4051BP MC74HC4067ADTG DG508AAK/883B NLV14051BDG 016400E PI3V512QE 7705201EC PI2SSD3212NCE NLAS3257CMX2TCG PI3DBS12412AZLEX PI3V512QEX PI3DBS16213ZLEX PI3DBS16415ZHEX MUX36S16IRSNR 74LVC1G3157GM-Q10X TC7W53FK,LF CD4053BM96 MC74HC4053ADWR2G SN74LV4051APWR HEF4053BT. 653 PI3L720ZHEX ADG5408BRUZ-REEL7 ADG1404YRUZ-REEL7 ADG1208YRZ-REEL7 MAX4704EUB+T ADG1406BRUZ-REEL7 LTC4305IDHD\#PBF CD4053BPWRG4 74HC4053D.653 74HCT4052PW.118 74LVC2G53DP. 125 74HC4052DB. 112 74HC4052PW. 112 74HC4053DB. 112 74HC4067DB. 112 74HC4351DB. 112 74HCT4052D.112 74HCT4052DB. 112 74HCT4053DB. 112 74HCT4067D. 112 74HCT4351D. 112 74LV4051PW. 112 FSA1256L8X_F113 PI5V330QE PI5V331QE 59628771601EA 5962-87716022A ADG5249FBRUZ ADG1438BRUZ

