The EL7155 high performance pin driver with 3-state is suited to many ATE and level-shifting applications. The 3.5A peak drive capability makes this part an excellent choice when driving high capacitance loads.

Output pins OUT $_{H}$ and OUT $_{L}$ are connected to input pins $V_{H}$ and $\mathrm{V}_{\mathrm{L}}$ respectively, depending on the status of the IN pin. One of the output pins is always in tri-state, except when the OE pin is low, in which case both outputs are in tri-state mode. The isolation of the output FETs from the power supplies enables $V_{H}$ and $V_{L}$ to be set independently, enabling level-shifting to be implemented.

This pin driver has improved performance over existing pin drivers. It is specifically designed to operate at voltages down to OV across the switch elements while maintaining good speed and ON-resistance characteristics.

Available in an 8 Ld SOIC package, the EL7155 is specified for operation over the full $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Features

- Clocking speeds up to 40 MHz
- 15 ns tr/tf at 2000pF CLOAD
- 0.5 ns rise and fall times mismatch
- $0.5 \mathrm{~ns}_{\mathrm{ON}}{ }^{-\mathrm{t}_{\mathrm{OFF}}}$ prop delay mismatch
- 3.5pF typical input capacitance
- 3.5A peak drive
- Low ON-resistance of $3.5 \Omega$
- High capacitive drive capability
- Operates from 4.5 V up to 16.5 V
- Pb-free (RoHS compliant)


## Applications

- ATE/burn-in testers
- Level shifting
- IGBT drivers
- CCD drivers


FIGURE 1. BLOCK DIAGRAM

## Pin Configuration

EL7155
(8 LD SOIC)
TOP VIEW


## Pin Descriptions

| $\begin{gathered} \text { PIN } \\ \# \end{gathered}$ | PIN NAME | FUNCTION | EQUIVALENT CIRCUIT |
| :---: | :---: | :---: | :---: |
| 1 | VS+ | Positive Supply Voltage |  |
| 2 | OE | Output Enable |  |
| 3 | IN | Input | Reference Circuit 1 |
| 4 | GND | Ground |  |
| 5 | VL | Negative Supply and Lower Output Voltage |  |
| 6 | OUTL | Lower Switch Output | Circuit 2 |
| 7 | OUTH | Upper Switch Output | Circuit 3 |
| 8 | VH | Upper Output Voltage |  |

## Ordering Information

| PART NUMBER <br> (Notes 1, 2) | PART <br> MARKING | PACKAGE <br> (Pb-Free) | PKG. <br> DWG. \# |
| :--- | :--- | :--- | :--- |
| EL7155CSZ | 7155 CSZ | 8 Ld SOIC | M8.15E |
| EL7155CSZ-T7 <br> (Note 3) | 7155 CSZ | 8 Ld SOIC | M8.15E |
| EL7155CSZ-T7A <br> (Note 3) | 7155 CSZ | 8 Ld SOIC | M8.15E |
| EL7155CSZ-T13 <br> (Note 3) | 7155 CSZ | 8 Ld SOIC | M8.15E |

NOTE:

1. Intersil Pb -free plus anneal products employ special Pb -free material sets; molding compounds/die attach materials and 100\% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb-free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
2. For Moisture Sensitivity Level (MSL), please see product information page for EL7155. For more information on MSL, please see tech brief TB363.
3. Please refer to TB347 for details on reel specifications.

## Absolute Maximum Ratings $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$

Supply Voltage $\left(\mathrm{V}_{\mathrm{S}}+\right.$ to $\left.\mathrm{V}_{\mathrm{L}}\right)$.
+18V

Input Voltage . . . . . . . . . . . . . . . . . . . . . . . -0.3 V below $\mathrm{V}_{\mathrm{L}}$ to +0.3 V above $\mathrm{V}_{\mathrm{S}}$
Continuous Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200mA
Storage Temperature Range
. . . . . . . . . . . . . . . . . . . . . . . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## Thermal Information

Ambient Operating Temperature . . . . . . . . . . . . . . . . . . . . . $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $+125^{\circ} \mathrm{C}$
Power Dissipation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see curves
Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see TB493

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.
 therefore: $T_{J}=T_{C}=T_{A}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN <br> (Note 4) | TYP <br> (Note 5) | MAX <br> (Note 4) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic '1' Input Voltage |  | 2.4 |  |  | V |
| IIH | Logic '1' Input Current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{S}^{+}}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Logic '0' Input Voltage |  |  |  | 0.8 | V |
| IIL | Logic '0' Input Current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 3.5 |  | pF |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance |  |  | 50 |  | M $\Omega$ |
| OUTPUT |  |  |  |  |  |  |
| R ${ }_{\text {OVH }}$ | ON-Resistance $\mathrm{V}_{\mathrm{H}}$ to $\mathrm{OUT}_{\mathrm{H}}$ | $\mathrm{I}_{\text {OUT }}=-200 \mathrm{~mA}$ |  | 2.7 | 4.5 | $\Omega$ |
| R ${ }_{\text {OVL }}$ | ON-Resistance $\mathrm{V}_{\mathrm{L}}$ to $\mathrm{OUT}_{\mathrm{L}}$ | $\mathrm{I}_{\text {OUT }}=+200 \mathrm{~mA}$ |  | 3.5 | 5.5 | $\Omega$ |
| IOUT | Output Leakage Current | $\mathrm{OE}=0 \mathrm{~V}, \mathrm{OUT}_{\mathrm{H}}=\mathrm{V}_{\mathrm{L}}, \mathrm{OUT}_{\mathrm{L}}=\mathrm{V}_{\mathrm{S}^{+}}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {PK }}$ | Peak Output Current (linear resistive operation) | Source |  | 3.5 |  | A |
|  |  | Sink |  | 3.5 |  | A |
| IDC | Continuous Output Current | Source/Sink | 200 |  |  | mA |
| POWER SUPPLY |  |  |  |  |  |  |
| Is | Power Supply Current | Inputs $=\mathrm{V}_{\mathrm{S}^{+}}$ |  | 1.3 | 3 | mA |
| $\mathrm{I}_{\mathrm{VH}}$ | Off Leakage at $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{H}}=0 \mathrm{~V}$ |  | 4 | 10 | $\mu \mathrm{A}$ |
| SWITCHING CHARACTERISTICS |  |  |  |  |  |  |
| $t_{R}$ | Rise Time | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 14.5 |  | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | $C_{L}=2000 \mathrm{pF}$ |  | 15 |  | ns |
| $\mathrm{t}_{\text {RF } ~}$ | $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ Mismatch | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 0.5 |  | ns |
| $\mathrm{t}_{\mathrm{D}-1}$ | Turn-Off Delay Time | $C_{L}=2000 \mathrm{pF}$ |  | 9.5 |  | ns |
| $\mathrm{t}_{\mathrm{D}-2}$ | Turn-On Delay Time | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 10 |  | ns |
| ${ }^{\text {t }}$ D | $\mathrm{t}_{\mathrm{D}-1}-\mathrm{t}_{\mathrm{D}-2}$ Mismatch | $C_{L}=2000 \mathrm{pF}$ |  | 0.5 |  | ns |
| $\mathrm{t}_{\mathrm{D}-3}$ | 3-state Delay Enable |  |  | 10 |  | ns |
| ${ }^{\text {D }-4}$ | 3-state Delay Disable |  |  | 10 |  | ns |

Electrical Specifications $\mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=-5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$, unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITION | $\begin{gathered} \text { MIN } \\ \text { (Note 4) } \end{gathered}$ | $\begin{aligned} & \text { TYP } \\ & \text { (Note 5) } \end{aligned}$ | $\begin{aligned} & \text { MAX } \\ & \text { (Note 4) } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic '1' Input Voltage |  | 2.0 |  |  | v |
| $\mathrm{I}_{\mathrm{IH}}$ | Logic '1' Input Current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}^{+}{ }^{+}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Logic '0' Input Voltage |  |  |  | 0.8 | V |
| IIL | Logic '0' Input Current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 3.5 |  | pF |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance |  |  | 50 |  | $\mathrm{M} \Omega$ |
| OUTPUT |  |  |  |  |  |  |
| R ${ }_{\text {OVH }}$ | ON-Resistance $\mathrm{V}_{\mathrm{H}}$ to $\mathrm{OUT}_{\mathrm{H}}$ | $\mathrm{I}_{\text {OUT }}=-200 \mathrm{~mA}$ |  | 3.4 | 5 | $\Omega$ |
| $\mathrm{R}_{\text {OVL }}$ | ON-Resistance $\mathrm{V}_{\mathrm{L}}$ to OUT ${ }_{\text {L }}$ | $\mathrm{I}_{\text {OUT }}=+200 \mathrm{~mA}$ |  | 4 | 6 | $\Omega$ |
| Iout | Output Leakage Current | $\mathrm{OE}=\mathrm{OV}, \mathrm{OUT}_{\mathrm{H}}=\mathrm{V}_{\mathrm{L}}, \mathrm{OUT}_{\mathrm{L}}=\mathrm{V}^{+}{ }^{+}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| IPK | Peak Output Current (linear resistive operation) | Source |  | 3.5 |  | A |
|  |  | Sink |  | 3.5 |  | A |
| IDC | Continuous Output Current | Source/Sink | 200 |  |  | mA |
| POWER SUPPLY |  |  |  |  |  |  |
| Is | Power Supply Current | Inputs $=\mathrm{V}^{+}{ }^{+}$ |  | 1 | 2.5 | mA |
| IVH | Off Leakage at $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{H}}=0 \mathrm{~V}$ |  | 4 | 10 | $\mu \mathrm{A}$ |
| SWITCHING CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 17 |  | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 17 |  | ns |
| $\mathrm{t}_{\text {RF } ~}$ | $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ Mismatch | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 0 |  | ns |
| $t_{\text {D }-1}$ | Turn-Off Delay Time | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 11.5 |  | ns |
| $\mathrm{t}_{\mathrm{D}-2}$ | Turn-On Delay Time | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{D} \Delta}$ | $\mathrm{t}_{\mathrm{D}-1}-\mathrm{t}_{\mathrm{D}-2}$ Mismatch | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 0.5 |  | ns |
| $\mathrm{t}_{\mathrm{D}-3}$ | 3-state Delay Enable |  |  | 11 |  | ns |
| $\mathrm{t}_{\mathrm{D}-4}$ | 3-state Delay Disable |  |  | 11 |  | ns |

NOTES:
4. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
5. Typical values are for information purposes only.

## Typical Performance Curves



FIGURE 2. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE JEDEC JESD51-3 LOW EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD


FIGURE 4. QUIESCENT SUPPLY CURRENT vs SUPPLY VOLTAGE, $\mathrm{T}=+25^{\circ} \mathrm{C}$


FIGURE 6. RISE/FALL TIME vs SUPPLY VOLTAGE

$$
\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}, \mathrm{~T}=+25^{\circ} \mathrm{C}
$$



FIGURE 3. INPUT THRESHOLD vs SUPPLY VOLTAGE, $\mathbf{T}=\mathbf{2 5}^{\boldsymbol{\circ}} \mathbf{C}$


FIGURE 5. ON-RESISTANCE vs SUPPLY VOLTAGE, $I_{\text {OUT }}=\mathbf{2 0 0 m A}$, $\mathrm{T}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}^{+}}=\mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{L}}=\mathbf{0 V}$


FIGURE 7. RISE/FALL TIME vs TEMPERATURE $C_{L}=2000 \mathrm{PF}, \mathrm{V}_{\mathrm{S}^{+}}=15 \mathrm{~V}$

## Typical Performance Curves (continued)



FIGURE 8. PROPAGATION DELAY vs SUPPLY VOLTAGE $C_{L}=2000 \mathrm{pF}, \mathrm{T}=+25^{\circ} \mathrm{C}$


FIGURE 10. RISE/FALL TIME vs LOAD CAPACITANCE $\mathrm{V}_{\mathrm{S}^{+}}=+\mathbf{+ 1 5} \mathrm{V}, \mathrm{T}=+\mathbf{2 5}{ }^{\circ} \mathrm{C}$


FIGURE 9. PROPAGATION DELAY vs TEMPERATURE $C_{L}=2000 \mathrm{pF}, \mathrm{V}_{\mathrm{S}^{+}}=15 \mathrm{~V}$


FIGURE 11. SUPPLY CURRENT vs LOAD CAPACITANCE,
$\mathrm{V}_{\mathbf{S}^{+}}=\mathrm{V}_{\mathrm{H}}=\mathbf{1 5 V}, \mathrm{V}_{\mathrm{L}}=\mathbf{0 V}, \mathrm{T}=+25^{\circ} \mathrm{C}, \mathrm{f}=\mathbf{2 0} \mathrm{kHz}$


FIGURE 12. SUPPLY CURRENT vs FREQUENCY, $\mathrm{C}_{\mathrm{L}}=\mathbf{1 0 0 0} \mathrm{pF}, \mathrm{T}=+\mathbf{~}^{\mathbf{2}}{ }^{\circ} \mathrm{C}$

TABLE 1. TRUTH TABLE

| OE | IN | $\mathbf{V}_{\mathbf{H}}$ to OUT $_{\mathbf{H}}$ | OUT $_{\mathbf{L}}$ to $\mathbf{V}_{\mathbf{L}}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | Open | Open |
| $\mathbf{0}$ | 1 | Open | Open |
| 1 | 0 | Closed | Open |
| 1 | 1 | Open | Closed |

TABLE 2. OPERATING VOLTAGE RANGE

| PIN | MIN (V) | MAX (V) |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{L}}-\mathrm{GND}$ | -5 | 0 |
| $\mathrm{~V}_{\mathrm{S}^{+}}-\mathrm{V}_{\mathrm{L}}$ | 5 | 16.5 |
| $\mathrm{~V}_{\mathrm{H}^{-}}-\mathrm{V}_{\mathrm{L}}$ | 0 | 16.5 |
| $\mathrm{~V}_{\mathrm{S}^{+}} \mathrm{V}_{\mathrm{H}}$ | 0 | 16.5 |
| $\mathrm{~V}_{\mathrm{S}^{+}}-\mathrm{GND}$ | 5 | 16.5 |
| 3-State Output | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{\mathrm{H}}$ |

## TimingDiagrams

## Standard Test Configuration



## Applications Information

## Product Description

The EL7155 is a high performance 40MHz pin driver. It contains two analog switches connecting $\mathrm{V}_{\mathrm{H}}$ to $\mathrm{OUT}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$ to $\mathrm{OUT}_{\mathrm{L}}$. Depending on the value of the IN pin, one of the two switches will be closed and the other switch open. An output enable (OE) is also supplied, which opens both switches simultaneously.

Due to the topology of the EL7155, $\mathrm{V}_{\mathrm{L}}$ should always be connected to a voltage equal to or lower than GND. $\mathrm{V}_{\mathrm{H}}$ can be connected to any voltage between $\mathrm{V}_{\mathrm{L}}$ and the positive supply, $V_{S^{+}}$.

The EL7155 is available in the 8 Ld SOIC package. Application dependent power dissipation should be calculated to ensure that the maximum junction temperature isn't violated.

## 3-state Operation

When the OE pin is low, the output is 3 -state (floating.) The disabled output voltage is the parasitic capacitance's voltage. It can be any voltage between $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$, depending on the previous state. At 3-state, the output voltage can be driven to any voltage between $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$. The output voltage can't be driven higher than $\mathrm{V}_{\mathrm{H}}$ or lower than $\mathrm{V}_{\mathrm{L}}$ since the body diode at the output stage will turn on.

## Supply Voltage Range and Input Compatibility

The EL7155 is designed for operation on supplies from 5 V to 15 V ( 4.5 V to 16.5 V maximum). Table 2 on page 7 shows the specifications for the relationship between the $\mathrm{V}_{\mathrm{S}^{+}}, \mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{L}}$, and GND pins.

All input pins are compatible with both 3 V and 5 V CMOS signals. With a positive supply $\left(\mathrm{V}_{\mathbf{S}^{+}}\right)$of 5 V , the EL7155 is also compatible with TTL inputs.

## Power Supply Bypassing

When using the EL7155, it is very important to use adequate power supply bypassing. The high switching currents developed by the EL7155 necessitate the use of a bypass capacitor between the $\mathrm{V}_{\mathrm{S}^{+}}$and GND pins. It is recommended that a $2.2 \mu \mathrm{~F}$ tantalum capacitor be used in parallel with a $0.1 \mu \mathrm{~F}$ low-inductance ceramic MLC capacitor. These should be placed as close to the supply pins as possible. It is also recommended that the $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$ pins have some level of bypassing, especially if the EL7155 is driving highly capacitive loads.

## Power Dissipation Calculation

When switching at high speeds, or driving heavy loads, the EL7155 drive capability is limited by the rise in die temperature brought about by internal power dissipation. For reliable operation die temperature must be kept below $\mathrm{T}_{\mathrm{JMAX}}\left(+125^{\circ} \mathrm{C}\right)$. It is necessary to calculate the power dissipation for a given application prior to selecting the package type.

Power dissipation may be calculated:
$P D=\left(V_{S} \times I_{S}\right)+\left(C_{I N T} \times V_{S}{ }^{2} \times f\right)+\left(C_{L} \times V_{O U T}{ }^{2} \times f\right)$
where:
$\mathrm{V}_{\mathrm{S}}$ is the total power supply to the EL 7155 (from $\mathrm{V}_{\mathrm{S}^{+}}$to GND )
$\mathrm{V}_{\text {OUT }}$ is the swing on the output $\left(\mathrm{V}_{\mathrm{H}}-\mathrm{V}_{\mathrm{L}}\right)$
$C_{L}$ is the load capacitance
$\mathrm{C}_{\text {INT }}$ is the internal load capacitance (100pF max)
$I_{S}$ is the quiescent supply current ( 3 mA max)
$f$ is frequency
Having obtained the application's power dissipation, a maximum package thermal coefficient may be determined, to maintain the internal die temperature below $\mathrm{T}_{\mathrm{JMAX}}$ :
$\theta_{J A}=\frac{\left(T_{J M A X}-T_{M A X}\right)}{P D}$
where:
$\mathrm{T}_{\text {JMAX }}$ is the maximum junction temperature $\left(+125^{\circ} \mathrm{C}\right)$
$\mathrm{T}_{\text {MAX }}$ is the maximum operating temperature
PD is the power dissipation calculated above
$\theta_{\mathrm{JA}}$ thermal resistance on junction to ambient
$\theta_{\mathrm{JA}}$ is $160^{\circ} \mathbf{C} / \mathbf{W}$ for the $\mathbf{S 0 8}$ package when using a standard JEDEC JESD51-3 single-layer test board. If $\mathrm{T}_{\text {JMAX }}$ is greater than $+125^{\circ} \mathrm{C}$ when calculated using the Equation 2, then one of the following actions must be taken:

1. Reduce $\theta_{\mathrm{JA}}$ the system by designing more heatsinking into the PCB (as compared to the standard JEDEC JESD51-3).
2. Derate the application either by reducing the switching frequency, the capacitive load, or the maximum operating (ambient) temperature ( $\mathrm{T}_{\text {MAX }}$ ).

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

| DATE | REVISION | CHANGE |
| :---: | :--- | :--- |
| October 24, 2014 | FN7279.3 | Updated datasheet to new Intersil template. <br> Updated the Ordering Information table on page 2 by removing the obsolete products and adding the -T7A part. <br> Added revision history and about Intersil. |

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support
© Copyright Intersil Americas LLC 2003-2014. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Package Outline Drawing

## M8.15E

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 0, 08/09


TYPICAL RECOMMENDED LAND PATTERN


SIDE VIEW "A



DETAIL "A"

NOTES:

1. Dimensions are in millimeters.

Dimensions in ( ) for Reference Only
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994
3. Unless otherwise specified, tolerance : Decimal $\pm 0.05$
4. Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per side.
5. The pin \#1 identifier may be either a mold or mark feature.
6. Reference to JEDEC MS-012.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
$\underline{00053 \mathrm{P} 0231} 5695657.404 .7355 .5$ LT4936 57.904 .0755 .05882900001 00600P0005 00-9050-LRPP 00-9090-RDPP 5951900000 01-1003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3-UA-DC24 00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 020740000060100564 $\underline{01312} \underline{0134220000} \underline{60713816} \underline{\mathrm{M} 15730061} \underline{61161-90} \underline{61278-0020}$ 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218-17149P 6131-220-21149P 6131-260-2358P 6131-265-11149P

