The EL7457 is a high speed, non-inverting, quad CMOS driver. It is capable of running at clock rates up to 40 MHz and features 2A peak drive capability and a nominal on-resistance of just $3 \Omega$. The EL7457 is ideal for driving highly capacitive loads, such as storage and vertical clocks in CCD applications. It is also well suited to ATE pin driving, level-shifting, and clock-driving applications.

The EL7457 is capable of running from single or dual power supplies while using ground referenced inputs. Each output can be switched to either the high $\left(\mathrm{V}_{\mathrm{H}}\right)$ or low $\left(\mathrm{V}_{\mathrm{L}}\right)$ supply pins, depending on the related input pin. The inputs are compatible with both 3 V and 5 V CMOS and TTL logic. The output enable (OE) pin can be used to put the outputs into a high-impedance state. This is especially useful in CCD applications, where the driver should be disabled during power down.

The EL7457 also features very fast rise and fall times which are matched to within 1 ns . The propagation delay is also matched between rising and falling edges to within 2 ns .

The EL7457 is available in 16-pin QSOP, 16-pin SO ( 0.150 "), and 16 -pin QFN packages. All are specified for operation over the full $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Pinouts



EL7457
[16-PIN QFN (4X4MM)]
TOP VIEW


* thermal pad connected

TO PIN 7 ( $\mathrm{V}_{\mathrm{s}}$ )

## Features

- Clocking speeds up to 40 MHz
- 4 channels
- $12 n s t_{R} / t_{F}$ at $1000 p F C_{\text {LOAD }}$
- 1 ns rise and fall time match
- 1.5 ns prop delay match
- Low quiescent current - <1mA
- Fast output enable function - 12ns
- Wide output voltage range
- $8 \mathrm{~V} \geq \mathrm{V}_{\mathrm{L}} \geq-5 \mathrm{~V}$
- $-2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{H}} \leq 16.5 \mathrm{~V}$
- 2A peak drive
- $3 \Omega$ on resistance
- Input level shifters
- TTL/CMOS input-compatible
- Pb-free (RoHS compliant)


## Applications

- CCD drivers
- Digital cameras
- Pin drivers
- Clock/line drivers
- Ultrasound transducer drivers
- Ultrasonic and RF generators
- Level shifting

Ordering Information

| PART NUMBER (Notes 2, 3) | PART MARKING | TEMP. RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE (Pb-free) | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: |
| EL7457CUZ | 7457CUZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Ld QSOP (0.150") | MDP0040 |
| EL7457CUZ-T13 (Note 1) | 7457CUZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Ld QSOP (0.150") | MDP0040 |
| EL7457CUZ-T7 (Note 1) | 7457CUZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Ld QSOP (0.150") | MDP0040 |
| EL7457CUZ-T7A (Note 1) | 7457CUZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Ld QSOP (0.150") | MDP0040 |
| EL7457CSZ | EL7457CSZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Ld SO (0.150") | MDP0027 |
| EL7457CSZ-T13 (Note 1) | EL7457CSZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Ld SO (0.150") | MDP0027 |
| EL7457CSZ-T7 (Note 1) | EL7457CSZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Ld SO (0.150") | MDP0027 |
| EL7457CSZ-T7A (Note 1) | EL7457CSZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Ld SO (0.150") | MDP0027 |
| EL7457CLZ | 7457CLZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Ld QFN (4x4mm) | L16.4X4H |
| EL7457CLZ-T13 (Note 1) | 7457CLZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Ld QFN (4x4mm) | L16.4X4H |
| EL7457CLZ-T7 (Note 1) | 7457CLZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Ld QFN (4x4mm) | L16.4X4H |
| EL7457CLZ-T7A (Note 1) | 7457CLZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Ld QFN (4x4mm) | L16.4X4H |

NOTES:

1. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for EL7457. For more information on MSL please see tech brief TB363.

| Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{S}^{+}}$to $\mathrm{V}_{\mathrm{S}^{-}}$) | +18V |
| Input Voltage | $\mathrm{V}_{\mathrm{S}^{-}}^{-0.3 \mathrm{~V}}, \mathrm{~V}_{\mathrm{S}^{+}}+0.3 \mathrm{~V}$ |
| Continuous Output Current | 100 mA |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

## Thermal Information

| Thermal Resistance | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: |
| 16 Ld QFN (Notes 4, 5) | 43 | 5 |
| 16 Ld SOIC (Notes 6, 7). | 73 | 45 |
| 16 Ld QSOP (Note 6). | 112 | N/A |
| Ambient Operating Temperature |  | ${ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Maximum Die Temperature |  | $+125^{\circ} \mathrm{C}$ |
| Power Dissipation |  | See Curves |
| Pb-Free Reflow Profile. http://www.intersil.com/pbfre |  | link below |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.
NOTES:
4. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
5. For $\theta_{\mathrm{Jc}}$, the "case temp" location is the center of the exposed metal pad on the package underside.
6. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
7. For $\theta_{\mathrm{JC}}$, the "case temp" location is taken at the package top center.


#### Abstract

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$


Electrical Specifications $\quad \mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=-5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITION | MIN (Note 8) | TYP | MAX <br> (Note 8) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic "1" Input Voltage |  | 2.0 |  |  | V |
| $\mathrm{I}_{\mathrm{H}}$ | Logic "1" Input Current | $\mathrm{V}_{\mathrm{IH}}=5 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Logic "0" Input Voltage |  |  |  | 0.8 | V |
| IIL | Logic "0" Input Current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 3.5 |  | pF |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Resistance |  |  | 50 |  | $\mathrm{M} \Omega$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{OH}}$ | ON Resistance $\mathrm{V}_{\mathrm{H}}$ to OUTx | IOUT $=-100 \mathrm{~mA}$ |  | 4.5 | 6 | $\Omega$ |
| $\mathrm{R}_{\mathrm{OL}}$ | ON Resistance $\mathrm{V}_{\mathrm{L}}$ to OUTx | $\mathrm{l}_{\text {OUT }}=+100 \mathrm{~mA}$ |  | 4 | 6 | $\Omega$ |
| ILEAK | Output Leakage Current | $\mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{S}^{+}}, \mathrm{V}_{\mathrm{L}}=\mathrm{V}_{\mathrm{S}^{-}}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| IPK | Peak Output Current | Source |  | 2.0 |  | A |
|  |  | Sink |  | 2.0 |  | A |
| POWER SUPPLY |  |  |  |  |  |  |
| Is | Power Supply Current | Inputs $=\mathrm{V}_{\mathrm{S}^{+}}$ |  | 0.5 | 1.5 | mA |
| SWITCHING CHARACTERISTICS |  |  |  |  |  |  |
| $t_{R}$ | Rise Time | $C_{L}=1000 p F$ |  | 13.5 |  | ns |
| $t_{F}$ | Fall Time | $C_{L}=1000 \mathrm{pF}$ |  | 13 |  | ns |
| $\mathrm{t}_{\text {RF } ~}$ | $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ Mismatch | $C_{L}=1000 \mathrm{pF}$ |  | 0.5 |  | ns |
| $\mathrm{t}_{\mathrm{D}}{ }^{+}$ | Turn-Off Delay Time | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 12.5 |  | ns |
| $t^{-}$ | Turn-On Delay Time | $C_{L}=1000 \mathrm{pF}$ |  | 14.5 |  | ns |
| $t_{\text {DD }}$ | $\mathrm{t}_{\mathrm{D}-1}$ - $\mathrm{t}_{\mathrm{D}-2}$ Mismatch | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 2 |  | ns |
| $\mathrm{t}_{\text {ENABLE }}$ | Enable Delay Time |  |  | 12 |  | ns |

EL7457
Electrical Specifications $\quad \mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=-5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITION | MIN <br> (Note 8) | MYP | MAX <br> (Note 8) | UNIT |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| tDISABLE | Disable Delay Time |  |  | 12 |  | ns |

Electrical Specifications $\quad \mathrm{V}_{\mathrm{S}^{+}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| PARAMETER | DESCRIPTION | CONDITION | $\begin{gathered} \text { MIN } \\ (\text { Note 8) } \end{gathered}$ | TYP | $\begin{gathered} \text { MAX } \\ \text { (Note 8) } \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic "1" Input Voltage |  | 2.4 |  |  | V |
| IIH | Logic "1" Input Current | $\mathrm{V}_{\mathrm{IH}}=5 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Logic "0" Input Voltage |  |  |  | 0.8 | V |
| IIL | Logic "0" Input Current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 3.5 |  | pF |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Resistance |  |  | 50 |  | $\mathrm{M} \Omega$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{OH}}$ | ON Resistance $\mathrm{V}_{\mathrm{H}}$ to OUT | lout $=-100 \mathrm{~mA}$ |  | 3.5 | 5 | $\Omega$ |
| $\mathrm{R}_{\mathrm{OL}}$ | ON Resistance $\mathrm{V}_{\mathrm{L}}$ to OUT | $\mathrm{I}_{\text {OUT }}=+100 \mathrm{~mA}$ |  | 3 | 5 | $\Omega$ |
| liEAK | Output Leakage Current | $\mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{S}^{+}}, \mathrm{V}_{\mathrm{L}}=\mathrm{V}_{\mathrm{S}^{-}}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| lPK | Peak Output Current | Source |  | 2.0 |  | A |
|  |  | Sink |  | 2.0 |  | A |
| POWER SUPPLY |  |  |  |  |  |  |
| Is | Power Supply Current | Inputs $=\mathrm{V}_{\mathrm{S}^{+}}$ |  | 0.8 | 2 | mA |
| SWITCHING CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 11 |  | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | $C_{L}=1000 \mathrm{pF}$ |  | 12 |  | ns |
| $\mathrm{t}_{\text {RF } ~}$ | $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ Mismatch | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 1 |  | ns |
| $\mathrm{t}_{\mathrm{D}}+$ | Turn-Off Delay Time | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 11.5 |  | ns |
| $\mathrm{t}_{\mathrm{D}}{ }^{-}$ | Turn-On Delay Time | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 13 |  | ns |
| $\mathrm{t}_{\mathrm{DD}}$ | $\mathrm{t}_{\mathrm{D}-1}$ - $\mathrm{t}_{\mathrm{D}-2}$ Mismatch | $C_{L}=1000 \mathrm{pF}$ |  | 1.5 |  | ns |
| tenable | Enable Delay Time |  |  | 12 |  | ns |
| t DISABLE | Disable Delay Time |  |  | 12 |  | ns |

NOTE:
8. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

## Typical Performance Curves



FIGURE 1. SWITCH THRESHOLD vs SUPPLY VOLTAGE


FIGURE 3. "ON" RESISTANCE vs SUPPLY VOLTAGE


FIGURE 5. RISE/FALL TIME vs TEMPERATURE


FIGURE 2. QUIESCENT SUPPLY CURRENT vs SUPPLY VOLTAGE


FIGURE 4. RISE/FALL TIME vs SUPPLY VOLTAGE


FIGURE 6. PROPAGATION DELAY vs SUPPLY VOLTAGE

## Typical Performance Curves (Continued)



FIGURE 7. PROPAGATION DELAY vs TEMPERATURE


FIGURE 8. RISE/FALL TIME vs LOAD


FIGURE 9. SUPPLY CURRENT PER CHANNEL vs CAPACITIVE LOAD

EL7457
TABLE 1. NOMINAL OPERATING VOLTAGE RANGE

| PIN | MIN | MAX |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}^{+}}$to $\mathrm{V}_{\mathrm{S}^{-}}$ | 5 V | 16.5 V |
| $\mathrm{~V}_{\mathrm{S}^{-}}$to GND | -5 V | 0 V |
| $\mathrm{~V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{S}^{-}}+2.5 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{S}^{+}}$ |
| $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{\mathrm{S}^{-}}$ | $\mathrm{V}_{\mathrm{S}^{+}}$ |
| $\mathrm{V}_{\mathrm{H}}$ to $\mathrm{V}_{\mathrm{L}}$ | 0 V | 16.5 V |
| $\mathrm{~V}_{\mathrm{L}}$ to $\mathrm{V}_{\mathrm{S}^{-}}$ | 0 V | 8 V |

Timing Diagram


## Standard Test Configuration (CS/CU)



Pin Descriptions

| $\begin{gathered} \text { 16-PIN } \\ \text { QSOP ( } 0.150 \text { "), } \\ \text { SO ( } \left.0.150^{\prime \prime}\right) \end{gathered}$ | 16-PIN QFN ( $4 \times 4 \mathrm{~mm}$ ) | NAME | FUNCTION | EQUIVALENT CIRCUIT |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 15 | INA | Input channel A |  |
| 2 | 16 | OE | Output Enable | (Reference Circuit 1) |
| 3 | 1 | INB | Input channel B | (Reference Circuit 1) |
| 4 | 2, 3 | VL | Low voltage input pin |  |
| 5 | 4 | GND | Input logic ground |  |
| 6, 13 |  | NC | No connection |  |
| 7 | 5 | INC | Input channel C | (Reference Circuit 1) |
| 8 | 6 | IND | Input channel D | (Reference Circuit 1) |
| 9 | 7 | VS- | Negative supply voltage |  |
| 10 | 8 | OUTD | Output channel D |  |
| 11 | 9 | OUTC | Output channel C | (Reference Circuit 2) |
| 12 | 10, 11 | VH | High voltage input pin |  |
| 14 | 12 | OUTB | Output channel B | (Reference Circuit 2) |
| 15 | 13 | OUTA | Output channel A | (Reference Circuit 2) |
| 16 | 14 | VS+ | Positive supply voltage |  |

## Block Diagram



## Applications Information

## Product Description

The EL7457 is a high performance 40 MHz high speed quad driver. Each channel of the EL7457 consists of a single P -channel high side driver and a single N -channel low side driver. These $3 \Omega$ devices will pull the output (OUT ${ }_{X}$ ) to either the high or low voltage, on $V_{H}$ and $V_{L}$ respectively, depending on the input logic signal ( $\mathrm{IN}_{\mathrm{X}}$ ). It should be noted that there is only one set of high and low voltage pins.

A common output enable (OE) pin is available on the EL7457. This pin, when pulled low will put all outputs in to the high impedance state.

The EL7457 is available in 16-pin SO (0.150"), 16-pin QSOP, and ultra-small 16-pin QFN packages. The relevant package should be chosen depending on the calculated power dissipation.

## Supply Voltage Range and Input Compatibility

The EL7457 is designed for operation on supplies from 5 V to 15 V with $10 \%$ tolerance (i.e. 4.5 V to 18 V ). The table on page 6 shows the specifications for the relationship between the $\mathrm{V}_{\mathrm{S}^{+}}, \mathrm{V}_{\mathrm{S}^{-}}, \mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{L}}$, and GND pins. The EL7457 does not contain a true analog switch and therefore $V_{L}$ should always be less than $V_{H}$.

All input pins are compatible with both 3 V and 5 V CMOS signals With a positive supply $\left(\mathrm{V}_{\mathrm{S}^{+}}\right)$of 5 V , the EL7457 is also compatible with TTL inputs.

## Power Supply Bypassing

When using the EL7457, it is very important to use adequate power supply bypassing. The high switching currents developed by the EL7457 necessitate the use of a bypass capacitor on both the positive and negative supplies. It is recommended that a $4.7 \mu \mathrm{~F}$ tantalum capacitor be used in parallel with a $0.1 \mu \mathrm{~F}$ low-inductance ceramic MLC capacitor. These should be placed as close to the supply pins as possible. It is also recommended that the $V_{H}$ and $V_{L}$ pins have some level of bypassing, especially if the EL7457 is driving highly capacitive loads.

## Power Dissipation Calculation

When switching at high speeds, or driving heavy loads, the EL7457 drive capability is limited by the rise in die temperature brought about by internal power dissipation. For reliable operation die temperature must be kept below
$\mathrm{T}_{\text {JMAX }}\left(125^{\circ} \mathrm{C}\right)$. It is necessary to calculate the power dissipation for a given application prior to selecting package type.

Power dissipation may be calculated:
$P D=\left(V_{S} \times I_{S}\right)+\sum_{1}^{4}\left(C_{I N T} \times V_{S}^{2} \times f\right)+\left(C_{L} \times V_{O U T}^{2} \times f\right)$
where:
$V_{S}$ is the total power supply to the EL7457 (from $V_{S^{+}}$to
$\mathrm{V}_{\mathrm{S}^{-}}$)
$\mathrm{V}_{\mathrm{OUT}}$ is the swing on the output $\left(\mathrm{V}_{\mathrm{H}}-\mathrm{V}_{\mathrm{L}}\right)$
$C_{L}$ is the load capacitance
$\mathrm{C}_{\text {INT }}$ is the internal load capacitance ( 80 pF max)
$I_{S}$ is the quiescent supply current (3mA max)
$f$ is frequency
Having obtained the application's power dissipation, the maximum junction temperature can be calculated:
$T_{J M A X}=T_{M A X}+\Theta_{J A} \times P D$
where:
$\mathrm{T}_{\text {JMAX }}$ is the maximum junction temperature $\left(125^{\circ} \mathrm{C}\right)$
$\mathrm{T}_{\text {MAX }}$ is the maximum ambient operating temperature
PD is the power dissipation calculated above
$\theta_{\mathrm{JA}}$ is the thermal resistance, junction to ambient, of the application (package + PCB combination). Refer to the Package Power Dissipation curves on page 6.

## Quarter Size Outline Plastic Packages Family (QSOP)



MDP0040
QUARTER SIZE OUTLINE PLASTIC PACKAGES FAMILY

| SYMBOL | INCHES |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | QSOP16 | QSOP24 | QSOP28 | TOLERANCE | NOTES |
| A | 0.068 | 0.068 | 0.068 | Max. | - |
| A1 | 0.006 | 0.006 | 0.006 | $\pm 0.002$ | - |
| A2 | 0.056 | 0.056 | 0.056 | $\pm 0.004$ | - |
| b | 0.010 | 0.010 | 0.010 | $\pm 0.002$ | - |
| c | 0.008 | 0.008 | 0.008 | $\pm 0.001$ | - |
| D | 0.193 | 0.341 | 0.390 | $\pm 0.004$ | 1,3 |
| E | 0.236 | 0.236 | 0.236 | $\pm 0.008$ | - |
| E1 | 0.154 | 0.154 | 0.154 | $\pm 0.004$ | 2,3 |
| e | 0.025 | 0.025 | 0.025 | Basic | - |
| L | 0.025 | 0.025 | 0.025 | $\pm 0.009$ | - |
| L1 | 0.041 | 0.041 | 0.041 | Basic | - |
| N | 16 | 24 | 28 | Reference | - |

Rev. F 2/07
NOTES:

1. Plastic or metal protrusions of 0.006 " maximum per side are not included.
2. Plastic interlead protrusions of 0.010 " maximum per side are not included.
3. Dimensions "D" and "E1" are measured at Datum Plane "H".
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
© Copyright Intersil Americas LLC 2002-2012. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Small Outline Package Family (SO)





DETAILX
MDP0027
SMALL OUTLINE PACKAGE FAMILY (SO)

| SYMBOL | INCHES |  |  |  |  |  |  | TOLERANCE | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SO-8 | SO-14 | $\begin{gathered} \text { SO16 } \\ (0.150 ") \end{gathered}$ | $\begin{gathered} \text { SO16 (0.300") } \\ \text { (SOL-16) } \end{gathered}$ | $\begin{gathered} \text { SO20 } \\ \text { (SOL-20) } \end{gathered}$ | $\begin{gathered} \text { SO24 } \\ \text { (SOL-24) } \end{gathered}$ | $\begin{gathered} \mathrm{SO} 28 \\ (\mathrm{SOL}-28) \end{gathered}$ |  |  |
| A | 0.068 | 0.068 | 0.068 | 0.104 | 0.104 | 0.104 | 0.104 | MAX | - |
| A1 | 0.006 | 0.006 | 0.006 | 0.007 | 0.007 | 0.007 | 0.007 | $\pm 0.003$ | - |
| A2 | 0.057 | 0.057 | 0.057 | 0.092 | 0.092 | 0.092 | 0.092 | $\pm 0.002$ | - |
| b | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | $\pm 0.003$ | - |
| c | 0.009 | 0.009 | 0.009 | 0.011 | 0.011 | 0.011 | 0.011 | $\pm 0.001$ | - |
| D | 0.193 | 0.341 | 0.390 | 0.406 | 0.504 | 0.606 | 0.704 | $\pm 0.004$ | 1, 3 |
| E | 0.236 | 0.236 | 0.236 | 0.406 | 0.406 | 0.406 | 0.406 | $\pm 0.008$ | - |
| E1 | 0.154 | 0.154 | 0.154 | 0.295 | 0.295 | 0.295 | 0.295 | $\pm 0.004$ | 2, 3 |
| e | 0.050 | 0.050 | 0.050 | 0.050 | 0.050 | 0.050 | 0.050 | Basic | - |
| L | 0.025 | 0.025 | 0.025 | 0.030 | 0.030 | 0.030 | 0.030 | $\pm 0.009$ | - |
| L1 | 0.041 | 0.041 | 0.041 | 0.056 | 0.056 | 0.056 | 0.056 | Basic | - |
| h | 0.013 | 0.013 | 0.013 | 0.020 | 0.020 | 0.020 | 0.020 | Reference | - |
| N | 8 | 14 | 16 | 16 | 20 | 24 | 28 | Reference | - |

Rev. M 2/07
NOTES:

1. Plastic or metal protrusions of 0.006 " maximum per side are not included.
2. Plastic interlead protrusions of 0.010 " maximum per side are not included.
3. Dimensions " $D$ " and " $E 1$ " are measured at Datum Plane " H ".
4. Dimensioning and tolerancing per ASME Y14.5M-1994

## Package Outline Drawing

## L16.4x4H

16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE

## Rev 0, 1/12



NOTES:

1. Dimensions are in millimeters.

Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
3. Unless otherwise specified, tolerance: Decimal $\pm 0.05$
4. Dimension applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.

The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
$\underline{00053 \mathrm{P} 0231} 5695657.404 .7355 .5$ LT4936 57.904 .0755 .05882900001 00600P0005 00-9050-LRPP 00-9090-RDPP 5951900000 01-1003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3-UA-DC24 00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 020740000060100564 $\underline{01312} \underline{0134220000} \underline{60713816} \underline{\mathrm{M} 15730061} \underline{61161-90} \underline{61278-0020}$ 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218-17149P 6131-220-21149P 6131-260-2358P 6131-265-11149P

