The EL8176 is a precision low power, operational amplifier. The device is optimized for single supply operation between 2.4 V to 5.5 V .

The EL8176 draws minimal supply current while meeting excellent DC-accuracy noise and output drive specifications. Competing devices seriously degrade these parameters to achieve micropower supply current.

The EL8176 can be operated from one lithium cell or two Ni-Cd batteries. The input range includes both positive and negative rail. The output swings to both rails.

## Features

- $55 \mu \mathrm{~A}$ supply current
- $100 \mu \mathrm{~V}$ max offset voltage ( 8 Ld SO)
- $2 n A$ input bias current
- 400 kHz gain-bandwidth product
- Single supply operation down to 2.4 V
- Rail-to-rail input and output
- Output sources 31mA and sinks 26mA load current
- Pb-free (RoHS compliant)


## Applications

- Battery- or solar-powered systems
- 4 mA to 20 mA current loops
- Handheld consumer products
- Medical devices
- Thermocouple amplifiers
- Photodiode pre amps
- pH probe amplifiers


## Pin Configurations

EL8176
(6 LD SOT-23)
TOP VIEW


EL8176
(8 LD SO)
TOP VIEW


Pin Descriptions

| SO PIN <br> NUMBER | SOT-23 PIN <br> NUMBER | PIN <br> NAME | Equivalent <br> Circuit | DESCRIPTION |
| :---: | :---: | :---: | :---: | :--- |
| 1,5 |  | NC |  | No internal connection |
| 2 | 4 | IN- | Circuit 1 | Amplifier's inverting input |
| 3 | 3 | IN+ | Circuit 1 | Amplifier's non-inverting input |
| 4 | 2 | V- | Circuit 4 | Negative power supply |
| 6 | $\mathbf{1}$ | OUT | Circuit 3 | Amplifier's output |
| 7 | 6 | V+ | Circuit 4 | Positive power supply |
| 8 | $\overline{\text { EN }}$ | Circuit 2 | Amplifier's enable pin with internal pull-down; Logic "1" selects the disabled <br> state; Logic "0" selects the enabled state. |  |

IN-


CIRCUIT 1
$\overline{\mathrm{EN}}$

V-

CIRCUIT 2


CIRCUIT 3
$v_{+}$
v.


CIRCUIT 4

## Ordering Information

| PART NUMBER <br> (Notes 2, 3) | PART <br> MARKING | PACKAGE <br> (RoHS Compliant) | PKG. <br> DWG. \# |
| :--- | :---: | :--- | :--- |
| EL8176FSZ | 8176FSZ | 8 Ld SO | M8.15E |
| EL8176FSZ-T7 (Note 1) | 8176FSZ | 8 Ld S0 | M8.15E |
| EL8176FWZ-T7 (Note 1, 4) | BBVA | 6 Ld SOT-23 | P6.064A |
| EL8176FWZ-T7A (Note 1, 4) | BBVA | 6 Ld S0T-23 | P6.064A |

NOTES:

1. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100\% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see product information page for EL8176. For more information on MSL, please see tech brief TB363.
4. The part marking is located on the bottom of the parts.

| Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) and Power-up Ramp Rate | $5.75 \mathrm{~V}, 1 \mathrm{~V} / \mathrm{\mu s}$ |
| Differential Input Voltage | 0.5 V |
| Current into IN+, IN-, and EN | 5mA |
| Input Voltage. | $\mathrm{V}-\mathrm{-}^{0.5 V}$ to V++0.5V |
| ESD Tolerance |  |
| Human Body Model |  |
| Machine Model | 300V |

## Thermal Information

| Thermal Resistance (Typical, Note 5) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ |
| :---: | :---: |
| 6 Ld SOT-23 Package. | 230 |
| 8 Ld SO Package | 125 |
| Ambient Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range. | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Junction Temperature | $+125^{\circ} \mathrm{C}$ |
| Pb-Free Reflow Profile . | . see TB493 |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:
5. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications $\mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}_{-}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=0$ pen, $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified. Boldface limits apply across the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Temperature data established by characterization.

| PARAMETER | DESCRIPTION | TEST CONDITIONS | MIN <br> (Note 6) | TYP | MAX <br> (Note 6) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OS}}$ | Input Offset Voltage | 8 Ld SO | -100 | $\pm 25$ | 100 | $\mu \mathrm{V}$ |
|  |  |  | -220 |  | 220 | $\mu \mathrm{V}$ |
|  |  | 6 Ld SOT-23 | -350 | $\pm 80$ | 350 | $\mu \mathrm{V}$ |
|  |  |  | -350 |  | 350 | $\mu \mathrm{V}$ |
| $\frac{\Delta \mathbf{V}_{\text {OS }}}{\Delta \text { Time }}$ | Long Term Input Offset Voltage Stability |  |  | 2.4 |  | $\mu \mathrm{V} / \mathrm{Mo}$ |
| $\frac{\Delta \mathbf{V}_{\text {OS }}}{\Delta T}$ | Input Offset Drift vs Temperature |  |  | 0.7 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  | -1 | $\pm 0.4$ | 1 | nA |
|  |  |  | -4 |  | 4 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | -2 | $\pm 0.5$ | 2 | nA |
|  |  |  | -5 |  | 5 | nA |
| CMIR | Input Voltage Range | Guaranteed by CMRR test | 0 |  | 5 | V |
| CMRR | Common-mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ to 5 V | 90 | 110 |  | dB |
|  |  |  | 90 |  |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}=2.4 \mathrm{~V}$ to 5.5 V | 90 | 110 |  | dB |
|  |  |  | 90 |  |  | dB |
| AVOL | Large Signal Voltage Gain | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ | 200 | 500 |  | $\mathrm{V} / \mathrm{mV}$ |
|  |  |  | 200 |  |  | $\mathrm{V} / \mathrm{mV}$ |
|  |  | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | 25 |  | $\mathrm{V} / \mathrm{mV}$ |
| $\mathrm{V}_{\text {OUT }}$ | Maximum Output Voltage Swing | VOL; Output low, $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ |  | 3 | 8 | mV |
|  |  |  |  |  | 10 | mV |
|  |  | VOL; Output low, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | 130 | 200 | mV |
|  |  |  |  |  | 300 | mV |
|  |  | VOH; Output high, $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ | 4.994 | 4.997 |  | V |
|  |  |  | 4.992 |  |  | V |
|  |  | VOH; Output high, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | 4.750 | 4.867 |  | V |
|  |  |  | 4.7 |  |  | V |
| $\mathrm{I}_{\mathrm{S}, \mathrm{ON}}$ | Supply Current, Enabled | $\mathrm{V}_{\mathrm{EN}}=5 \mathrm{~V}$ | 35 | 55 | 75 | $\mu \mathrm{A}$ |
|  |  |  | 30 |  | 90 | $\mu \mathrm{A}$ |
| IS, OFF | Supply Current, Disabled | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ |  | 3 | 10 | $\mu \mathrm{A}$ |
|  |  |  |  |  | 10 | $\mu \mathrm{A}$ |

Electrical Specifications $\mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}_{-}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=0$ pen, $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified. Boldface limits apply across the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Temperature data established by characterization. (Continued)

| PARAMETER | DESCRIPTION | TEST CONDITIONS | $\begin{gathered} \text { MIN } \\ \text { (Note 6) } \end{gathered}$ | TYP | $\begin{gathered} \text { MAX } \\ \text { (Note 6) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}^{+}$ | Short Circuit Output Sourcing Current | $\mathrm{R}_{\mathrm{L}}=10 \Omega$ | 18 | 31 |  | mA |
|  |  |  | 18 |  |  | mA |
| $\mathrm{I}_{0}$ | Short Circuit Output Sinking Current | $\mathrm{R}_{\mathrm{L}}=10 \Omega$ | 17 | 26 |  | mA |
|  |  |  | 15 |  |  | mA |
| $\mathrm{v}_{\text {s }}$ | Supply Voltage | Guaranteed by PSRR test | 2.4 |  | 5.5 | v |
|  |  |  | 2.4 |  | 5.5 | v |
| $\mathrm{V}_{\text {INH }}$ | Enable Pin High Level |  | 2 |  |  | v |
| $\mathrm{V}_{\text {INL }}$ | Enable Pin Low Level |  |  |  | 0.8 | v |
| $\mathrm{I}_{\text {enh }}$ | Enable Pin Input Current | $\mathrm{V}_{\mathrm{EN}}=5 \mathrm{~V}$ | 0.25 | 0.7 | 2.0 | $\mu \mathrm{A}$ |
|  |  |  |  |  | 2.5 | $\mu \mathrm{A}$ |
| Ient | Enable Pin Input Current | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ | -0.5 | 0 | +0.5 | $\mu \mathrm{A}$ |
|  |  |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| AC SPECIFICATIONS |  |  |  |  |  |  |
| GBW | Gain Bandwidth Product | $\begin{aligned} & A_{V}=100, R_{f}=100 \mathrm{k} \Omega, R_{L}=10 \mathrm{k} \Omega, \\ & R_{g}=1 \mathrm{k} \Omega \text { to } V_{C M} \end{aligned}$ |  | 400 |  | kHz |
| Unity Gain Bandwidth | -3dB Bandwidth | $\begin{aligned} & A_{V}=1, R_{f}=0 \Omega, R_{L}=100 \mathrm{k} \Omega \text { to } V_{C M}, \\ & V_{\text {OUT }}=10 \mathrm{mV}_{P-P} \end{aligned}$ |  | 1 |  | MHz |
| $\mathrm{e}_{\mathrm{N}}$ | Input Noise Voltage Peak-to-Peak | $f=0.1 \mathrm{~Hz}$ to $10 \mathrm{~Hz}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CM}}$ |  | 1.5 |  | $\mu \mathrm{V}_{\text {P-P }}$ |
|  | Input Noise Voltage Density | $\mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz}$ |  | 28 |  | $\mathrm{nV} / \mathrm{V} \mathrm{Hz}$ |
| $\mathrm{i}_{\mathrm{N}}$ | Input Noise Current Density | $\mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz}$ |  | 0.16 |  | $\mathrm{pA} / \mathrm{V} \mathrm{Hz}$ |
| ISO | Off-State Input to Output Isolation | $\mathrm{V}_{\mathrm{EN}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz}, \mathrm{A}_{\mathrm{V}}=+1, \mathrm{~V}_{\mathrm{IN}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ |  | -73 |  | dB |
| CMRR | Input Common Mode Rejection Ratio | $\mathrm{f}_{\mathrm{O}}=120 \mathrm{~Hz} ; \mathrm{V}_{\mathrm{CM}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ |  | -70 |  | dB |
| PSRR+ | Power Supply Rejection Ratio ( $\mathrm{V}_{+}$) | $\mathrm{f}_{\mathrm{O}}=120 \mathrm{~Hz} ; \mathrm{V}_{+}, \mathrm{V}_{-}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{\text {SOURCE }}=1 \mathrm{~V}_{\text {P-P }}$ |  | -90 |  | dB |
| PSRR- | Power Supply Rejection Ratio ( $\mathrm{V}_{\text {- }}$ ) | $\mathrm{f}_{\mathrm{O}}=120 \mathrm{~Hz} ; \mathrm{V}_{+}, \mathrm{V}_{-}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{\text {SOURCE }}=1 \mathrm{~V}_{\text {P-P }}$ |  | -70 |  | dB |
| TRANSIENT RESPONSE |  |  |  |  |  |  |
| SR | Slew Rate |  | $\pm 0.065$ | $\pm 0.13$ | $\pm 0.3$ | V/ $\mu \mathrm{s}$ |
| $t_{r}, t_{f}$, Large Signal | Rise Time, $10 \%$ to $90 \%$, $\mathrm{V}_{\text {OUT }}$ | $\begin{aligned} & A_{V}=+2, V_{\text {OUT }}=2 V_{P-P,}, R_{g}=R_{f}=R_{L}=10 \mathrm{k} \Omega \text { to } \\ & V_{C M} \end{aligned}$ |  | 18 |  | $\mu \mathrm{s}$ |
|  | Fall Time, $90 \%$ to $10 \%, \mathrm{~V}_{\text {OUT }}$ | $\begin{aligned} & \begin{array}{l} A_{V}=+2, V_{\text {OUT }}=2 V_{P-P}, R_{g}=R_{f}=R_{L}=10 k \Omega \text { to } \\ V_{C M} \end{array} \end{aligned}$ |  | 19 |  | $\mu \mathrm{s}$ |
| $t_{r}, t_{f}$, Small Signal | Rise Time, $10 \%$ to $90 \%$, $\mathrm{V}_{\text {OUT }}$ | $\begin{aligned} & A_{\mathrm{V}}=+2, \mathrm{~V}_{\mathrm{OUT}}=10 \mathrm{~m} \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{R}_{\mathrm{g}}=\mathrm{R}_{\mathrm{f}}=\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } \mathrm{V}_{\mathrm{CM}} \end{aligned}$ |  | 2.4 |  | $\mu \mathrm{s}$ |
|  | Fall Time, $90 \%$ to $10 \%, \mathrm{~V}_{\text {OUT }}$ | $\begin{aligned} & A_{\mathrm{V}}=+2, \mathrm{~V}_{\mathrm{OUT}}=10 \mathrm{~m} \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{R}_{\mathrm{g}}=\mathrm{R}_{\mathrm{f}}=\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } \mathrm{V}_{\mathrm{CM}} \end{aligned}$ |  | 2.4 |  | $\mu \mathrm{s}$ |
| ${ }_{\text {t }}^{\text {EN }}$ | Enable to Output Turn-on Delay Time, 10\% $\overline{\mathrm{EN}}$ to $10 \% \mathrm{~V}_{\text {OUT }}$ | $\begin{aligned} & \mathrm{V}_{\overline{E N}}=5 \mathrm{~V} \text { to } 0 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+2, \\ & \mathrm{R}_{\mathrm{g}}=\mathrm{R}_{\mathrm{f}}=\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } V_{\mathrm{CM}} \end{aligned}$ |  | 4 |  | $\mu \mathrm{s}$ |
|  | Enable to Output Turn-off Delay Time, 10\% EN to $10 \% \mathrm{~V}_{\text {OUT }}$ | $\begin{aligned} & \mathrm{V}_{\overline{E N}}=0 \mathrm{~V} \text { to } 5 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+2, \\ & \mathrm{R}_{\mathrm{g}}=\mathrm{R}_{\mathrm{f}}=\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } \mathrm{V}_{\mathrm{CM}} \end{aligned}$ |  | 0.1 |  | $\mu \mathrm{s}$ |

NOTE:
6. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.

## Typical Performance Curves



FIGURE 1. $A_{\text {VOL }}$ vs FREQUENCY AT $1 \mathrm{k} \Omega$ LOAD


FIGURE 3. GAIN vs FREQUENCY vs FEEDBACK RESISTOR VALUES $\mathbf{R}_{\mathbf{f}} / \mathbf{R}_{\mathbf{g}}$


FIGURE 5. GAIN vs FREQUENCY vs $\mathrm{V}_{\text {OUT }}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}$


FIGURE 2. Avol vs FREQUENCY AT 100k $\Omega$ LOAD


FIGURE 4. GAIN vs FREQUENCY vs $V_{\text {OUt, }} \mathbf{R}_{\mathrm{L}}=\mathbf{1 k}$


FIGURE 6. GAIN vs FREQUENCY vs $V_{\text {OUT }}, \mathbf{R}_{\mathbf{L}}=100 \mathrm{k}$

## Typical Performance Curves (continuad)



FIGURE 7. GAIN vs FREQUENCY vs $R_{L}$


FIGURE 9. GAIN vs FREQUENCY vs SUPPLY VOLTAGE


FIGURE 11. GAIN vs FREQUENCY vs $\mathbf{C}_{L}$


FIGURE 8. FREQUENCY RESPONSE vs CLOSED LOOP GAIN


FIGURE 10. GAIN vs FREQUENCY vs SUPPLY VOLTAGE


FIGURE 12. CMRR vs FREQUENCY; $\mathrm{V}_{\mathbf{+}}, \mathrm{V}_{\mathbf{-}}=\mathbf{\pm 2 . 5 \mathrm { V }}$

## Typical Performance Curves (continuod)



FIGURE 13. PSRR vs FREQUENCY, $\mathrm{V}_{\mathbf{+}}, \mathrm{V}_{\mathbf{-}}= \pm \mathbf{2 . 5 \mathrm { V }}$


FIGURE 15. INPUT VOLTAGE NOISE DENSITY vs FREQUENCY


FIGURE 17. INPUT VOLTAGE NOISE 0.1 Hz TO $\mathbf{1 0 H z}$


FIGURE 14. OFF ISOLATION vs FREQUENCY; $V_{+}, V_{-}= \pm 2.5 \mathrm{~V}$


FIGURE 16. INPUT CURRENT NOISE DENSITY vs FREQUENCY


FIGURE 18. LARGE SIGNAL STEP RESPONSE

## Typical Performance Curves (continuod)



FIGURE 19. SMALL SIGNAL STEP RESPONSE


FIGURE 21. INPUT OFFSET VOLTAGE vs COMMON-MODE INPUT VOLTAGE


FIGURE 23. INPUT OFFSET VOLTAGE vs OUTPUT VOLTAGE


FIGURE 20. ENABLE TO OUTPUT RESPONSE


FIGURE 22. INPUT OFFSET CURRENT vs COMMON-MODE INPUT VOLTAGE


FIGURE 24. SUPPLY CURRENT vs SUPPLY VOLTAGE

## Typical Performance Curves (continuad)



FIGURE 25. SUPPLY CURRENT vs TEMPERATURE $V_{S}=\mathbf{\pm 2 . 5 V}$ ENABLED. $\mathbf{R}_{\mathrm{L}}=\mathbf{I N F}$


FIGURE 27. $\mathrm{I}_{\mathrm{BIAS}}{ }^{(+)}$vs TEMPERATURE $\mathrm{V}_{\mathbf{S}}=\mathbf{\pm 2 . 5 V}$


FIGURE 29. $\mathrm{I}_{\text {BIAS }}(-)$ vs TEMPERATURE $\mathrm{V}_{\mathbf{S}}= \pm \mathbf{2 . 5 \mathrm { V }}$


FIGURE 26. DISABLED SUPPLY CURRENT vs TEMPERATURE $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V} \mathrm{R}_{\mathrm{L}}=\mathrm{INF}$


FIGURE 28. $\mathrm{I}_{\mathrm{BIAS}}{ }^{(+)}$vs TEMPERATURE $\mathrm{V}_{\mathbf{S}}= \pm \mathbf{1 . 2 V}$


FIGURE 30. $\mathrm{I}_{\mathrm{BIAS}}(\boldsymbol{-})$ vs TEMPERATURE $\mathrm{V}_{\mathbf{S}}= \pm \mathbf{1 . 2} \mathbf{V}$

## Typical Performance Curves (continuod)



FIGURE 31. INPUT OFFSET CURRENT vs TEMPERATURE $\mathrm{V}_{\mathrm{S}}=\mathbf{\pm 2 . 5 \mathrm { V }}$


FIGURE 33. INPUT OFFSET VOLTAGE vs TEMPERATURE $\mathrm{V}_{\mathrm{S}}=\mathbf{\pm 2 . 5 \mathrm { V }}$


FIGURE 35. INPUT OFFSET VOLTAGE vs TEMPERATURE $V_{S}= \pm 2.5 \mathrm{~V}$


FIGURE 32. INPUT OFFSET CURRENT vs TEMPERATURE $\mathrm{V}_{\mathrm{S}}= \pm 1.2 \mathrm{~V}$


FIGURE 34. INPUT OFFSET VOLTAGE vs TEMPERATURE $\mathrm{V}_{\mathrm{S}}= \pm \mathbf{1 . 2 \mathrm { V }}$


FIGURE 36. INPUT OFFSET VOLTAGE vs TEMPERATURE $\mathrm{V}_{\mathrm{S}}= \pm 1.2 \mathrm{~V}$

## Typical Performance Curves (continuod)



FIGURE 37. CMRR vs TEMPERATURE VCM = +2.5V TO -2.5V


FIGURE 39. POSITIVE V $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$


FIGURE 41. POSITIVE $V_{\text {OUT }}$ vs TEMPERATURE $R_{L}=100 k$ $V_{S}= \pm 2.5 \mathrm{~V}$


FIGURE 38. PSRR vs TEMPERATURE $V_{S}= \pm 1.2 \mathrm{~V} T 0 \pm 2.5 \mathrm{~V}$


FIGURE 40. NEGATIVE $V_{\text {OUT }}$ vs TEMPERATURE $R_{L}=1 \mathrm{k}$ $V_{S}= \pm 2.5 \mathrm{~V}$


FIGURE 42. NEGATIVE $V_{\text {OUT }}$ vs TEMPERATURE $R_{L}=100 k$ $\mathrm{V}_{\mathrm{S}}= \pm \mathbf{2 . 5 V}$

## Typical Performance Curves (continuad)



FIGURE 43. $\pm$ SLEW RATE vs TEMPERATURE $V_{S}=\mathbf{~} \mathbf{2 . 5 V}$ INPUT $= \pm 0.75 \mathrm{~V}, A_{V}=2$


FIGURE 44. $\pm$ SLEW RATE vs TEMPERATURE $V_{S}= \pm \mathbf{2 . 5 V}$
INPUT $= \pm 0.75 \mathrm{~V}, A_{V}=2$


FIGURE 45. $A_{\text {VOL }}, R_{L}=100 \mathrm{k}, \mathrm{V}_{\mathrm{S}} \pm 2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}= \pm 2 \mathrm{~V}$

## Applications Information

## Introduction

The EL8176 is a rail-to-rail input and output micro-power precision single supply operational amplifier with an enable feature. The device achieves rail-to-rail input and output operation and eliminates the concerns introduced by a conventional rail-to-rail I/O operational amplifier as discussed below.

## Rail-to-Rail Input

The input common-mode voltage range of the EL8176 goes from negative supply to positive supply without introducing offset errors or degrading performance associated with a conventional rail-to-rail input operational amplifier. Many rail-to-rail input stages use two differential input pairs, a long-tail PNP (or PFET) and an NPN (or NFET). Severe penalties have to be paid for this circuit topology. As the input signal moves from one supply rail to another, the operational amplifier switches from one input pair to
the other causing drastic changes in input offset voltage and an undesired change in magnitude and polarity of input offset current.

The EL8176 achieves input rail-to-rail without sacrificing important precision specifications and without degrading distortion performance. The EL8176's input offset voltage exhibits a smooth behavior throughout the entire common-mode input range. The input bias current versus the common-mode voltage range for the EL8176 gives us an undistorted behavior from typically 10 mV above the negative rail all the way up to the positive rail.

## Input Bias Current Compensation

The input bias currents as low as 500pA are achieved while maintaining an excellent bandwidth for a micro-power operational amplifier. Inside the EL8176 is an input bias canceling circuit. The input stage transistors are still biased with an adequate current for speed but the canceling circuit sinks most of the base current, leaving a small fraction as input bias current. The input bias current compensation/cancellation is stable from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and operates from typically 10 mV to the positive supply rail.

## Rail-to-Rail Output

A pair of complementary MOSFET devices achieves rail-to-rail output swing. The NMOS sinks current to swing the output in the negative direction. The PMOS sources current to swing the output in the positive direction. The EL8176 with a $100 \mathrm{k} \Omega$ load will swing to within 3 mV of the supply rails.

## Enable/Disable Feature

The EL8176 offers an $\overline{\mathrm{EN}}$ pin. The active low $\overline{\mathrm{EN}}$ pin disables the device when pulled up to at least 2.0 V . When disabled, the output is in a high impedance state and the part consumes typically $3 \mu \mathrm{~A}$. When disabled, the high impedance output allows multiple parts to be MUXed together. When configured as a MUX, the outputs are tied together in parallel and a channel can be selected by pulling the $\overline{\mathrm{EN}}$ pin to 0.8 V or lower. The $\overline{\mathrm{EN}}$ pin has an internal pull-down. If left open or floating, the $\overline{\mathrm{EN}}$ pin will internally be pulled low, enabling the part by default.

## Proper Layout Maximizes Performance

To achieve the maximum performance of the high input impedance and low offset voltage of the EL8176, care should be taken in the circuit board layout. The PC board surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board will reduce surface moisture and provide a humidity barrier, reducing parasitic resistance on the board. The use of guard rings around the amplifier inputs will further reduce leakage currents. Figure 46 shows how the guard ring should be configured and Figure 47 shows the top view of how a surface mount layout can be arranged. The guard ring does not need to be a specific width, but it should form a continuous loop around both inputs. By setting the guard ring voltage equal to the voltage at the non-inverting input, parasitic capacitance is minimized as well. For further reduction of leakage currents, components can be mounted to the PC board using Teflon standoff insulators.


FIGURE 46.


FIGURE 47.

## Typical Applications



## FIGURE 48. THERMOCOUPLE AMPLIFIER

Thermocouples are the most popular temperature-sensing device because of their low cost, interchangeability and ability to measure a wide range of temperatures. The EL8176 is used to convert the differential thermocouple voltage into single-ended signal with 10x gain. The EL8176's rail-to-rail input characteristic allows the thermocouple to be biased at ground and the converter to run from a single 5 V supply.

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

| DATE | REVISION | CHANGE |
| :---: | :--- | :--- |
| January 6, 2015 | FN7436.9 | - Updated entire datasheet to Intersil new standard. <br> - Removed WLCSP throughout the document. <br> - Ordering information table on page 2: Added MSL note. |
|  |  | - Added revision history and about Intersil verbiage |
| - Updated 8 Ld SO POD from "MDP0027" to "M8.15E". |  |  |

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support
© Copyright Intersil Americas LLC 2004-2015. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Package Outline Drawing

## M8.15E

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 0, 08/09



SIDE VIEW "A

TYPICAL RECOMMENDED LAND PATTERN


DETAIL "A"


NOTES:

1. Dimensions are in millimeters.

Dimensions in ( ) for Reference Only
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal $\pm 0.05$
4. Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per side.
5. The pin \#1 identifier may be either a mold or mark feature.
6. Reference to JEDEC MS-012.

## Package Outline Drawing

## P6.064A

6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE
Rev 0, 2/10


TYPICAL RECOMMENDED LAND PATTERN


NOTES:

1. Dimensions are in millimeters.

Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
3. Dimension is exclusive of mold flash, protrusions or gate burrs.
4. Foot length is measured at reference to guage plane.
5. This dimension is measured at Datum " H ",
6. Package conforms to JEDEC MO-178AA.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Precision Amplifiers category:
Click to view products by Renesas manufacturer:

Other Similar products are found below :
561681F LT6005HGN\#PBF LT6238CGN\#PBF LT6238HGN\#PBF OP05CN8\#PBF OP227GN\#PBF LT6020IDD-1\#PBF LT1124CS8\#TR NCV20166SN2T1G NCS21802MUTBG LT1637MPS8 LT1498IS8 LT1492CS8 TLC27L7CP TLV2473CDR LMP2234AMA/NOPB LMP7707MA/NOPB 5962-8859301M2A LMP2231AMAE/NOPB LMP2234AMTE/NOPB LMC6022IM/NOPB LMC6024IM/NOPB LMC6081IMX/NOPB LMP2011MA/NOPB LMP2231AMFE/NOPB LMP2232BMA/NOPB LMP2234AMAE/NOPB LMP7715MFE/NOPB LMP7717MAE/NOPB LMV2011MA/NOPB TLC2201AMDG4 TLE2024BMDWG4 TLV2474AQDRG4Q1 TLV2472QDRQ1 TLC4502IDR TLC27M2ACP TLC2652Q-8DG4 OPA2107APG4 TL054AIDR TLC272CD AD8539ARMZ LTC6084HDD\#PBF LTC1050CN8\#PBF LT1112ACN8\#PBF LT1996AIDD\#PBF LT1112CN8\#PBF LTC6087CDD\#PBF LT1078S8\#PBF LT1079ACN\#PBF LTC6242HVCDHC\#PBF

