## General Description

The F2912 is a high reliability, low insertion loss, $50 \Omega$ SP2T absorptive RF switch designed for a multitude of wireless and other RF applications. This device covers a broad frequency range from 9 kHz to 9000 MHz . In addition to providing low insertion loss, the F2912 also delivers excellent linearity and isolation performance while providing a $50 \Omega$ termination to the unused RF input port.

The F2912 uses a single positive supply voltage of 3.3 V supporting three states using either 3.3 V or 1.8 V user-selectable control voltage. An added feature includes a Mode CTL pin allowing the user to control the device with either 1-pin or 2-pin control.

## COMPETITIVE ADVANTAGE

The F2912 provides extremely low insertion loss; particularly important for RF receiver front-end use.

```
\ Insertion Loss : 0.4 dB @ 1 GHz
\checkmark ~ I I P 3 : ~ + 6 6 ~ d B m ~
\checkmark RF1 to RF2 Isolation: 74 dB@ 1 GHz
Negative supply voltage not required
\checkmark ~ E x t e n d e d ~ t e m p e r a t u r e ~ - 5 5 ~ \% ~ C ~ t o ~ + 1 2 5 ~ ' ~ C ~ C ~
```


## Applications

- Base Station 2G, 3G, 4G
- Portable Wireless
- Repeaters and E911 systems
- Digital Pre-Distortion
- Point to Point Infrastructure
- Public Safety Infrastructure
- WIMAX Receivers and Transmitters
- Military Systems, JTRS radios
- RFID handheld and portable readers
- Cable Infrastructure
- Wireless LAN
- Test / ATE Equipment


## Features

- Very low insertion loss: $0.4 \mathrm{~dB} @ 1 \mathrm{GHz}$
- High Input IP3: +66 dBm
- RF1 to RF2 Isolation: $74 \mathrm{~dB} @ 1 \mathrm{GHz}$
- 1-pin or 2-pin device control option
- Low DC current; $20 \mu \mathrm{~A}$ using 3.3 V logic
- Single positive supply voltage: 3.3 V
- 3.3 V or 1.8 V user-selectable control logic
- Operating temperature $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- $4 \mathrm{~mm} \times 4 \mathrm{~mm} 20$ pin TQFN package


## Functional Block Diagram



## ORDERING INFORMATION



## Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| VCC to GND | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 | +3.9 | V |
| CTL1, CTL2, LogicCTL | $\mathrm{V}_{\mathrm{CNTL}}$ | -0.3 | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | V |
| RF1, RF2, RF_Com | $\mathrm{V}_{\text {RF }}$ | -0.3 | +0.3 | V |
| Maximum Junction Temperature | $\mathrm{T}_{\text {Jmax }}$ |  | +140 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{ST}}$ | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | $\mathrm{T}_{\text {LEAD }}$ |  | +260 | ${ }^{\circ} \mathrm{C}$ |
| ElectroStatic Discharge -HBM <br> (JEDEC/ESDA JS-001-2012) | $\mathrm{V}_{\text {ESDHBM }}$ |  | Class 2 <br> $(2000)$ | V |
| ElectroStatic Discharge <br> (JEDEC 22-CDM | $\mathrm{V}_{\text {ESDCDM }}$ |  | Class IV <br> $(1500)$ | V |

## RF Power For Case Temperatures up to $+85^{\circ}{ }^{\circ}$ *

RF1, RF2 (RF1 or RF2 is connected to RF_COM, State 3 and 2) +33 dBm
RF1, RF2 (RF1 or RF2 is NOT connected to RF_COM, State 1, 2 and 3) +24 dBm
RF_COM (RF_COM port is NOT connected to RF1 or RF2, State 1) +24 dBm

RF Power For Case Temperatures up to $\mathbf{+ 1 0 5}^{\circ}{ }^{\circ}$ *
RF1, RF2 (RF1 or RF2 is connected to RF_COM, State 3 and 2) +33 dBm
RF1, RF2 (RF1 or RF2 is NOT connected to RF_COM, State 1, 2 and 3) +21 dBm
RF_COM (RF_COM port is NOT connected to RF1 or RF2, State 1) +21 dBm

## RF Power For Case Temperatures up to $\mathbf{+ 1 2 0}^{\circ}{ }^{\circ}$ *

| RF1, RF2 (RF1 or RF2 is connected to RF_COM, State 3 and 2) | +27 dBm |
| :--- | :--- |
| RF1, RF2 (RF1 or RF2 is NOT connected to RF_COM, State 1, 2 and 3) | +18 dBm |
| RF_COM (RF_COM port is NOT connected to RF1 or RF2, State 1) | +18 dBm |

* Note: These Absolute Maximum RF power limits are reduced if the RF frequency is lower than 400 MHz .

Stresses above those listed above may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Thermal and Moisture Characteristics

$\theta_{\mathrm{JA}}$ (Junction - Ambient)
$\theta_{\mathrm{Jc}}$ (Junction - Case) The Case is defined as the exposed paddle
Moisture Sensitivity Rating (Per J-STD-020)
$60.0^{\circ} \mathrm{C} / \mathrm{W}$
$3.9^{\circ} \mathrm{C} / \mathrm{W}$
MSL 1

## F2912 Recommended Operating Conditions

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\text {cc }}$ | Using 3.3 V logic (Pin 18 low) | 2.7 |  | 3.6 | V |
|  |  | Using 1.8 V logic (Pin 18 high) | 3.15 |  | 3.45 |  |
| Operating Temperature Range | $\mathrm{T}_{\text {CASE }}$ | Case Temperature | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| RF Frequency Range | $\mathrm{F}_{\text {RF }}$ |  | 0.009 |  | 9000 | MHz |
| RF1 Port Impedance | $\mathrm{Z}_{\text {R } 1}$ |  |  | 50 |  | $\Omega$ |
| RF2 Port Impedance | $\mathrm{Z}_{\text {RF2 }}$ |  |  | 50 |  |  |
| RF_COM Port Impedance | $\mathrm{Z}_{\text {RF_COM }}$ |  |  | 50 |  |  |

## F2912 SPECIFICATION

Typical Application Circuit, $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$, $\mathrm{F}_{\mathrm{RF}}=1 \mathrm{GHz}, 2 \mathrm{GHz}$, and or 4 GHz as noted below. Input power $=0 \mathrm{dBm}$ or +13 dBm /tone unless otherwise stated. PCB board trace and connector losses are de-embedded unless otherwise noted.

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Input High Threshold | $\mathrm{V}_{\mathrm{IH}}$ | For all control pins Pin 18 low for 3.3 V logic | $\begin{gathered} 0.7 x \\ V_{c c} \\ \hline \end{gathered}$ |  | 3.6 | V |
|  |  | For all control pins Pin 18 high for 1.8 V logic | $1.1{ }^{1}$ |  | 2 |  |
| Logic Input Low Threshold | $\mathrm{V}_{\text {IL }}$ | For all control pins <br> Pin 18 low for 3.3 V logic |  |  | $\begin{gathered} 0.3 x \\ V_{c c} \end{gathered}$ | V |
|  |  | For all control pins Pin 18 high for 1.8 V logic |  |  | 0.63 | V |
| Logic Current | $\mathrm{I}_{\mathrm{IH},} \mathrm{I}_{\mathrm{IL}}$ | For all control pins |  | 180 | 500 | nA |
| DC Current | $\mathrm{I}_{\mathrm{CC}}$ | Pin 18 low for 3.3 V logic |  | 20 | 25 | $\mu \mathrm{A}$ |
|  |  | Pin 18 high for 1.8 V logic |  | 126 | 153 |  |
| Insertion Loss <br> RF1/RF2 to RF_COM <br> (State 2 or 3 ) | IL | $\mathrm{RF}=1.0 \mathrm{GHz}$ |  | 0.4 | 0.6 | dB |
|  |  | $\mathrm{RF}=2.0 \mathrm{GHz}$ |  | 0.5 | 0.7 |  |
|  |  | RF $=4.0 \mathrm{GHz}$ |  | 0.6 | 0.8 |  |
|  |  | $\mathrm{RF}=6.0 \mathrm{GHz}$ |  | 0.61 | $0.9{ }^{2}$ |  |
|  |  | RF $=8.1 \mathrm{GHz}$ |  | 0.81 | 1.0 |  |
|  |  | $\mathrm{RF}=9.0 \mathrm{GHz}$ |  | 1.00 | 1.4 |  |
| Isolation <br> RF1 / RF2 to RF_COM <br> (State 2 or 3) | $\mathrm{ISO}_{1}$ | $\mathrm{RF}=1.0 \mathrm{GHz}$ | 58 | 61.5 |  | dB |
|  |  | $\mathrm{RF}=2.0 \mathrm{GHz}$ | 52 | 57 |  |  |
|  |  | $\mathrm{RF}=4.0 \mathrm{GHz}$ | 50 | 52 |  |  |
|  |  | $\mathrm{RF}=6.0 \mathrm{GHz}$ | 45 | 53 |  |  |
|  |  | $\mathrm{RF}=8.1 \mathrm{GHz}$ | 30 | 33 |  |  |
|  |  | $\mathrm{RF}=9.0 \mathrm{GHz}$ | 26 | 29 |  |  |
| Isolation RF1 to RF2 (State 2 or 3) | $\mathrm{ISO}_{2}$ | $\mathrm{RF}=1.0 \mathrm{GHz}$ | 71 | 74 |  | dB |
|  |  | $\mathrm{RF}=2.0 \mathrm{GHz}$ | 60 | 62 |  |  |
|  |  | $\mathrm{RF}=4.0 \mathrm{GHz}$ | 46 | 47 |  |  |
|  |  | $\mathrm{RF}=6.0 \mathrm{GHz}$ | 36 | 38 |  |  |
|  |  | $\mathrm{RF}=8.1 \mathrm{GHz}$ | 27 | 31 |  |  |
|  |  | $\mathrm{RF}=9.0 \mathrm{GHz}$ | 23 | 27 |  |  |
| Return Loss RF_COM (State 1) | RL ${ }_{1}$ | $\mathrm{RF}=1.0 \mathrm{GHz}$ |  | 27 |  | dB |
|  |  | $\mathrm{RF}=2.0 \mathrm{GHz}$ |  | 24 |  |  |
|  |  | $\mathrm{RF}=4.0 \mathrm{GHz}$ |  | 20 |  |  |
|  |  | $\mathrm{RF}=6.0 \mathrm{GHz}$ |  | 12 |  |  |
|  |  | $\mathrm{RF}=8.1 \mathrm{GHz}$ |  | 11 |  |  |
|  |  | $\mathrm{RF}=9.0 \mathrm{GHz}$ |  | 9 |  |  |

Note 1: Items in min/max columns in bold italics are Guaranteed by Test.
Note 2: Items in min/max columns that are not bold/italics are Guaranteed by Design Characterization.
Note 3: The input 1 dB compression point is a linearity figure of merit. Refer to Absolute Maximum Ratings section for the maximum RF input power.
Note 4: $\quad$ Spurious due to on-chip negative voltage generator. Typical generator fundamental frequency is 2.2 MHz .

## Renesas

## F2912 SPECIFICATION (CONT.)

Typical Application Circuit, $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$, $\mathrm{F}_{\mathrm{RF}}=1 \mathrm{GHz}, 2 \mathrm{GHz}$, and or 4 GHz as noted below. Input power $=0 \mathrm{dBm}$ or $+13 \mathrm{dBm} /$ tone unless otherwise stated. PCB board trace and connector losses are de-embedded unless otherwise noted.

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Return Loss RF_COM <br> (State 2 or 3) | RL2 | $\mathrm{RF}=1.0 \mathrm{GHz}$ |  | 25 |  | dB |
|  |  | $\mathrm{RF}=2.0 \mathrm{GHz}$ |  | 23 |  |  |
|  |  | $\mathrm{RF}=4.0 \mathrm{GHz}$ |  | 26 |  |  |
|  |  | $\mathrm{RF}=6.0 \mathrm{GHz}$ |  | 18 |  |  |
|  |  | $\mathrm{RF}=8.1 \mathrm{GHz}$ |  | 20 |  |  |
|  |  | RF $=9.0 \mathrm{GHz}$ |  | 15 |  |  |
| Return Loss <br> RF1, RF2 <br> (State 1) | RL ${ }_{3}$ | $\mathrm{RF}=1.0 \mathrm{GHz}$ |  | 27 |  | dB |
|  |  | $\mathrm{RF}=2.0 \mathrm{GHz}$ |  | 27 |  |  |
|  |  | $\mathrm{RF}=4.0 \mathrm{GHz}$ |  | 20 |  |  |
|  |  | RF $=6.0 \mathrm{GHz}$ |  | 18 |  |  |
|  |  | RF $=8.1 \mathrm{GHz}$ |  | 14 |  |  |
|  |  | $\mathrm{RF}=9.0 \mathrm{GHz}$ |  | 10 |  |  |
| Return Loss RF1, RF2 <br> (State 2 or 3) | $\mathrm{RL}_{4}$ | $\mathrm{RF}=1.0 \mathrm{GHz}$ |  | 26 |  | dB |
|  |  | $\mathrm{RF}=2.0 \mathrm{GHz}$ |  | 25 |  |  |
|  |  | RF $=4.0 \mathrm{GHz}$ |  | 21 |  |  |
|  |  | $\mathrm{RF}=6.0 \mathrm{GHz}$ |  | 17 |  |  |
|  |  | $\mathrm{RF}=8.1 \mathrm{GHz}$ |  | 14 |  |  |
|  |  | $\mathrm{RF}=9.0 \mathrm{GHz}$ |  | 10 |  |  |
| Input IP2 <br> RF1 / RF2 <br> (State 2 or 3) | IIP2 | $\mathrm{RF}=1.0 \mathrm{GHz}$ |  | 102 |  | dBm |
|  |  | $\mathrm{RF}=2.0 \mathrm{GHz}$ |  | 110 |  |  |
|  |  | $\mathrm{RF}=3.0 \mathrm{GHz}$ |  | 110 |  |  |
| Input IP3 RF1 / RF2 (State 2 or 3) | IIP3 | $\mathrm{RF}=1.0 \mathrm{GHz}$ |  | 66 |  | dBm |
|  |  | $\mathrm{RF}=2.0 \mathrm{GHz}$ |  | 64 |  |  |
|  |  | $\mathrm{RF}=3.0 \mathrm{GHz}$ |  | 64 |  |  |
| Input 1dB compression RF1 / RF2 $(\text { State } 2 \text { or } 3)^{3}$ | IP1dB | $\mathrm{F}_{\mathrm{RF}}=2.0 \mathrm{GHz}$ | 29 | 30 |  | dBm |
| Switching Time | $\mathrm{T}_{\text {sw }}$ | $\mathrm{RF}=1.0 \mathrm{GHz}$ <br> 50\% control to $90 \%$ RF |  | 1.1 |  | $\mu \mathrm{s}$ |
|  |  | $\begin{aligned} & \mathrm{RF}=1 \mathrm{GHz} \\ & 50 \% \text { control to } 10 \% \mathrm{RF} \end{aligned}$ |  | 0.5 |  |  |
| Maximum Switching Frequency | SW ${ }_{\text {FREQ }}$ |  |  | 25 |  | kHz |
| Maximum video feed-through RF_COM port | VIDFT | 5 MHz to 1 GHz Measured with 2.5 ns risetime, 0 to 3.3 V control pulse |  | 5 |  | $m V_{p p}$ |
| Maximum spurious level on any RF port ${ }^{4}$ | $\mathrm{Spur}_{\text {max }}$ | RF ports terminated into $50 \Omega$ |  | -145 |  | dBm |

[^0]
## Control Modes

The F2912 switch states are designed to be controlled by using either a 2 pin logic control (see Table 1) or a 1 pin logic control (see Table 2). Table 3 describes the settings to enable one or two pin control. The F2912 also has the ability to be controlled by 3 V or 1.8 V control logic based on the setting of Pin 18 (See Table 4). See Pin Compatibility in the Applications Information section for more details.

Table 1 - Switch Control Truth Table for 2 pin logic control (ModeCTL = GND)

| State | Control pin input <br> CTL1 <br> (Pin 17) |  | CTL2 <br> (Pin 16) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | RF2 to RF Com |  |  |  |
|  | Low | Low | OFF | OFF |
| 2 | Low | High | OFF | ON |
| 3 | High | Low | ON | OFF |
| 4 | High | High | N/A | N/A |

Table 2 - Switch Control Truth Table for 1 pin logic control (ModeCTL = VCC)

|  | Control Pin Input |  | RF1, RF2 Input / Output |  |
| :---: | :---: | :---: | :---: | :---: |
| State | $\begin{gathered} \text { CTL1 } \\ (\text { Pin 17) } \\ \hline \end{gathered}$ | $\begin{array}{\|c} \text { CTL2 } \\ (\text { Pin 16) } \end{array}$ | RF1 to RF Com | RF2 to RF Com |
| 2 | Don't Care | High | OFF | ON |
| 3 | Don't Care | Low | ON | OFF |

Table 3 - Mode Control Truth Table to set for 1 or 2 pin logic control

| ModeCTL (Pin 19) | Pin Control Mode |
| :---: | :---: |
| GND | 2-pin control: CTL1 and CTL2 |
| $\mathrm{V}_{\mathrm{CC}}$ | 1-pin control: CTL2 |

Notes:

1. When RF1 and RF2 ports are both open (State 1), all 3 RF ports are terminated to an internal $50 \Omega$ termination resistor.
2. When RF1 or RF2 port is open (State 2 or State 3 OFF condition), the open port is connected to an internal $50 \Omega$ termination resistor.
3. When RF1 or RF2 port is closed (State 2 or State 3 ON condition), the closed port is connected to the RF Com port.

Table 4 - Logic Control (pin 18) Truth Table

| LogicCTL (Pin 18) | Logic Voltage |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | 1.8 V |
| GND | 3.3 V |

## Renesns

## TYpical Operating Conditions (TOC)

Unless otherwise noted for the TOC graphs on the following pages, the following conditions apply.

1. EVKit connector and trace losses de-embedded
2. $\mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V}$
3. $\mathrm{T}_{\mathrm{AMB}}=25{ }^{\circ} \mathrm{C}$
4. Small signal parameters measured with $P_{\text {IN }}=0 \mathrm{dBm}$.
5. Two tone tests $P_{\text {IN }}=+13 \mathrm{dBm} /$ tone with 50 MHz tone spacing for $\mathrm{F}_{\mathrm{RF}}>500 \mathrm{MHz}$.
6. $Z_{S}=Z_{L}=50 \Omega$

## Typical Operating Conditions (- 1 -)

Insertion Loss vs. Temperature


## Insertion Loss vs. Voltage



Isolation vs. Temperature [RFC $\rightarrow$ RF1 / RF2]


## Insertion Loss vs. Temperature



Insertion Loss vs. Voltage


Isolation vs. Temperature [RFC $\rightarrow$ RF1 / RF2]


## Typical Operating Conditions (-2-)

Isolation vs. Voltage [RFC $\rightarrow$ RF1 / RF2]


Isolation vs. Temperature [RF1 $\rightarrow$ RF2]


Isolation vs. Voltage [RF1 $\boldsymbol{\rightarrow}$ RF2]


Isolation vs. Voltage [RFC $\rightarrow$ RF1 / RF2]


Isolation vs. Temperature [RF1 $\boldsymbol{\rightarrow}$ RF2]


Isolation vs. Voltage [RF1 $\rightarrow$ RF2]


## Typical Operating Conditions (- 3 -)

## RF1 Return Loss vs. Temperature



RF1 Return Loss vs. Voltage


RF2 Return Loss vs. Temperature


RF1 Return Loss vs. Temperature


RF1 Return Loss vs. Voltage


RF2 Return Loss vs. Temperature


## Typical Operating Conditions (-4-)

## RF2 Return Loss vs. Voltage



RFC Return Loss vs. Temperature


## RFC Return Loss vs. Voltage



RF2 Return Loss vs. Voltage


RFC Return Loss vs. Temperature


RFC Return Loss vs. Voltage


## Typical Operating Conditions (-5-)

## Input Power Compression vs. Temperature



## Input Power Compression vs. Voltage



## Input IP3



Input Power Compression vs. Temperature


Input Power Compression vs. Voltage


## Input IP3



## Typical Operating Conditions (-6-)

## Input IP3 [ 2 GHz]



## Input IP3 [ 4 GHz]




Input IP3 [ 3 GHz]


Input IP3 [ 6 GHz]


Switching Time $\left[\mathrm{T}_{\mathrm{AMB}}=-40 \mathrm{C}, 3.3 \mathrm{~V}\right.$ ]


## TYpical Operating Conditions Histograms [ $\mathrm{N}=4800, \mathrm{~T}_{\text {case }}=25 \mathrm{C}$ ] (-4-)





Isolation [RF = $\mathbf{2} \mathbf{~ G H z ] ~}$



## Renesns

## Package Drawing

(4 mm x 4 mm 20-pin TQFN), NCG20

2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08 mm .
3. WARPAGE SHALL NDT EXGEED 0.10 mm .
4. REFER JEDEC MO-220.

## Land Pattern Dimension



RECOMMENDED LAND PATTERN DIMENSION

## NOTES:

1. ALL DIMENSION ARE $\operatorname{IN} \mathrm{mm}$. ANGLES IN DEGREES.
2. TOP DOWN VIEW. AS VIEWED ON PCB.
3. COMPONENT OUTLINE SHOW FOR REFERENCE IN GREEN.
4. LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
5. LAND PATERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATIERN.

## Pin Diagram



## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| $\begin{gathered} 1,2,4,5,6 \\ 7,9,10,11 \\ 12,14,15 \end{gathered}$ | GND | Ground these pins as close to the device as possible. |
| 3 | RF1 | RF1 Port. Matched to $50 \Omega$. If this pin is not 0 VDC , then an external coupling capacitor must be used. |
| 8 | RF_COM | RF Common Port. Matched to $50 \Omega$. If this pin is not $0 \mathrm{~V} \mathrm{DC}$, then an external coupling capacitor must be used. |
| 13 | RF2 | RF2 Port. Matched to $50 \Omega$. If this pin is not $0 \mathrm{~V} \mathrm{DC}$, external coupling capacitor must be used. |
| 16 | CTL2 | Control 2 - See Table 1 and Table 2 Switch Control Truth Tables for proper logic setting. |
| 17 | CTL1 | Control 1 - See Table 1 and Table 2 Switch Control Truth Tables for proper logic setting. |
| 18 | LogicCTL | Logic Control - See Table 4 Logic Control Truth Table. Apply $\mathrm{V}_{\mathrm{cc}}$ to select 1.8 V logic control or GND for 3.3 V logic control. |
| 19 | ModeCTL | Mode Control - See Table 3 Mode Control Truth Table. Apply $\mathrm{V}_{\mathrm{CC}}$ to select 1-pin control or GND for 2-pin control. |
| 20 | $\mathrm{V}_{\mathrm{cc}}$ | Power Supply. Bypass to GND with capacitors shown in the Typical Application Circuit as close as possible to pin. |
| 21 | - EP | Exposed Pad. Internally connected to GND. Solder this exposed pad to a PCB pad that uses multiple ground vias to provide heat transfer out of the device into the PCB ground planes. These multiple via grounds are also required to achieve the specified RF performance. |

## Renesns

## EvKit Picture (Top)



## EvKit Picture (Вотtom)



## ReNESAS

## EVkit / Applications Circuit



## EVKit BOM

| Part Reference | QTY | DESCRIPTION | Mfr. Part \# | Mfr. |
| :---: | :---: | :---: | :---: | :---: |
| C1 | 1 | $1000 \mathrm{pF} \pm 5 \%, 50 \mathrm{~V}, \mathrm{COG}$ Ceramic Capacitor (0603) | GRM1885C1H102J | Murata |
| C2 | 1 | $0.1 \mu \mathrm{~F} \pm 10 \%, 16 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}$ Ceramic Capacitor (0402) | GRM155R71C104K | Murata |
| C3 - C6 | 4 | $100 \mathrm{pF} \pm 5 \%, 50 \mathrm{~V}, \mathrm{C0G}$ Ceramic Capacitor (0402) | GRM1555C1H101J | Murata |
| R1 - R4 | 4 | 100 ohm $\pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF1000X | Panasonic |
| R5 | 1 | 15 kohm $\pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF1502X | Panasonic |
| R6 | 1 | 18 kohm $\pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF1802X | Panasonic |
| R7 - R10 | 4 | 100 kohm $\pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF1003X | Panasonic |
| J1 - J5 | 5 | SMA Edge Launch (0.375 inch pitch ground tabs) | $142-0701-851$ | Emerson Johnson |
| J7 | 1 | CONN HEADER VERT 7x2 POS GOLD | N2514-6002-RB | 3M |
| U1 | 1 | SP2T Switch 4 mm x 4 mm QFN20-EP | F2912NCGI | IDT |
|  | 1 | Printed Circuit Board | F2912 EVKIT REV 4.1 | IDT |

## TOP MARKINGS



## APPLICATIONS INFORMATION

## Default Start-up

Control pins include no internal pull-down resistors to logic LOW or pull-up resistors to logic HIGH. Upon start-up, all control pins should be set to logic LOW ( 0 ) thereby enabling 2 pin switch control, opening both RF1 and RF2 paths, and setting logic control voltage to 3.3 V (see above tables for LOW logic states).

## Power Supplies

A common VCC power supply should be used for all pins requiring DC power. All supply pins should be bypassed with external capacitors to minimize noise and fast transients. Supply noise can degrade noise figure and fast transients can trigger ESD clamps and cause them to fail. Supply voltage change or transients should have a slew rate smaller than $1 \mathrm{~V} / 20 \mathrm{uS}$. In addition, all control pins should remain at $0 \mathrm{~V}(+/-0.3 \mathrm{~V})$ while the supply voltage ramps or while it returns to zero.

## Control Pin Interface

If control signal integrity is a concern and clean signals cannot be guaranteed due to overshoot, undershoot, ringing, etc., the following circuit at the input of each control pin is recommended. This applies to control pins $16,17,18$, and 19 as shown below.


## Pin Compatibility

The F2912 switch is compatible with other supplier parts which only support two wire control and 3 volt logic. Other suppliers' parts with limited functionality have pins 18 and 19 grounded. Grounding pins 18 and 19 on the F2912 will make it fully compatible with the other products.

Per Table 3 when pin 19 is grounded, the F2912 is set for 2-wire control.
Per Table 4 when pin 18 is grounded, the F2912 is set for 3.3 volt control logic. JEDEC 3.3 volt logic (JESD8C.01) allows logic high to be as low as 2.7 volts which the F2912 supports.

Contact your IDT representative for more information about compatibility with other suppliers' products.

## EVkit Operation

The F2912 EVkit has a number of control features available. Please refer to the EVkit Application Circuit and EVkit Picture for connections to this part. All bias and logic controls are done using $\mathrm{J7}$ as an interface.
See Table 5 for the function of each pin on J7.

Table 5: EVkit 37 Interface Table

| J7 PIN | PIN NAME | CONNECTIONS |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{cc}}$ | Pin to supply VCC from an external power supply. |
| 2 | GND | Pin to supply GND from an external power supply. |
| 3 | ModeCTL | Leave this pin open to select 1-pin control. A pull up resistor on the EVkit provides a logic high. If 2-pin control is desired, ground this pin by using a two pin shunt between this pin and pin 4 (GND). See Tables 1, 2, and 3 for 1-pin and 2-pin control logic. |
| 4 | GND | Pin available to shunt to pin 3 to provide a logic low. |
| 5 | LogicCTL | If using 1.8 V logic for CTL1 and CTL2, leave this pin open. A pullup resistor on the kit provides a logic high. If 3.3 V logic is used then ground this pin by using a two pin shunt between this pin and pin 6 (GND). |
| 6 | GND | Pin available to shunt to pin 5 to provide a logic low. |
| 7 | CTL1 | Used to control the switch state when using the 2-pin control method. Leave this pin open to allow the EVkit pullup resistor to provide a logic high. Connect to pin 8 (GND) with a two pin shunt if a logic low is desired. Actual logic levels applied to this pin depend on the setting of LogicCTL pin. This device can be damage if the incorrect logic level is applied to this pin. |
| 8 | GND | Pin available to shunt to pin 7 to provide a logic low. |
| 9 | CTL2 | Used to control the switch state when using the 1-pin or 2-pin control method. Leave this pin open to allow the EVkit pullup resistor to provide a logic high. Connect to pin 10 (GND) with a two pin shunt if a logic low is desired. Actual logic levels applied to this pin depend on the setting of LogicCTL pin. This device can be damage if the incorrect logic level is applied to this pin. |
| 10 | GND | Pin available to shunt to pin 9 to provide a logic low. |
| 11 | 1.8VSEL | If using 3.3 V CTL1 and CTL2 logic, connect this pin to pin 12 (VCC) using a two pin shunt. If using 1.8 V logic then leave this pin open.* |
| 12 | $\mathrm{V}_{\text {cc }}$ | Internally connected on PCB to VCC on pin 1. |
| 13 | 1.8VSEL | If using 1.8 V CTL1 and CTL2 logic, connect this pin to pin 14 (1.8VSEL2) using a two pin shunt. If using 3.3 V logic then leave this pin open.* |
| 14 | 1.8VSEL2 | If using 1.8 V CTL1 and CTL2 logic, connect this pin to pin 13 (1.8VSEL) using a two pin shunt. If using 3.3 V logic then leave this pin open.* |

[^1]
## Renesns

## Revision History Sheet

| Rev | Date | Page | Description of Change |
| :---: | :---: | :---: | :--- |
| 0 | $2014-A u g-19$ |  | Initial Release |
| 1 | $2014-$ Oct-21 | $17,18,20$ | Update EVKIT Photo and BOM |
| 2 | $2015-$ Sept-4 | $2,6,12$, <br> 18 | Updated to new datasheet format throughout document. Added <br> recommended PCB land pattern information. Added pin compatible <br> information. |
| 3 | 2016 -Apr-01 |  | Added data for low frequency operation (9 kHz). <br> Added data for higher frequency operation (9 GHz). |

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RF Development Tools category:
Click to view products by Renesas manufacturer:

Other Similar products are found below :
MAAM-011117 MAAP-015036-DIEEV2 EV1HMC1113LP5 EV1HMC6146BLC5A EV1HMC637ALP5 EVAL-ADG919EBZ ADL5363EVALZ LMV228SDEVAL SKYA21001-EVB SMP1331-085-EVB EV1HMC618ALP3 EVAL01-HMC1041LC4 MAAL-011111-000SMB MAAM-009633-001SMB 107712-HMC369LP3 107780-HMC322ALP4 SP000416870 EV1HMC470ALP3 EV1HMC520ALC4 EV1HMC244AG16 MAX2614EVKIT\# 124694-HMC742ALP5 SC20ASATEA-8GB-STD MAX2837EVKIT+ MAX2612EVKIT\# MAX2692EVKIT\# SKY12343-364LF-EVB 108703-HMC452QS16G EV1HMC863ALC4 EV1HMC427ALP3E 119197-HMC658LP2 EV1HMC647ALP6 ADL5725-EVALZ 106815-HMC441LM1 EV1HMC1018ALP4 UXN14M9PE MAX2016EVKIT EV1HMC939ALP4 MAX2410EVKIT MAX2204EVKIT+ EV1HMC8073LP3D SIMSA868-DKL SIMSA868C-DKL SKY65806-636EK1 SKY68020-11EK1 SKY67159-396EK1 SKY66181-11-EK1 SKY65804-696EK1 SKY13396-397LF-EVB SKY13380-350LF-EVB


[^0]:    Note 1: Items in min/max columns in bold italics are Guaranteed by Test.
    Note 2: Items in min/max columns that are not bold/italics are Guaranteed by Design Characterization.
    Note 3: The input 1 dB compression point is a linearity figure of merit. Refer to Absolute Maximum Ratings section for the maximum RF input power.
    Note 4: $\quad$ Spurious due to on-chip negative voltage generator. Typical generator fundamental frequency is 2.2 MHz .

[^1]:    * Never configure the kit to have two pin shunts for both Pin 11 to Pin 12 and Pin 13 to Pin 14.

