# RENESAS High Isolation SP2T RF Switch 50 MHz to 6000 MHz 

## Description

The F2913 is a high isolation, low insertion loss, 50』 SP2T absorptive RF switch designed for a multitude of wireless and RF applications. This device covers a broad frequency range of 50 MHz to 6000 MHz . In addition to providing low insertion loss, the F2913 also delivers high linearity and high isolation performance while providing a $50 \Omega$ termination at all RF ports.
The F2913 uses a single positive supply voltage of +2.7 V to +5.5 V and supports three states using either +1.8 V or +3.3 V control logic.

## Competitive Advantage

- Low insertion loss
- High isolation
- Excellent linearity
- Fast switching time
- High termination power handling
- Extended temperature range


## Typical Applications

- Base Station 2G, 3G, 4G, 5G
- Portable Wireless
- Repeaters and E911 Systems
- Digital Pre-Distortion
- Point-to-Point Infrastructure
- Public Safety Infrastructure
- WIMAX Receivers and Transmitters
- Military Systems, JTRS Radios
- RFID Handheld and Portable Readers
- Test / ATE Equipment


## Features

- Low insertion loss: 0.79 dB at 2 GHz
- High isolation:
- 71 dB at 1 GHz
- 65 dB at 2 GHz
- 58 dB at 4 GHz
- High IIP3: +65 dBm at 2.6 GHz
- Supply voltage: +2.7 V to +5.5 V
- 1.8 V and 3.3 V compatible control logic
- Operating temperature: $-40^{\circ} \mathrm{C}$ to $+110^{\circ} \mathrm{C}$
- $4 \times 4 \mathrm{~mm} 20$-VFQFPN package


## Block Diagram

Figure 1. Block Diagram


## Pin Assignments

Figure 2. Pin Assignments for $4 \mathrm{~mm} \times 4 \mathrm{~mm} \times 0.95 \mathrm{~mm}$ 20-QFN - Top View


## Pin Descriptions

Table 1. Pin Descriptions

| Pin | Name |  |
| :---: | :---: | :--- |
| $1,15,18$ | GND | This pin is internally connected to the exposed paddle. Connect this pin to ground as close as possible to <br> the pin. |
| $2,4,5,6,7$, <br> $9,10,11,12$, <br> 14,19 | GND | Connect this pin directly to ground as close as possible to the pin with thru vias. |
| 3 | RF1 | RF1 Port. If this pin is not 0V DC, then an external coupling capacitor must be used. |
| 8 | RFC | RF Common Port. If this pin is not 0V DC, then an external coupling capacitor must be used. |
| 13 | RF2 | RF2 Port. If this pin is not 0V DC, then an external coupling capacitor must be used. |
| 16 | C2 | Logic control pin. See Table 7 for proper logic setting. |
| 17 | C1 | Logic control pin. See Table 7 for proper logic setting. |
| 20 | VDD | Power supply. Bypass to GND with capacitors shown in the Figure 30 as close as possible to the pin. |
|  | EP | Exposed Pad. This is internally connected to GND. Solder this exposed pad to a PCB pad that uses <br> multiple ground vias to provide heat transfer out of the device into the PCB ground planes. These multiple <br> ground vias are also required to achieve the specified RF performance. |

## Renesas

## Absolute Maximum Ratings

Stresses beyond those listed below may cause permanent damage to the device. Functional operation of the device at these or any other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute Maximum Ratings

| Parameter |  | Symbol | Minimum | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ to GND |  | $V_{\text {DD }}$ | -0.5 | +6.0 | V |
| C1, C2 to GND |  | V LOGIC | -0.3 | Lower of $\left(V_{D D}+0.3,3.9\right)$ | V |
| RF1, RF2, RFC to GND |  | $V_{\text {RF }}$ | -0.3 | 0.3 | V |
| Maximum Input CW Power,$\begin{aligned} & Z_{S}=Z_{L}=50 \Omega, T_{E P}=25^{\circ} \mathrm{C}, \\ & V_{D D}=5.5 \mathrm{~V} \text { (any port) }{ }^{\text {[a] }]} \end{aligned}$ | Insertion loss states | $\mathrm{P}_{\text {ABSCW }}$ |  | 33 | dBm |
|  | Terminated states | PABSCW_TERM |  | 27 |  |
| Maximum Input Peak Power,$\begin{aligned} & Z_{S}=Z_{L}=50 \Omega, T_{E P}=25^{\circ} \mathrm{C}, \\ & V_{D D}=5.5 \mathrm{~V} \text { (any port) }[\mathrm{a}, \mathrm{~b}] \end{aligned}$ | Insertion loss states | $\mathrm{P}_{\text {ABSPK }}$ |  | 36 | dBm |
|  | Terminated states | PABSPK_TERM |  | 30 |  |
| Junction Temperature |  | TJMAX |  | 140 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  | $\mathrm{T}_{\text {ST }}$ | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) |  | TLEAD |  | 260 | ${ }^{\circ} \mathrm{C}$ |
| Electrostatic Discharge - HBM (JEDEC/ESDA JS-001-2012) |  | $V_{\text {ESdhbm }}$ |  | $\begin{gathered} 2500 \\ (\text { Class 2) } \end{gathered}$ | V |
| Electrostatic Discharge - CDM (JEDEC 22-C101F) |  | $V_{\text {ESDCDM }}$ |  | $\begin{gathered} 1000 \\ \text { (Class C2) } \end{gathered}$ | V |

a. $T_{E P}=$ Temperature of the exposed paddle.
b. $5 \%$ duty cycle of a 4.6 ms period.

## Recommended Operating Conditions

Table 3. Recommended Operating Conditions

| Parameter | Symbol | Condition | Minimum | Typical | Maximum | Units |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | 2.7 | 3.3 | 5.5 | V |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{EP}}$ | Exposed Paddle | -40 |  | +110 | ${ }^{\circ} \mathrm{C}$ |
| RF Frequency Range | $\mathrm{f}_{\mathrm{RF}}$ |  | 50 |  | 6000 | MHz |
| Maximum Operating Input Power | $\mathrm{P}_{\text {MAX }}$ | $\mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega$ |  |  | See Figure 3 | dBm |
| Port Impedance (RFC, RF1, RF2) | $\mathrm{Z}_{\mathrm{RF}}$ |  |  | 50 |  | $\Omega$ |

Figure 3. Maximum RF Input Operating Power vs. RF Frequency $\left(Z_{s}=Z_{L}=50 \Omega\right)$


## Renesas

## Electrical Characteristics

## Table 4. Electrical Characteristics

See the F2913 Typical Application Circuit. Specifications apply when operated with $V_{D D}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{EP}}=+25^{\circ} \mathrm{C}, \mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega$, RF signals applied at RF1 or RF2 and measured at RFC, and Evaluation Board trace and connector losses are de-embedded, unless otherwise noted.

| Parameter | Symbol | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Input High | $\mathrm{V}_{\mathrm{IH}}$ | C1, C2 pins | $1.17{ }^{[b]}$ |  | Lower of $\left(V_{D D}, 3.6\right)$ | V |
| Logic Input Low | $\mathrm{V}_{\text {IL }}$ | C1, C2 pins | -0.3 |  | 0.6 | V |
| Logic Current | $I_{\text {HH, }}, l_{\text {IL }}$ |  | -1 [a] |  | +1 | $\mu \mathrm{A}$ |
| DC Current (VDD) | IDD |  |  | 90 | 170 | $\mu \mathrm{A}$ |
| Insertion Loss RF1 to RFC or RF2 to RFC | IL | $50 \mathrm{MHz} \leq \mathrm{f}_{\mathrm{RF}} \leq 400 \mathrm{MHz}$ |  | 0.77 | 0.97 | dB |
|  |  | $400 \mathrm{MHz}<\mathrm{f}_{\mathrm{RF}} \leq 1 \mathrm{GHz}$ [c] |  | 0.79 | 1.00 |  |
|  |  | $1 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 2 \mathrm{GHz}$ |  | 0.79 | 1.00 |  |
|  |  | $2 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 3 \mathrm{GHz}$ |  | 0.88 | 1.10 |  |
|  |  | $3 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 4 \mathrm{GHz}$ |  | 1.03 | 1.40 |  |
|  |  | $4 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 5 \mathrm{GHz}$ |  | 1.15 | 1.50 |  |
|  |  | $5 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 6 \mathrm{GHz}$ |  | 1.25 | 1.65 |  |
| Isolation (RFC to RF1, RF2) (one path on) | ISO1 | $50 \mathrm{MHz} \leq \mathrm{f}_{\mathrm{RF}} \leq 400 \mathrm{MHz}$ | 74 | 79 |  | dB |
|  |  | $400 \mathrm{MHz}<\mathrm{f}_{\mathrm{RF}} \leq 1 \mathrm{GHz}$ | 66 | 71 |  |  |
|  |  | $1 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 2 \mathrm{GHz}$ | 60 | 65 |  |  |
|  |  | $2 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 3 \mathrm{GHz}$ | 57 | 62 |  |  |
|  |  | $3 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 4 \mathrm{GHz}$ | 53 | 58 |  |  |
|  |  | $4 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 5 \mathrm{GHz}$ | 50 | 54 |  |  |
|  |  | $5 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 6 \mathrm{GHz}$ | 46 | 51 |  |  |
| Isolation <br> (RF1 to RF2, RF2 to RF1) <br> (one path on) | ISO2 | $50 \mathrm{MHz} \leq \mathrm{f}_{\mathrm{RF}} \leq 400 \mathrm{MHz}$ | 80 | 85 |  | dB |
|  |  | $400 \mathrm{MHz}<\mathrm{f}_{\mathrm{RF}} \leq 1 \mathrm{GHz}$ | 75 | 80 |  |  |
|  |  | $1 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 2 \mathrm{GHz}$ | 67 | 72 |  |  |
|  |  | $2 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 3 \mathrm{GHz}$ | 62 | 67 |  |  |
|  |  | $3 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 4 \mathrm{GHz}$ | 57 | 62 |  |  |
|  |  | $4 \mathrm{GHz}<\mathrm{ffF} \leq 5 \mathrm{GHz}$ | 53 | 58 |  |  |
|  |  | $5 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 6 \mathrm{GHz}$ | 51 | 56 |  |  |
| Return Loss RF1, RF2 [d] Insertion Loss State | RL1 | $50 \mathrm{MHz} \leq \mathrm{ffF} \leq 4 \mathrm{GHz}$ |  | 20 |  | dB |
|  |  | $4 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 6 \mathrm{GHz}$ |  | 18.7 |  |  |
| Return Loss RFC [d] Insertion Loss State | RL2 | $50 \mathrm{MHz} \leq \mathrm{f}_{\mathrm{RF}} \leq 4 \mathrm{GHz}$ |  | 18.0 |  | dB |
|  |  | $4 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 6 \mathrm{GHz}$ |  | 15.2 |  |  |

a. Items in min/max columns in bold italics are guaranteed by test.
b. Items in min/max columns that are not bold italics are guaranteed by design characterization.
c. Maximum spec guaranteed by test at 1 GHz and by design characterization over the whole frequency range.
d. Return loss includes mismatch effects of Evaluation Kit PCB and RF connectors.

## Renesns

## Electrical Characteristics

## Table 5. Electrical Characteristics

See F2913 Typical Application Circuit. Specifications apply when operated with $V_{D D}=+3.3 \mathrm{~V}, \mathrm{~T}_{E P}=+25^{\circ} \mathrm{C}, \mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega$, RF signals applied at RF1 or RF2 and measured at RFC, Evaluation Board trace and connector losses are de-embedded, unless otherwise noted.

| Parameter | Symbol | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Return Loss RF1, RF2 [c] Terminated State, All Off State | RL3 | $50 \mathrm{MHz} \leq \mathrm{ffF} \leq 4 \mathrm{GHz}$ |  | 20.3 |  | dB |
|  |  | $4 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 6 \mathrm{GHz}$ |  | 19.3 |  |  |
| Return Loss RFC [c] All Off State | RL4 | $50 \mathrm{MHz} \leq \mathrm{f}_{\mathrm{RF}} \leq 4 \mathrm{GHz}$ |  | 17.5 |  | dB |
|  |  | $4 \mathrm{GHz}<\mathrm{f}_{\mathrm{RF}} \leq 6 \mathrm{GHz}$ |  | 15.3 |  |  |
| Input IP2 <br> (RF1, RF2 to RFC) | IIP2 | $\begin{aligned} & \mathrm{f}_{1}=2.55 \mathrm{GHz} \\ & \mathrm{f}_{2}=2.65 \mathrm{GHz} \\ & \mathrm{P}_{\text {IN }}=+20 \mathrm{dBm} / \text { tone } \end{aligned}$ <br> Measure 5.2 GHz product |  | 115 |  | dBm |
| Input IP3 <br> (RF1, RF2 to RFC) | IIP3 | $\begin{aligned} & \mathrm{f}_{1}=2.55 \mathrm{GHz} \\ & \mathrm{f}_{2}=2.65 \mathrm{GHz} \\ & \mathrm{P}_{\mathrm{IN}}=+13 \mathrm{dBm} / \text { tone } \end{aligned}$ <br> Measure 2.75 GHz product | $60{ }^{[b]}$ | 65 |  | dBm |
| Input 1dB Compression [d] | IP1dB | $\mathrm{f}_{\mathrm{RF}}=50 \mathrm{MHz}$ | 35 | 37 |  | dBm |
|  |  | $\mathrm{f}_{\mathrm{RF}}=100 \mathrm{MHz}$ | 35 | 37 |  |  |
|  |  | $\mathrm{f}_{\mathrm{RF}}=2400 \mathrm{MHz}$ | 34 | 36 |  |  |
|  |  | $\mathrm{f}_{\text {RF }}=6000 \mathrm{MHz}$ | 34 | 36 |  |  |
| Spurious Output (No RF Applied) [e] | PSPUR | All unused ports terminated RBW $=100 \mathrm{~Hz}$ |  | -127 | -120 | dBm |
| Insertion Loss Flatness | ILFLAT | Any 400MHz range |  | 0.1 | 0.2 | dB |
| Group Delay | GD |  |  | 0.05 |  | ns |
| Switching Time [f] | SW ${ }_{\text {time }}$ | 50\% control to 90\% RF |  | 155 | 230 | ns |
|  |  | 50\% control to 10\% RF |  | 142 | 200 |  |
|  |  | 50\% control to 99\% RF |  | 234 | 300 |  |
|  |  | 50\% control to 1\% RF |  | 205 | 265 |  |
| Switching Rate | SWRATE |  |  |  | 25 | kHz |

a. Items in min/max columns in bold italics are guaranteed by test.
b. Items in min/max columns that are not bold italics are guaranteed by design characterization.
c. Return loss includes mismatch effects of Evaluation Kit PCB and RF connectors.
d. The input 1 dB compression point is a linearity figure of merit. Refer to Figure 3 for the maximum RF operating input power levels.
e. Spurious due to on-chip negative voltage generator. Typical generator fundamental frequency is 2.2 MHz .
f. Measured at $f_{R F}=1 \mathrm{GHz}$.

## Thermal Characteristics

Table 6. Package Thermal Characteristics

| Parameter | Symbol | Value | Units |
| :--- | :---: | :---: | :---: |
| Junction to Ambient Thermal Resistance | $\theta_{\mathrm{JA}}$ | 60.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Case Thermal Resistance <br> (Case is defined as the exposed paddle) | $\theta_{\text {Jс_вот }}$ | 9.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Moisture Sensitivity Rating (Per J-STD-020) |  | MSL1 |  |

## Typical Operating Conditions (TOCs)

Unless otherwise noted:

- $V_{D D}=+3.3 \mathrm{~V}$
- $\mathrm{T}_{\mathrm{EP}}=25^{\circ} \mathrm{C}$. All temperatures are referenced to the exposed paddle.
- $Z_{S}=Z_{L}=50 \Omega$
- $f_{R F}=1 G H z$
- Small signal tests done at OdBm input power.
- +13dBm per tone for IIP3 measurements.
- RF1 or RF2 are the driven ports.
- Evaluation Kit traces and connector losses are de-embedded for the insertion loss and isolation plots. All other plots include the loss and effects of the PCB.


## Typical Performance Characteristics (1)

Figure 4. RFC to RF1 Insertion Loss vs. Freq. over Temperature and Voltage


Figure 6. RFC to RF1 Isolation vs. Freq. over Temp. and Voltage (RF2 On State]


Figure 8. RF1 to RF2 Isolation vs. Freq. over Temp. and Voltage (RFI On State)


Figure 5. RFC to RF2 Insertion Loss vs. Freq. over Temperature and Voltage


Figure 7. RFC to RF2 Isolation vs. Freq. over Temp. and Voltage (RF1 On State]


Figure 9. RF2 to RF1 Isolation vs. Freq. over Temp. and Voltage (RF2 On State)


## Typical Performance Characteristics (2)

Figure 10. RFC to RF1 Isolation vs. Freq. over Temp. and Voltage (All Off State)


Figure 12. RF1 to RF2 Isolation vs. Freq. over Temp. and Voltage (All Off State)


Figure 14. Evaluation Board Thru Line Match over Temperature


Figure 11. RFC to RF2 Isolation vs. Freq. over Temp. and Voltage (All Off State)


Figure 13. Evaluation Board Thru Line Loss over Temperature


## Typical Performance Characteristics (3)

Figure 15. RF1 Return Loss vs. Frequency over Temp. and Voltage (RF1 On State)


Figure 17. RF2 Return Loss vs. Frequency over Temp. and Voltage (RF2 On State)


Figure 19. RFC Return Loss vs. Frequency over Temp. and Voltage (RFI On State)


Figure 16. RF1 Return Loss vs. Frequency over Temp. and Voltage (RF2 On State)


Figure 18. RF2 Return Loss vs. Frequency over Temp. and Voltage (RF1 On State)


Figure 20. RFC Return Loss vs. Frequency over Temp. and Voltage (RF2 On State)


## Typical Performance Characteristics (4)

Figure 21. RF1 Return Loss vs. Frequency over Temp. and Voltage (All Off State)


Figure 23. RFC Return Loss vs. Frequency over Temp. and Voltage (All Off State)


Figure 25. RF2 Input IP3 vs. Frequency over Temp. and Voltage (RF2 On State)


Figure 22. RF2 Return Loss vs. Frequency over Temp. and Voltage (All Off State)


Figure 24. RF1 Input IP3 vs. Frequency over Temp. and Voltage (RF1 On State)


Figure 26. Input P1dB vs. Frequency over Temp. and Voltage (On States)


## Control Mode

Table 7. Switch Control Truth Table

| C1 | C2 | RFC - RF1 | RFC - RF2 |
| :---: | :---: | :---: | :---: |
| LOW | LOW | OFF | OFF |
| LOW | HIGH | OFF | ON |
| HIGH | LOW | ON | OFF |
| HIGH | HIGH | N/A | N/A |

## Application Information

## Default Start-up

The C1 and C2 control pins include no internal pull-down resistors to logic LOW or pull-up resistors to logic HIGH.

## Power Supplies

A common $V_{D D}$ power supply should be used for all pins requiring DC power. All supply pins should be bypassed with external capacitors to minimize noise and fast transients. Supply noise can degrade the noise figure, and fast transients can trigger ESD clamps and cause them to fail. Supply voltage change or transients should have a slew rate slower than $1 \mathrm{~V} / 20 \mu \mathrm{~s}$. In addition, all control pins should remain at 0 V $( \pm 0.3 \mathrm{~V})$ while the supply voltage ramps up or while it returns to zero.

## Control Pin Interface

If a clean control signal for pins 16 and 17 cannot be guaranteed due to overshoot, undershoot, or ringing, etc., the following circuit at the input of the control pins is recommended.

Figure 27. Control Pin Signal Integrity Improvement Circuit


## Evaluation Kit Picture

Figure 28. Top View


Figure 29. Bottom View


## Evaluation Kit / Applications Circuit

Figure 30. Electrical Schematic


Table 8. Bill of Material (BOM)

| Part Reference | QTY | Description | Manufacturer Part \# | Manufacturer |
| :---: | :---: | :--- | :---: | :---: |
| C1 | 1 | $0.1 \mu \mathrm{~F} \pm 10 \%, 16 \mathrm{~V}$ X7R Ceramic Capacitor (0402) | GRM155R71C104KA88D | Murata |
| C2 - C9 | 0 | Not Installed (0402) |  |  |
| R1 - R3 | 3 | $0 \Omega \pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF1000X | Panasonic |
| J1 - J5 | 5 | SMA Edge Mount | $142-0761-881$ | Cinch Connectivity |
| J6 | 1 | $8 \times 2$ Vertical Pin Strip Header | $961216-6404-A R$ | Amphenol FCI |
| U1 | 1 | SP2T Switch 4mm x 4mm QFN | F2913NLGK | IDT |
|  | 1 | Printed Circuit Board | F2913 PCB | IDT |

## Evaluation Kit (EVKit) Operation <br> External Supply Setup

1. Set up a $V_{D D}$ power supply in the range of +2.7 V to +5.5 V with the power supply output disabled.
2. Connect the disabled $\mathrm{V}_{\mathrm{DD}}$ supply connection to J6 pins $1,3,13$, or 15 and GND to $\mathrm{J6}$ pins $2,4,6,8,10,12$, 14 , or 16 .

## Logic Control Setup

1. With the logic control lines disabled, set the HIGH and LOW logic levels to satisfy the levels stated in the electrical specifications table.
2. Connect the disabled logic control to J6 VCTRL1 (pins 5 or 7 ) and VCTRL2 (pins 9 or 11).
3. See Table 7 for the logic truth table. Note that C1 in the table corresponds to VCTRL1 on the EVKIT and C2 corresponds to VCTRL2.

## Turn On Procedure

1. Set up the supplies and EVKIT as noted in the External Supply Setup and Logic Control Setup sections above.
2. Enable the $V_{D D}$ supply.
3. Enable the logic control signals.
4. Set the logic settings to achieve the desired Table 7 configuration. Note that external control logic should not be applied without $V_{D D}$ being present.

## Turn Off Procedure

1. Set the logic control pins to OV .
2. Disable the $V_{D D}$ supply.

## Package Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.
www.idt.com/document/psc/20-vfqfpn-package-outline-drawing-40-x-40-x-095-mm-body-05mm-pitch-epad-20-x-20-mm-nlg20t1

## Marking Diagram

| IDTF29 |
| :--- |
| 13NLGK |
| ZE705AHG |

Lines 1 and 2 - Part number
Line 3 "ZE" - Die version
Line 3 " 705 " - Production period, last digit of year plus workweek
Line 3 "AHG" - Production process

## Ordering Information

| Orderable Part Number | Package | MSL Rating | Shipping Packaging | Temperature |
| :---: | :---: | :---: | :---: | :---: |
| F2913NLGK | $4 \times 4 \times 0.95 \mathrm{~mm} 20-$ VFQFPN | MSL1 | Cut Tape | $-40^{\circ} \mathrm{C}$ to $+110^{\circ} \mathrm{C}$ |
| F2913NLGK8 | $4 \times 4 \times 0.95 \mathrm{~mm} 20-$ VFQFPN | MSL1 | Reel | $-40^{\circ} \mathrm{C}$ to $+110^{\circ} \mathrm{C}$ |
| F2913EVBI | Evaluation Board |  |  |  |

## Revision History

| Revision Date | Description of Change |
| :---: | :--- |
| January 31, 2019 | Updated package for correct drawing number |
| September 29, 2017 | Initial release |



SIDE VIEW


BOTTOM VIEW

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. ALL DIMENSIONING AND TOLERANCING CONFROM TO ANSI Y14.5M-1982.


## RECOMMENDED LAND PATTERN DIMENSION

NOTES:

1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1994
2. ALL DIMENSONS ARE IN MILLIMETERS
3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN

| Package Revision History |  |  |
| :--- | :--- | :--- |
| Date Created | Rev No. | Description |
| March 2, 2018 | Rev 02 | New Format, Add T1,Recalculate Land Pattern |
| Jan 23, 2017 | Rev 01 | Change Max Dimension "A" |

© Integrated Device Technology, Inc.

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RF Switch ICs category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
MASW-008853-TR3000 BGS13SN8E6327XTSA1 BGSX210MA18E6327XTSA1 SKY13446-374LF SW-227-PIN CG2185X2 CG2415M6
MA4SW410B-1 MASW-002102-13580G MASW-008543-001SMB MASW-008955-TR3000 TGS4307 BGS 12PL6 E6327
BGS1414MN20E6327XTSA1 BGS1515MN20E6327XTSA1 BGSA11GN10E6327XTSA1 BGSX28MA18E6327XTSA1 HMC199AMS8
SKY13374-397LF SKY13453-385LF CG2415M6-C2 HMC986A-SX AS222-92LF SW-314-PIN UPG2162T5N-E2-A SKY13416-485LF MASWSS0204TR-3000 MASWSS0201TR MASWSS0181TR-3000 MASW-007588-TR3000 MASW-004103-13655P MASW-00310213590G MASWSS0202TR-3000 MA4SW310B-1 MA4SW110 SW-313-PIN CG2430X1 SKY13321-360LF SKY13405-490LF SKYA21001 BGSF 18DM20 E6327 SKY13415-485LF MMS008PP3 BGS13PN10E6327XTSA1 SKY13319-374LF

BGS14PN10E6327XTSA1 SKY12213-478LF SKY13404-466LF MASW-011060-TR0500 SKYA21024

