

HA-5102, HA-5104

Dual and Quad, 8MHz, Low Noise Operational Amplifiers

FN2925 Rev 9.00 October 26, 2004

Low noise and high performance are key words describing HA-5102 and HA-5104. These general purpose amplifiers offer an array of dynamic specifications including a $3V/\mu s$ slew rate and 8MHz bandwidth. Complementing these outstanding parameters is a very low noise specification of $4.3 nV/\sqrt{Hz}$ at 1kHz.

Fabricated using the Intersil high frequency DI process, these operational amplifiers also offer excellent input specifications such as a 0.5mV offset voltage and 30nA offset current. Complementing these specifications are 108dB open loop gain and 60dB channel separation. Consuming a very modest amount of power (90mW/package for duals and 150mW/package for quads), HA-5102/04 also provide 15mA of output current.

This impressive combination of features make this series of amplifiers ideally suited for designs ranging from audio amplifiers and active filters to the most demanding signal conditioning and instrumentation circuits.

These operational amplifiers are available in dual or quad form with industry standard pinouts allowing for immediate interchangeability with most other dual and quad operational amplifiers.

HA-5102 Dual, Comp. HA-5104 Quad, Comp.

Refer to the /883 data sheet for military product.

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. DWG.#
HA7-5102-2	-55 to 125	8 Ld CERDIP	F8.3A
HA1-5104-2	-55 to 125	14 Ld CERDIP	F14.3
HA9P5104-9	-40 to 85	16 Ld SOIC	M16.3

Features

• Low Noise	4.3nV/√ Hz
• Bandwidth	8MHz (Compensated)
• Slew Rate	3V/μs (Compensated)
 Low Offset Voltage 	0.5mV


· Available in Duals or Quads

Applications


- · High Q, Active Filters
- Audio Amplifiers
- · Instrumentation Amplifiers
- · Integrators
- Signal Generators
- For Further Design Ideas, See Application Note AN554

Pinouts


HA-5102 (CERDIP) TOP VIEW



HA-5104 (CERDIP) TOP VIEW



HA5104 (SOIC) TOP VIEW



Absolute Maximum Ratings

Supply Voltage Between V+ and V- Terminals 40)V
Differential Input Voltage 7	٧V
Input Voltage	_Y
Output Short Circuit Duration (Note 3) Indefini	te

Operating Conditions

Lemperature Hange	
HA-510X-2	55°C to 125°C
HA-5104-9	40°C to 85°C

Thermal Information

Thermal Resistance (Typical, Note 2)	θ _{JA} (°C/W)	θ _{JC} (°C/W)
8 Lead CERDIP Package	115	28
14 Lead CERDIP Package	75	20
SOIC Package	100	N/A
Maximum Junction Temperature (Note 1, He	ermetic Packa	ge) 175 ⁰ 0
Maximum Junction Temperature (Plastic F	Package)	150 ^o C
Maximum Storage Temperature Range	65	OC to 150°C
Maximum Lead Temperature (Soldering 1	0s)	300°C
(SOIC - Lead Tips Only)		

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- Maximum power dissipation, including output load, must be designed to maintain the maximum junction temperature below 175°C for hermetic packages, and below 150°C for plastic packages.
- 2. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 3. Any one amplifier may be shorted to ground indefinitely.

Electrical Specifications $V_{SUPPLY} = \pm 15V$, Unless Otherwise Specified

		TEMP.	H	IA-5102	-2	HA-5104-2		HA-5104-9				
PARAMI	ETER	(°C)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTIC	s	J.	I.	I.								
Offset Voltage		25	-	0.5	2.0	-	0.5	2.5	-	0.5	2.5	mV
		Full	-	-	2.5	-	-	3.0	-	-	3.0	mV
Offset Voltage Average Dri	ft	Full	-	3	-	-	3	-	-	3	-	μV/ ^o C
Bias Current		25	-	130	200	-	130	200	-	130	200	nA
		Full	-	-	325	-	-	325	-	-	500	nA
Offset Current		25	-	30	75	-	30	75	-	30	75	nA
			-	-	125	-	-	125	-	-	125	nA
Input Resistance		25	-	500	-	-	500	-	-	500	-	kΩ
Common Mode Range		Full	±12	-	-	±12	-	-	±12	-	-	V
TRANSFER CHARACTER	ISTICS	"										
Large Signal Voltage Gain,		25	100	250	-	100	250	-	80	250	-	kV/V
$(V_{OUT} = \pm 5V, R_L = 2k\Omega)$		Full	100	-	-	100	-	-	80	-	-	kV/V
Common Mode Rejection F	Ratio ($V_{CM} = \pm 5.0V$)	Full	86	95	-	86	95	-	80	95	-	dB
Small Signal Bandwidth, (A	_V = 1)	25	-	8	-	-	8	-	-	8	-	MHz
Channel Separation (Note	4)	25	-	60	-	-	60	-	-	60	-	dB
OUTPUT CHARACTERIST	rics	1	Į.	Į.		1			1			
Output Voltage Swing	$(R_L = 10k\Omega)$	Full	±12	±13	-	±12	±13	-	±12	±13	-	V
	$(R_L = 2k\Omega)$	Full	±10	±12	-	±10	±12	-	±10	±12	-	V
Output Current, (V _{OUT} = ±	5V)	Full	±10	±15	-	±10	±15	-	±7	±15	-	mA
Full Power Bandwidth (Note 5)		25	16	47	-	16	47	-	16	47	-	kHz
Output Resistance 25		25	-	110	-	-	110	-	-	110	-	Ω
STABILITY		-									1	
Minimum Stable Closed Lo	op Gain	Full	1	-	-	1	-	-	1	-	-	V/V
TRANSIENT RESPONSE	(Note 6)		1	1	1	1	1	1	1	1	1	<u>L</u>




Electrical Specifications $V_{SUPPLY} = \pm 15V$, Unless Otherwise Specified (Continued)

		TEMP.	H	IA-5102	-2	H	IA-5104-	-2	H	IA-5104	-9	
PARAMETER		(°C)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Rise Time		25	-	108	200	-	108	200	-	108	200	ns
Overshoot		25	-	20	35	-	20	35	-	20	35	%
Slew Rate		25	1	3	-	1	3	-	1	3	-	V/μs
Settling Time (Note 7)		25	-	4.5	-	-	4.5	-	-	4.5	-	μS
NOISE CHARACTERISTICS	(Note 8)											,
Input Noise Voltage	f = 10Hz	25	-	9	25	-	9	25	-	9	25	nV/√ Hz
	f = 1kHz	25	-	4.3	6.0	-	4.3	6.0	-	4.3	6.0	nV/√ Hz
Input Noise Current	f = 10Hz	25	-	5.1	15	-	5.1	15	-	5.1	15	pA/√Hz
	f = 1kHz	25	-	0.57	3	-	0.57	3	-	0.57	3	pA/√Hz
Broadband Noise Voltage	f = DC to 30kHz	25	-	870	-	-	870	-	-	870	-	nV _{RMS}
POWER SUPPLY CHARAC	TERISTICS											
Supply Current (All Amps)		25	-	3.0	5.0	-	5.0	6.5	-	5.0	6.5	mA
Power Supply Rejection Ratio	o, (ΔV _S = ±5V)	Full	86	100	-	86	100	-	80	100	-	dB

NOTES:


- 4. Channel separation value is referred to the input of the amplifier. Input test conditions are: f = 10kHz; V_{IN} = 100mV_{PEAK}; R_S = 1kΩ.
 5. Full power bandwidth is guaranteed by equation: Full power bandwidth = Slew Rate / (2πV_{PEAK}).
 6. Befer to Test Circuits section of the data sheet
- 6. Refer to Test Circuits section of the data sheet.
- 7. Settling time is measured to 0.1% of final value for a 10V input step, $A_V = -1$.
- 8. The limits for these parameters are guaranteed based on lab characterization, and reflect lot-to-lot variation.


Test Circuits and Waveforms



Vertical = 5V/Div., Horizontal = $5\mu s/Div.$ (A_V = -1)


FIGURE 1. LARGE SIGNAL RESPONSE CIRCUIT





Vertical = 40mV/Div., Horizontal = 50ns/Div. (A_V = +1)

FIGURE 2. SMALL SIGNAL RESPONSE CIRCUIT




-5V

NOTES:

- 9. $A_V = -1$.
- 10. Feedback and summing resistors should be 0.1% matched.
- 11. Clipping diodes are optional, HP5082-2810 recommended.

FIGURE 3. SETTLING TIME CIRCUIT

Simplified Schematic



Typical Performance Curves




FIGURE 4. INPUT NOISE VOLTAGE DENSITY





FIGURE 5. INPUT NOISE CURRENT DENSITY



 $V_S = \pm 15 V, T_A = 25^{o}C, 50 \mu V/Div., 1s/Div., A_V = 1000 V/V$ Input Noise = $0.232 \mu V_{P-P}$ FIGURE 6. 0.1Hz TO 10Hz NOISE




FIGURE 8. V_{IO} vs TEMPERATURE





FIGURE 10. I_{IO} vs TEMPERATURE



 $V_S=\pm 15V,~T_A=25^oC,~500\mu V/Div.,~1s/Div.,~A_V=1000V/V$ Total Output Noise = $2.075\mu V_{P-P}$ FIGURE 7. 0.1Hz TO 1MHz NOISE




FIGURE 9. V_{IO} vs V_S




FIGURE 11. IBIAS VS TEMPERATURE




FIGURE 12. I_{CC} vs TEMPERATURE (HA-5104)




FIGURE 14. A_{VOL} vs TEMPERATURE




FIGURE 16. A_{VOL} vs V_{S}




FIGURE 13. I_{CC} vs V_S (HA-5102)




FIGURE 15. A_{VOL} vs LOAD RESISTANCE




FIGURE 17. V_{OUT} vs V_S




FIGURE 18. OUTPUT SHORT CIRCUIT CURRENT vs TIME




FIGURE 20. PSRR vs FREQUENCY




FIGURE 22. OPEN LOOP GAIN vs FREQUENCY




FIGURE 19. CMRR vs FREQUENCY




FIGURE 21. UNITY GAIN FREQUENCY RESPONSE




FIGURE 23. SMALL SIGNAL OVERSHOOT vs CLOAD




FIGURE 24. SLEW RATE vs TEMPERATURE




FIGURE 25. RISE TIME vs TEMPERATURE

Die Characteristics

DIE DIMENSIONS:

98.4 mils x 67.3 mils x 19 mils 2500µm x 1710µm x 483µm

METALLIZATION:

Type: Al, 1% Cu Thickness: 16kÅ ±2kÅ

PASSIVATION:

Type: Nitride (Si₃N₄) over Silox (SiO₂, 5% Phos.)

Silox Thickness: 12kÅ ±2kÅ Nitride Thickness: 3.5kÅ ±1.5kÅ

SUBSTRATE POTENTIAL (POWERED UP):

Unbiased

TRANSISTOR COUNT:


93

PROCESS:

Bipolar Dielectric Isolation

Metallization Mask Layout

HA-5102





Die Characteristics

DIE DIMENSIONS:

95 mils x 99 mils x 19 mils 2420 μ m x 2530 μ m x 483 μ m

METALLIZATION:

Type: Al, 1% Cu Thickness: 16kÅ ±2kÅ

PASSIVATION:

Type: Nitride (Si₃N₄) over Silox (SiO₂, 5% Phos.)

Silox Thickness: 12kÅ ±2kÅ Nitride Thickness: 3.5kÅ ±1.5kÅ

SUBSTRATE POTENTIAL (POWERED UP):

Unbiased

TRANSISTOR COUNT:

175


PROCESS:

Bipolar Dielectric Isolation

Metallization Mask Layout

HA-5104 +IN2 V+ +IN1 -IN1 -IN1 OUT2 OUT3 -IN3 +IN3 V +IN4

Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



NOTES:


- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- 5. This dimension allows for off-center lid, meniscus, and glass overrun
- 6. Dimension Q shall be measured from the seating plane to the base plane.
- 7. Measure dimension S1 at all four corners.
- 8. N is the maximum number of terminal positions.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH

F8.3A MIL-STD-1835 GDIP1-T8 (D-4, CONFIGURATION A) 8 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE

	INCI	HES	MILLIM	MILLIMETERS				
SYMBOL	MIN	IN MAX MI		MAX	NOTES			
Α	-	0.200	-	5.08	-			
b	0.014	0.026	0.36	0.66	2			
b1	0.014	0.023	0.36	0.58	3			
b2	0.045	0.065	1.14	1.65	-			
b3	0.023	0.045	0.58	1.14	4			
С	0.008	0.018	0.20	0.46	2			
c1	0.008	0.015	0.20	0.38	3			
D	-	0.405	-	10.29	5			
Е	0.220	0.310	5.59	7.87	5			
е	0.100	BSC	2.54	-				
eA	0.300	0.300 BSC		7.62 BSC				
eA/2	0.150	BSC	3.81 BSC		-			
L	0.125	0.200	3.18	5.08	-			
Q	0.015	0.060	0.38	1.52	6			
S1	0.005	-	0.13	-	7			
α	90°	105 ⁰	90°	105 ⁰	-			
aaa	-	0.015	-	0.38	-			
bbb	-	0.030	-	0.76	-			
ccc	-	0.010	-	0.25	-			
M	-	0.0015	-	0.038	2, 3			
N	8	3	8	3	8			

Rev. 0 4/94

Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



NOTES:


- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- This dimension allows for off-center lid, meniscus, and glass overrun.
- 6. Dimension Q shall be measured from the seating plane to the base plane.
- 7. Measure dimension S1 at all four corners.
- 8. N is the maximum number of terminal positions.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH.

F14.3 MIL-STD-1835 GDIP1-T14 (D-1, CONFIGURATION A) 14 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE

	INC				
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.200	-	5.08	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
С	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20 0.38		3
D	=	0.785	- 19.94		5
E	0.220	0.310	5.59	7.87	5
е	0.100	BSC	2.54	-	
eA	0.300	BSC	7.62 BSC		-
eA/2	0.150	BSC	3.81 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	6
S1	0.005	=	0.13	-	7
α	90°	105 ⁰	90°	105 ⁰	-
aaa	=	0.015	=	0.38	-
bbb	=	0.030	=	0.76	-
ccc	-	0.010	-	0.25	-
М	=	0.0015	=	0.038	2, 3
N	1	4	1	4	8

Rev. 0 4/94

Small Outline Plastic Packages (SOIC)



NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M16.3 (JEDEC MS-013-AA ISSUE C)
16 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

	INC	HES	MILLIN	MILLIMETERS				
SYMBOL	MIN	MAX	MIN	MAX	NOTES			
Α	0.0926	0.1043	2.35	2.65	-			
A1	0.0040	0.0118	0.10	0.30	-			
В	0.013	0.0200	0.33	0.51	9			
С	0.0091	0.0125	0.0125 0.23 0.		-			
D	0.3977	0.4133	10.10	10.50	3			
Е	0.2914	0.2992	7.40	7.60	4			
е	0.050	BSC	1.27 BSC		-			
Н	0.394	0.419	10.00	10.65	-			
h	0.010	0.029	0.25	0.75	5			
L	0.016	0.050	0.40	1.27	6			
N	1	16		16				
α	0°	8º	0°	8°	-			

Rev. 0 12/93

© Copyright Intersil Americas LLC 2003-2004. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Operational Amplifiers - Op Amps category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

NCV33072ADR2G LM258AYDT LM358SNG 430227FB UPC824G2-A LT1678IS8 042225DB 058184EB UPC822G2-A UPC259G2-A UPC258G2-A NCV33202DMR2G NTE925 AZV358MTR-G1 AP4310AUMTR-AG1 HA1630D02MMEL-E HA1630S01LPEL-E SCY33178DR2G NJU77806F3-TE1 NCV5652MUTWG NCV20034DR2G LM324EDR2G LM2902EDR2G NTE7155 NTE778S NTE871 NTE924 NTE937 MCP6V17T-E/MNY MCP6V19-E/ST MXD8011HF MCP6V16UT-E/OT MCP6V17T-E/MS MCP6V19T-E/ST SCY6358ADR2G ADA4523-1BCPZ LTC2065HUD#PBF ADA4523-1BCPZ-RL7 2SD965T-R RS6332PXK BDM8551 BDM321 MD1324 COS8052SR COS8552SR COS8554SR COS2177SR COS2353SR COS724TR LM2902M/TR