The HA5023 is a wide bandwidth high slew rate dual amplifier optimized for video applications and gains between 1 and 10. It is a current feedback amplifier and thus yields less bandwidth degradation at high closed loop gains than voltage feedback amplifiers.

The low differential gain and phase, 0.1 dB gain flatness, and ability to drive two back terminated $75 \Omega$ cables, make this amplifier ideal for demanding video applications.

The current feedback design allows the user to take advantage of the amplifier's bandwidth dependency on the feedback resistor. By reducing $R_{F}$, the bandwidth can be increased to compensate for decreases at higher closed loop gains or heavy output loads.

The performance of the HA5023 is very similar to the popular Intersil HA-5020.

## Ordering Information

| PART NUMBER | PART <br> MARKING | TEMP. <br> RANGE <br> ( ${ }^{\circ}$ C) | PACKAGE | PKG. <br> DWG. \# |
| :--- | :--- | :---: | :--- | :--- |
| HA5023IPZ <br> (Note) (No <br> longer <br> available, <br> recommended <br> replacement: <br> HA5023IBZ) | HA5023IPZ | -40 to 85 | 8 Ld PDIP* <br> (Pb-free) | E8.3 |
| HA5023IBZ <br> (Note) | $50231 B Z$ | -40 to 85 | 8 Ld SOIC <br> (Pb-free) | M8.15 |
| HA5023IBZ96 <br> (Note) | 5023IBZ | -40 to 85 | 8 Ld SOIC <br> Tapeand Reel <br> (Pb-free) | M8.15 |

*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100\% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.

## Features

- Wide Unity Gain Bandwidth . . . . . . . . . . . . . . . . . 125MHz
- Slew Rate $475 \mathrm{~V} / \mu \mathrm{s}$
- Input Offset Voltage . . . . . . . . . . . . . . . . . . . . . . . $800 \mu \mathrm{~V}$
- Differential Gain . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.03\%
- Differential Phase . . . . . . . . . . . . . . . . . . . . . . . . . . $0.03^{\circ}$
- Supply Current (per Amplifier) . . . . . . . . . . . . . . . . 7.5mA
- ESD Protection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4000V
- Guaranteed Specifications at $\pm 5 \mathrm{~V}$ Supplies
- Pb-Free Plus Anneal Available (RoHS Compliant)


## Applications

- Video Gain Block
- Video Distribution Amplifier/RGB Amplifier
- Flash A/D Driver
- Current to Voltage Converter
- Medical Imaging
- Radar and Imaging Systems
- Video Switching and Routing


## Pinout




## Thermal Information

| Resistance (Typical, Note 2) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| PDIP Package* | 130 |
| SOIC Package | 160 |
| Maximum Junction Temperature (Note 1) | $175^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature (Plastic Package, Note 1) . . $150^{\circ} \mathrm{C}$ |  |
| Maximum Storage Temperature Range . . . . . . . . . $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |  |
| Maximum Lead Temperature (Soldering 10s) (SOIC - Lead Tips Only) | $300^{\circ} \mathrm{C}$ |
| b-free PDIPs can be used for through hole g only. They are not intended for use in Re plications. | solder processolder processing |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. Maximum power dissipation, including output load, must be designed to maintain junction temperature below $175^{\circ} \mathrm{C}$ for die, and below $150^{\circ} \mathrm{C}$ for plastic packages. See Application Information section for safe operating area information.
2. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.
3. The non-inverting input of unused amplifiers must be connected to GND.
4. Output is protected for short circuits to ground. Brief short circuits to ground will not degrade reliability, however, continuous (100\% duty cycle) output current should not exceed 15 mA for maximum reliability.

Electrical Specifications $\quad V_{S U P P L Y}= \pm 5 \mathrm{~V}, R_{F}=1 \mathrm{k} \Omega, A_{V}=+1, R_{L}=400 \Omega, C_{L} \leq 10 \mathrm{pF}$, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | (NOTE 9) TEST LEVEL | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |  |
| Input Offset Voltage ( $\mathrm{V}_{\mathrm{IO}}$ ) |  | A | 25 | - | 0.8 | 3 | mV |
|  |  | A | Full | - | - | 5 | mV |
| Delta $\mathrm{V}_{\text {IO }}$ Between Channels |  | A | Full | - | 1.2 | 3.5 | mV |
| Average Input Offset Voltage Drift |  | B | Full | - | 5 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {IO }}$ Common Mode Rejection Ratio | Note 5 | A | 25 | 53 | - | - | dB |
|  |  | A | Full | 50 | - | - | dB |
| $\mathrm{V}_{\text {IO }}$ Power Supply Rejection Ratio | $\pm 3.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 6.5 \mathrm{~V}$ | A | 25 | 60 | - | - | dB |
|  |  | A | Full | 55 | - | - | dB |
| Input Common Mode Range | Note 5 | A | Full | $\pm 2.5$ | - | - | V |
| Non-Inverting Input (+IN) Current |  | A | 25 | - | 3 | 8 | $\mu \mathrm{A}$ |
|  |  | A | Full | - | - | 20 | $\mu \mathrm{A}$ |
| +IN Common Mode Rejection | Note 5 | A | 25 | - | - | 0.15 | $\mu \mathrm{A} / \mathrm{V}$ |
| $\left(+\mathrm{I}_{\mathrm{BCMR}}=\frac{1}{+\mathrm{R}_{\mathrm{IN}}}\right)$ |  | A | Full | - | - | 0.5 | $\mu \mathrm{A} / \mathrm{V}$ |
| +IN Power Supply Rejection | $\pm 3.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 6.5 \mathrm{~V}$ | A | 25 | - | - | 0.1 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | A | Full | - | - | 0.3 | $\mu \mathrm{A} / \mathrm{V}$ |
| Inverting Input (-IN) Current |  | A | 25, 85 | - | 4 | 12 | $\mu \mathrm{A}$ |
|  |  | A | -40 | - | 10 | 30 | $\mu \mathrm{A}$ |
| Delta -IN BIAS Current Between Channels |  | A | 25, 85 | - | 6 | 15 | $\mu \mathrm{A}$ |
|  |  | A | -40 | - | 10 | 30 | $\mu \mathrm{A}$ |

Electrical Specifications $V_{S U P P L Y}= \pm 5 \mathrm{~V}, R_{F}=1 \mathrm{k} \Omega, A_{V}=+1, R_{L}=400 \Omega, C_{L} \leq 10 \mathrm{pF}$, Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | (NOTE 9) TEST LEVEL | TEMP. <br> $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -IN Common Mode Rejection | Note 5 | A | 25 | - | - | 0.4 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | A | Full | - | - | 1.0 | $\mu \mathrm{A} / \mathrm{V}$ |
| -IN Power Supply Rejection | $\pm 3.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 6.5 \mathrm{~V}$ | A | 25 | - | - | 0.2 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | A | Full | - | - | 0.5 | $\mu \mathrm{A} / \mathrm{V}$ |
| Input Noise Voltage | $\mathrm{f}=1 \mathrm{kHz}$ | B | 25 | - | 4.5 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| +Input Noise Current | $\mathrm{f}=1 \mathrm{kHz}$ | B | 25 | - | 2.5 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| -Input Noise Current | $\mathrm{f}=1 \mathrm{kHz}$ | B | 25 | - | 25.0 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |

## TRANSFER CHARACTERISTICS

| Transimpedence | Note 11 | A | 25 | 1.0 | - | - | $\mathrm{M} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A | Full | 0.85 | - | - | $\mathrm{M} \Omega$ |
| Open Loop DC Voltage Gain | $\mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}$ | A | 25 | 70 | - | - | dB |
|  |  | A | Full | 65 | - | - | dB |
| Open Loop DC Voltage Gain | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}$ | A | 25 | 50 | - | - | dB |
|  |  | A | Full | 45 | - | - | dB |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |  |
| Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | A | 25 | $\pm 2.5$ | $\pm 3.0$ | - | V |
|  |  | A | Full | $\pm 2.5$ | $\pm 3.0$ | - | V |
| Output Current | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | B | Full | $\pm 16.6$ | $\pm 20.0$ | - | mA |
| Output Current, Short Circuit | $\mathrm{V}_{\text {IN }}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ | A | Full | $\pm 40$ | $\pm 60$ | - | mA |

## POWER SUPPLY CHARACTERISTICS

| Supply Voltage Range |  | A | 25 | 5 | - | 15 | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Quiescent Supply Current |  | A | Full | - | 7.5 | 10 | $\mathrm{~mA} / \mathrm{Op}$ Amp |

AC CHARACTERISTICS ( $\mathrm{A}_{\mathrm{V}}=+1$ )

| Slew Rate | Note 6 | B | 25 | 275 | 350 | - | $\mathrm{V} / \mathrm{\mu s}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Full Power Bandwidth | Note 7 | B | 25 | 22 | 28 | - | MHz |
| Rise Time | Note 8 | B | 25 | - | 6 | - | ns |
| Fall Time | Note 8 | B | 25 | - | 6 | - | ns |
| Propagation Delay | Note 8 | B | 25 | - | 6 | - | ns |
| Overshoot |  | B | 25 | - | 4.5 | - | $\%$ |
| -3dB Bandwidth | Vout = 100mV | B | 25 | - | 125 | - | MHz |
| Settling Time to 1\% | 2V Output Step | B | 25 | - | 50 | - | ns |
| Settling Time to 0.25\% | 2V Output Step | B | 25 | - | 75 | - | ns |

## Electrical Specifications $V_{S U P P L Y}= \pm 5 \mathrm{~V}, R_{F}=1 \mathrm{k} \Omega, A_{V}=+1, R_{L}=400 \Omega, C_{L} \leq 10 \mathrm{pF}$, Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | (NOTE 9) TEST LEVEL | TEMP. ( ${ }^{\circ} \mathrm{C}$ ) | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC CHARACTERISTICS ( $\mathrm{A}_{V}=+2, \mathrm{R}_{\mathrm{F}}=681 \Omega$ ) |  |  |  |  |  |  |  |
| Slew Rate | Note 6 | B | 25 | - | 475 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Full Power Bandwidth | Note 7 | B | 25 | - | 26 | - | MHz |
| Rise Time | Note 8 | B | 25 | - | 6 | - | ns |
| Fall Time | Note 8 | B | 25 | - | 6 | - | ns |
| Propagation Delay | Note 8 | B | 25 | - | 6 | - | ns |
| Overshoot |  | B | 25 | - | 12 | - | \% |
| -3dB Bandwidth | $\mathrm{V}_{\text {OUT }}=100 \mathrm{mV}$ | B | 25 | - | 95 | - | MHz |
| Settling Time to 1\% | 2V Output Step | B | 25 | - | 50 | - | ns |
| Settling Time to 0.25\% | 2V Output Step | B | 25 | - | 100 | - | ns |
| Gain Flatness | 5 MHz | B | 25 | - | 0.02 | - | dB |
|  | 20 MHz | B | 25 | - | 0.07 | - | dB |
| AC CHARACTERISTICS ( $\mathrm{A}_{\mathrm{V}}=+10, \mathrm{R}_{\mathrm{F}}=383 \Omega$ ) |  |  |  |  |  |  |  |
| Slew Rate | Note 6 | B | 25 | 350 | 475 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Full Power Bandwidth | Note 7 | B | 25 | 28 | 38 | - | MHz |
| Rise Time | Note 8 | B | 25 | - | 8 | - | ns |
| Fall Time | Note 8 | B | 25 | - | 9 | - | ns |
| Propagation Delay | Note 8 | B | 25 | - | 9 | - | ns |
| Overshoot |  | B | 25 | - | 1.8 | - | \% |
| -3dB Bandwidth | $\mathrm{V}_{\text {OUT }}=100 \mathrm{mV}$ | B | 25 | - | 65 | - | MHz |
| Settling Time to 1\% | 2V Output Step | B | 25 | - | 75 | - | ns |
| Settling Time to 0.1\% | 2V Output Step | B | 25 | - | 130 | - | ns |
| VIDEO CHARACTERISTICS |  |  |  |  |  |  |  |
| Differential Gain (Note 10) | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | B | 25 | - | 0.03 | - | \% |
| Differential Phase (Note 10) | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | B | 25 | - | 0.03 | - | - |

NOTES:
5. $\mathrm{V}_{\mathrm{CM}}= \pm 2.5 \mathrm{~V}$. At $-40^{\circ} \mathrm{C}$ Product is tested at $\mathrm{V}_{\mathrm{CM}}= \pm 2.25 \mathrm{~V}$ because Short Test Duration does not allow self heating.
6. $\mathrm{V}_{\text {OUT }}$ switches from -2 V to +2 V , or from +2 V to -2 V . Specification is from the $25 \%$ to $75 \%$ points.
7. $\mathrm{FPBW}=\frac{\text { Slew Rate }}{2 \pi \mathrm{~V}_{\text {PEAK }}} ; V_{\text {PEAK }}=2 \mathrm{~V}$.
8. $R_{L}=100 \Omega, \mathrm{~V}_{\mathrm{OUT}}=1 \mathrm{~V}$. Measured from $10 \%$ to $90 \%$ points for rise/fall times; from $50 \%$ points of input and output for propagation delay.
9. A. Production Tested; B. Typical or Guaranteed Limit based on characterization; C. Design Typical for information only.
10. Measured with a VM700A video tester using an NTC-7 composite VITS.
11. $\mathrm{V}_{\mathrm{OUT}}= \pm 2.5 \mathrm{~V}$. At $-40^{\circ} \mathrm{C}$ Product is tested at $\mathrm{V}_{\mathrm{OUT}}= \pm 2.25 \mathrm{~V}$ because Short Test Duration does not allow self heating.

## Test Circuits and Waveforms



FIGURE 1. TEST CIRCUIT FOR TRANSIMPEDANCE MEASUREMENTS


FIGURE 2. SMALL SIGNAL PULSE RESPONSE CIRCUIT


FIGURE 3. LARGE SIGNAL PULSE RESPONSE CIRCUIT

NOTE:
12. A series input resistor of $\geq 100 \Omega$ is recommended to limit input currents in case input signals are present before the HA5023 is powered up.


Vertical Scale: $\mathrm{V}_{\mathrm{IN}}=100 \mathrm{mV} /$ Div., $\mathrm{V}_{\mathrm{OUT}}=100 \mathrm{mV} /$ Div. Horizontal Scale: 20ns/Div.

FIGURE 4. SMALL SIGNAL RESPONSE


Vertical Scale: $\mathrm{V}_{\mathrm{IN}}=1 \mathrm{~V} /$ Div., $\mathrm{V}_{\mathrm{OUT}}=1 \mathrm{~V} /$ Div. Horizontal Scale: 50ns/Div.

FIGURE 5. LARGE SIGNAL RESPONSE

Schematic Diagram（One Amplifier of Two）


## Application Information

## Optimum Feedback Resistor

The plots of inverting and non-inverting frequency response, see Figure 8 and Figure 9 in the typical performance section, illustrate the performance of the HA5023 in various closed loop gain configurations. Although the bandwidth dependency on closed loop gain isn't as severe as that of a voltage feedback amplifier, there can be an appreciable decrease in bandwidth at higher gains. This decrease may be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and $R_{F}$. All current feedback amplifiers require a feedback resistor, even for unity gain applications, and $R_{F}$, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to $R_{F}$. The HA5023 design is optimized for a $1000 \Omega R_{F}$ at a gain of +1 . Decreasing $R_{F}$ in a unity gain application decreases stability, resulting in excessive peaking and overshoot. At higher gains the amplifier is more stable, so $R_{F}$ can be decreased in a tradeoff of stability for bandwidth.

The table below lists recommended $R_{F}$ values for various gains, and the expected bandwidth.

| GAIN <br> $\left(\mathbf{A}_{\mathbf{C L}}\right)$ | $\mathbf{R}_{\mathbf{F}}(\Omega)$ | BANDWIDTH <br> $\mathbf{( M H z )}$ |
| :---: | :---: | :---: |
| -1 | 750 | 100 |
| +1 | 1000 | 125 |
| +2 | 681 | 95 |
| +5 | 1000 | 52 |
| +10 | 750 | 65 |
| -10 |  | 22 |

## PC Board Layout

The frequency response of this amplifier depends greatly on the amount of care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended. If leaded components are used the leads must be kept short especially for the power supply decoupling components and those components connected to the inverting input.

Attention must be given to decoupling the power supplies. A large value $(10 \mu \mathrm{~F})$ tantalum or electrolytic capacitor in parallel with a small value $(0.1 \mu \mathrm{~F})$ chip capacitor works well in most cases.

A ground plane is strongly recommended to control noise. Care must also be taken to minimize the capacitance to ground seen by the amplifier's inverting input (-IN). The larger this capacitance, the worse the gain peaking, resulting in pulse overshoot and possible instability. It is recommended that the ground plane be removed under
traces connected to -IN, and that connections to -IN be kept as short as possible to minimize the capacitance from this node to ground.

## Driving Capacitive Loads

Capacitive loads will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases the oscillation can be avoided by placing an isolation resistor ( $R$ ) in series with the output as shown in Figure 6.


FIGURE 6. PLACEMENT OF THE OUTPUT ISOLATION RESISTOR, R

The selection criteria for the isolation resistor is highly dependent on the load, but $27 \Omega$ has been determined to be a good starting value.

## Power Dissipation Considerations

Due to the high supply current inherent in dual amplifiers, care must be taken to insure that the maximum junction temperature ( $T_{J}$, see Absolute Maximum Ratings) is not exceeded. Figure 7 shows the maximum ambient temperature versus supply voltage for the available package styles (Plastic DIP, SOIC). At $\pm 5 V_{\text {DC }}$ quiescent operation both package styles may be operated over the full industrial range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. It is recommended that thermal calculations, which take into account output power, be performed by the designer.


FIGURE 7. MAXIMUM OPERATING AMBIENT TEMPERATURE vs SUPPLY VOLTAGE

Typical Performance Curves $V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified


FIGURE 8. NON-INVERTING FREQENCY RESPONSE


FIGURE 10. PHASE RESPONSE AS A FUNCTION OF FREQUENCY


FIGURE 12. BANDWIDTH AND GAIN PEAKING vs FEEDBACK RESISTANCE


FIGURE 9. INVERTING FREQUENCY RESPONSE


FIGURE 11. BANDWIDTH AND GAIN PEAKING vs FEEDBACK RESISTANCE


FIGURE 13. BANDWIDTH AND GAIN PEAKING vs LOAD RESISTANCE

## Typical Performance Curves $V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)



FIGURE 14. BANDWIDTH vs FEEDBACK RESISTANCE


FIGURE 16. DIFFERENTIAL GAIN vs SUPPLY VOLTAGE


FIGURE 18. DISTORTION vs FREQUENCY


FIGURE 15. SMALL SIGNAL OVERSHOOT vs LOAD RESISTANCE


FIGURE 17. DIFFERENTIAL PHASE vs SUPPLY VOLTAGE


FIGURE 19. REJECTION RATIOS vs FREQUENCY

## Typical Performance Curves $V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)



FIGURE 20. PROPAGATION DELAY vs TEMPERATURE


FIGURE 22. FIGURE 22. SLEW RATE vs TEMPERATURE


FIGURE 24. INVERTING GAIN FLATNESS vs FREQUENCY


FIGURE 21. PROPAGATION DELAY vs SUPPLY VOLTAGE


FIGURE 23. NON-INVERTING GAIN FLATNESS vs FREQUENCY


FIGURE 25. INPUT NOISE CHARACTERISTICS



FIGURE 26. INPUT OFFSET VOLTAGE vs TEMPERATURE


FIGURE 28. -INPUT BIAS CURRENT vs TEMPERATURE


FIGURE 30. SUPPLY CURRENT vs SUPPLY VOLTAGE


FIGURE 27. +INPUT BIAS CURRENT vs TEMPERATURE


FIGURE 29. TRANSIMPEDANCE vs TEMPERATURE


FIGURE 31. REJECTION RATIO vs TEMPERATURE

Typical Performance Curves $V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, A_{V}=+1, R_{F}=1 \mathrm{k} \Omega, R_{L}=400 \Omega, T_{A}=25^{\circ} \mathrm{C}$,
Unless Otherwise Specified (Continued)


FIGURE 32. SUPPLY CURRENT vs DISABLE INPUT VOLTAGE


FIGURE 34. OUTPUT SWING vs LOAD RESISTANCE


FIGURE 36. INPUT BIAS CURRENT CHANGE BETWEEN CHANNELS vs TEMPERATURE


FIGURE 33. OUTPUT SWING vs TEMPERATURE


FIGURE 35. INPUT OFFSET VOLTAGE CHANGE BETWEEN CHANNELS vs TEMPERATURE


FIGURE 37. CHANNEL SEPARATION vs FREQUENCY

Typical Performance Curves $V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, A_{V}=+1, R_{F}=1 \mathrm{k} \Omega, R_{L}=400 \Omega, T_{A}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)


FIGURE 38. DISABLE FEEDTHROUGH vs FREQUENCY


FIGURE 39. TRANSIMPEDANCE vs FREQUENCY


FIGURE 40. TRANSIMPEDENCE vs FREQUENCY

Die Characteristics
DIE DIMENSIONS:
$1650 \mu \mathrm{~m} \times 2540 \mu \mathrm{~m} \times 483 \mu \mathrm{~m}$

## METALLIZATION:

Type: Metal 1: AICu (1\%)
Thickness: Metal 1: $8 \mathrm{k} \AA \pm 0.4 \mathrm{k} \AA$
Type: Metal 2: AICu (1\%)
Thickness: Metal 2: $16 \mathrm{k} \AA \pm 0.8 \mathrm{k} \AA$

SUBSTRATE POTENTIAL (Powered Up):
V-

## PASSIVATION:

Type: Nitride
Thickness: $4 \mathrm{k} \AA \pm 0.4 \mathrm{k} \AA$
TRANSISTOR COUNT:
124
PROCESS:
High Frequency Bipolar Dielectric Isolation

## Metallization Mask Layout

HA5023


## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

| DATE | REVISION | CHANGE |
| :---: | :---: | :---: |
| September 30, 2015 | FN3393.9 | - Updated Ordering Information Table on page 1. <br> - Added Revision History. <br> - Added About Intersil Verbiage. <br> - Updated POD M8.15 to latest revision changes are as follow: <br> -Revision 1 to Revision 2 Changes: <br> Updated to new POD format by removing table and moving dimensions onto drawing and adding land pattern <br> -Revision 2 to Revision 3 Changes: <br> Changed in Typical Recommended Land Pattern the following: $\begin{aligned} & 2.41(0.095) \text { to } 2.20(0.087) \\ & 0.76(0.030) \text { to } 0.60(0.023) \\ & 0.200 \text { to } 5.20(0.205) \end{aligned}$ <br> -Revision 3 to Revision 4 Changes: <br> Changed Note 1 "1982" to "1994" |

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets. For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support.

## © Copyright Intersil Americas LLC 1998-2015. All Rights Reserved. <br> All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Dual-In-Line Plastic Packages (PDIP)


-B-


NOTES:

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions $A, A 1$ and $L$ are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
6. $E$ and $e_{A}$ are measured with the leads constrained to be perpendicular to datum -C -
7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. $e_{C}$ must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch ( 0.25 mm ).
9. N is the maximum number of terminal positions.
10. Corner leads ( $1, \mathrm{~N}, \mathrm{~N} / 2$ and $\mathrm{N} / 2+1$ ) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of $0.030-0.045$ inch (0.76-1.14mm).

## E8.3 (JEDEC MS-001-BA ISSUE D)

 8 LEAD DUAL-IN-LINE PLASTIC PACKAGE| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | - | 0.210 | - | 5.33 | 4 |
| A1 | 0.015 | - | 0.39 | - | 4 |
| A2 | 0.115 | 0.195 | 2.93 | 4.95 | - |
| B | 0.014 | 0.022 | 0.356 | 0.558 | - |
| B1 | 0.045 | 0.070 | 1.15 | 1.77 | 8, 10 |
| C | 0.008 | 0.014 | 0.204 | 0.355 | - |
| D | 0.355 | 0.400 | 9.01 | 10.16 | 5 |
| D1 | 0.005 | - | 0.13 | - | 5 |
| E | 0.300 | 0.325 | 7.62 | 8.25 | 6 |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 | 5 |
| e | 0.10 | BSC | 2.54 | BSC | - |
| $\mathrm{e}_{\mathrm{A}}$ | 0.30 | SSC | 7.62 | BSC | 6 |
| $\mathrm{e}_{\mathrm{B}}$ | - | 0.430 | - | 10.92 | 7 |
| L | 0.115 | 0.150 | 2.93 | 3.81 | 4 |
| N | 8 |  | 8 |  | 9 |

Rev. 0 12/93

## Package Outline Drawing

## M8.15

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE
Rev 4, 1/12


## NOTES:

1. Dimensioning and tolerancing per ANSI Y14.5M-1994.
2. Package length does not include mold flash, protrusions or gate burrs Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch ) per side.
4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
5. Terminal numbers are shown for reference only.
6. The lead width as measured 0.36 mm ( 0.014 inch ) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch ).
7. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Operational Amplifiers - Op Amps category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
NCV33072ADR2G LM358SNG 430227FB UPC824G2-A LT1678IS8 042225DB 058184EB UPC822G2-A UPC259G2-A UPC258G2-A NCV33202DMR2G NTE925 AZV358MTR-G1 AP4310AUMTR-AG1 HA1630D02MMEL-E HA1630S01LPEL-E SCY33178DR2G NJU77806F3-TE1 NCV5652MUTWG NCV20034DR2G LM324EDR2G LM2902EDR2G NTE7155 NTE778S NTE871 NTE924 NTE937 MCP6V17T-E/MNY MCP6V19-E/ST MXD8011HF MCP6V16UT-E/OT MCP6V17T-E/MS MCP6V19T-E/ST SCY6358ADR2G ADA4523-1BCPZ ADA4523-1BCPZ-RL7 2SD965T-R RS6332PXK BDM8551 BDM321 MD1324 CA3140AN COS8052SR COS8552SR $\underline{\text { COS8554SR COS2177SR COS2353SR COS724TR LM2902M/TR ASOPD4580S-R }}$

