

HA-5002

110MHz, High Slew Rate, High Output Current Buffer

FN2921 Rev 12.00 October 18, 2013

The HA-5002 is a monolithic, wideband, high slew rate, high output current, buffer amplifier.

Utilizing the advantages of the Intersil D.I. technologies, the HA-5002 current buffer offers 1300V/ μ s slew rate with 110MHz of bandwidth. The \pm 200mA output current capability is enhanced by a 3 Ω output impedance.

The monolithic HA-5002 will replace the hybrid LH0002 with corresponding performance increases. These characteristics range from the $3000 k\Omega$ input impedance to the increased output voltage swing. Monolithic design technologies have allowed a more precise buffer to be developed with more than an order of magnitude smaller gain error.

The HA-5002 will provide many present hybrid users with a higher degree of reliability and at the same time increase overall circuit performance.

For the military grade product, refer to the HA-5002/883 datasheet.

Features

Voltage gain
High input impedance3000kg
Low output impedance
• Very high slew rate
Very wide bandwidth
High output current
Pulsed output current

- · Monolithic construction
- Pb-Free available (RoHS Compliant)

Applications

- · Line driver
- Data acquisition
- 110MHz buffer
- · Radar cable driver
- High power current booster
- · High power current source
- · Sample and holds
- Video products


Ordering Information


PART NUMBER	PART MARKING	TEMP. RANGE (°C)	PACKAGE	PKG. DWG.#
HA2-5002-2	HA2- 5002-2	-55 to +125	8 Pin Metal Can	T8.C
HA4P5002-5Z (Note 1)	HA4P 5002-5Z	0 to +75	20 Ld PLCC (Pb-free)	N20.35
HA9P5002-5Z (Note 1)	5002 5Z	0 to +75	8 Ld SOIC (Pb-free)	M8.15
HA9P5002-9Z (Note 1)	5002 9Z	-40 to +85	8 Ld SOIC (Pb-free)	M8.15


NOTE:

These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil
Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD020.

Pinouts







HA-5002

NOTE: Case Voltage = Floating

Absolute Maximum Ratings

Voltage Between V+ and V- Terminals	44V
Input Voltage	۷ ₁ -
Output Current (Continuous))mA
Output Current (50ms On, 1s Off))mA

Operating Conditions

Temperature Range	
HA-5002-2	55°C to +125°C
HA-5002-5	0°C to +75°C
HA-5002-9	40°C to +85°C

Thermal Information

Thermal Resistance	θ _{JA} (°C/W)	θ _{JC} (°C/W)
Metal Can Package (Notes 3, 4)	155	67
PLCC Package (Note 3)	74	N/A
SOIC Package (Note 3)	157	N/A
Max Junction Temperature (Hermetic Packa	ages, Note 2).	+175°C
Max Junction Temperature (Plastic Package	es, Note 2)	+150°C
Max Storage Temperature Range	65°	°C to +150°C
Max Lead Temperature (Soldering 10s) .		+300°C
(PLCC and SOIC - Lead Tips Only)		

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

- 2. Maximum power dissipation, including load conditions, must be designed to maintain the maximum junction temperature below +175°C for the can packages, and below +150°C for the plastic packages.
- 3. For $\theta_{\mbox{\scriptsize JA}}$ is measured with the component mounted on an evaluation PC board in free air.
- 4. For θ JC, the "case temp" location is the center of the exposed metal pad on the package underside.

 $\textbf{Electrical Specifications} \hspace{0.5cm} V_{SUPPLY} = \pm 12 V \text{ to } \pm 15 V, \hspace{0.1cm} R_S = 50 \Omega, \hspace{0.1cm} R_L = 1 k \Omega, \hspace{0.1cm} C_L = 10 pF, \hspace{0.1cm} \text{Unless Otherwise Specified } T_{SUPPLY} = \pm 12 V \text{ to } \pm 15 V, \hspace{0.1cm} R_S = 50 \Omega, \hspace{0.1cm} R_L = 1 k \Omega, \hspace{0.1cm} R_L = 10 pF, \hspace{0.1cm} \text{Unless Otherwise Specified } T_{SUPPLY} = \pm 12 V \text{ to } \pm 15 V, \hspace{0.1cm} R_S = 50 \Omega, \hspace{0.1cm} R_L = 1 k \Omega, \hspace{0.1cm} R_L = 10 pF, \hspace{0.1cm} \text{Unless Otherwise Specified } T_{SUPPLY} = \pm 12 V \text{ to } \pm 15 V, \hspace{0.1cm} R_S = 50 \Omega, \hspace{0.1cm} R_L = 1 k \Omega, \hspace{0.1cm} R_L = 10 pF, \hspace{0.1cm}$

	TEST	TEMP	HA-5002-2			HA-5002-5, -9			
PARAMETER	CONDITIONS	(°C)	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS	*	'		'		'			"
Offset Voltage		25	-	5	20	-	5	20	mV
		Full	-	10	30	-	10	30	mV
Average Offset Voltage Drift		Full	-	30	-	-	30	-	μV/°C
Bias Current		25	-	2	7	-	2	7	μА
		Full	-	3.4	10	-	2.4	10	μА
Input Resistance		Full	1.5	3	-	1.5	3	-	MΩ
Input Noise Voltage	10Hz-1MHz	25	-	18	-	-	18	-	μV _{P-P}
TRANSFER CHARACTERISTIC	CS			'					•
Voltage Gain	$R_L = 50\Omega$	25	-	0.900	-	-	0.900	-	V/V
$(V_{OUT} = \pm 10V)$	$R_L = 100\Omega$	25	-	0.971	-	-	0.971	-	V/V
	$R_L = 1k\Omega$	25	-	0.995	-	-	0.995	-	V/V
	$R_L = 1k\Omega$	Full	0.980	-	-	0.980	-	-	V/V
-3dB Bandwidth	$V_{IN} = 1V_{P-P}$	25	-	110	-	-	110	-	MHz
AC Current Gain		25	-	40	-	-	40	-	A/mA
OUTPUT CHARACTERISTICS				'					•
Output Voltage Swing	$R_L = 100\Omega$	25	±10	±10.7	-	±10	±11.2	-	V
	$R_L = 1k\Omega$, $V_S = \pm 15V$	Full	±10	±13.5	-	±10	±13.9	-	V
	$R_L = 1k\Omega$, $V_S = \pm 12V$	Full	±10	±10.5	-	±10	±10.5	-	V
Output Current	$V_{IN} = \pm 10V$, $R_L = 40\Omega$	25	-	220	-	-	220	-	mA
Output Resistance		Full	=	3	10	-	3	10	Ω
Harmonic Distortion	$V_{IN} = 1V_{RMS}$, $f = 10kHz$	25	-	<0.005	-	-	<0.005	-	%
TRANSIENT RESPONSE									
Full Power Bandwidth (Note 5)		25	-	20.7	-	-	20.7	-	MHz
Rise Time		25	-	3.6	-	-	3.6	-	ns
Propagation Delay		25	-	2	-	-	2	-	ns
Overshoot		25	-	30	-	-	30	-	%
Slew Rate		25	1.0	1.3	=	1.0	1.3	-	V/ns
Settling Time	To 0.1%	25	-	50	-	-	50	-	ns
Differential Gain	$R_L = 500\Omega$	25	-	0.06	-	-	0.06	-	%
Differential Phase	$R_L = 500\Omega$	25	-	0.22	-	-	0.22	-	٥



	TEST TEMP		HA-5002-2			HA-5002-5, -9			
PARAMETER	CONDITIONS	(°C)	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
POWER REQUIREMENTS		·							
Supply Current		25	=	8.3	-	-	8.3	-	mA
		Full	=	-	10	-	-	10	mA
Power Supply Rejection Ratio	A _V = 10V	Full	54	64	-	54	64	-	dB

NOTE:

5. FPBW =
$$\frac{\text{Slew Rate}}{2\pi V_{PEAK}}$$
; V_{P} = 10V ·

Test Circuit and Waveforms







FIGURE 1. LARGE AND SMALL SIGNAL RESPONSE



SMALL SIGNAL WAVEFORMS




LARGE SIGNAL WAVEFORMS



 $R_S=50\Omega,\,R_L=1k\Omega$


SMALL SIGNAL WAVEFORMS



 $R_S = 50\Omega$, $R_L = 1k\Omega$

LARGE SIGNAL WAVEFORMS

Schematic Diagram



Application Information

Layout Considerations

The wide bandwidth of the HA-5002 necessitates that high frequency circuit layout procedures be followed. Failure to follow these guidelines can result in marginal performance.

Probably the most crucial of the RF/video layout rules is the use of a ground plane. A ground plane provides isolation and minimizes distributed circuit capacitance and inductance which will degrade high frequency performance.

Other considerations are proper power supply bypassing and keeping the input and output connections as short as possible which minimizes distributed capacitance and reduces board space.

Power Supply Decoupling

For optimal device performance, it is recommended that the positive and negative power supplies be bypassed with capacitors to ground. Ceramic capacitors ranging in value from 0.01 to 0.1 μF will minimize high frequency variations in supply voltage, while low frequency bypassing requires larger valued capacitors since the impedance of the capacitor is dependent on frequency.

It is also recommended that the bypass capacitors be connected close to the HA-5002 (preferably directly to the supply pins).

Operation at Reduced Supply Levels

The HA-5002 can operate at supply voltage levels as low as $\pm 5V$ and lower. Output swing is directly affected as well as slight reductions in slew rate and bandwidth.

Short Circuit Protection

The output current can be limited by using the following circuit:

$$R_{LIM} = \frac{V_{+}}{I_{OUTMAX}} = \frac{V_{-}}{I_{OUTMAX}}$$

$$V_{+} = \frac{V_{+}}{I_{OUTMAX}} = 200 \text{mA}$$


$$(CONTINUOUS)$$

$$V_{1} + V_{2} + V_$$

Capacitive Loading

The HA-5002 will drive large capacitive loads without oscillation but peak current limits should not be exceeded. Following the formula I = Cdv/dt implies that the slew rate or the capacitive load must be controlled to keep peak current below the maximum or use the current limiting approach as shown. The HA-5002 can become unstable with small capacitive loads (50pF) if certain precautions are not taken. Stability is enhanced by any one of the following: a source resistance in series with the input of 50Ω to $1k\Omega$; increasing capacitive load to 150pF or greater; decreasing C_{LOAD} to 20pF or less; adding an output resistor of 10Ω to 50Ω ; or adding feedback capacitance of 50pF or greater. Adding source resistance generally yields the best results.





$$P_{DMAX} = \frac{T_{JMAX} - T_{A}}{\theta_{JC} + \theta_{CS} + \theta_{SA}}$$

Where: T_{JMAX} = Maximum Junction Temperature of the Device

 $T_A = Ambient$

 θ_{JC} = Junction to Case Thermal Resistance


 θ_{CS} = Case to Heat Sink Thermal Resistance

 θ_{SA} = Heat Sink to Ambient Thermal Resistance

Graph is based on:
$$P_{DMAX} = \frac{T_{JMAX} - T_{A}}{\theta_{JA}}$$

FIGURE 2. MAXIMUM POWER DISSIPATION vs TEMPERATURE

Typical Application






FIGURE 3. COAXIAL CABLE DRIVER - 50Ω SYSTEM

Typical Performance Curves




FIGURE 4. GAIN/PHASE vs FREQUENCY ($R_L = 1k\Omega$)




FIGURE 5. GAIN/PHASE vs FREQUENCY ($R_L = 50\Omega$)

Typical Performance Curves (Continued)




FIGURE 6. VOLTAGE GAIN vs TEMPERATURE ($R_L = 100\Omega$)




FIGURE 8. OFFSET VOLTAGE vs TEMPERATURE




FIGURE 10. MAXIMUM OUTPUT VOLTAGE vs TEMPERATURE




FIGURE 7. VOLTAGE GAIN vs TEMPERATURE ($R_L = 1 k\Omega$)




FIGURE 9. BIAS CURRENT vs TEMPERATURE




FIGURE 11. SUPPLY CURRENT vs TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 12. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 14. V_{OUT} MAXIMUM vs V_{SUPPLY}




FIGURE 16. SLEW RATE vs SUPPLY VOLTAGE




FIGURE 13. INPUT/OUTPUT IMPEDANCE vs FREQUENCY




FIGURE 15. PSRR vs FREQUENCY




FIGURE 17. GAIN ERROR vs INPUT VOLTAGE

Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

V₁-

TRANSISTOR COUNT:


27

PROCESS:

Bipolar Dielectric Isolation

Metallization Mask Layout

HA-5002



© Copyright Intersil Americas LLC 2003-2013. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html


Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



Metal Can Packages (Can)



NOTES:


- (All leads) Øb applies between L1 and L2. Øb1 applies between L2 and 0.500 from the reference plane. Diameter is uncontrolled in L1 and beyond 0.500 from the reference plane.
- 2. Measured from maximum diameter of the product.
- 3. α is the basic spacing from the centerline of the tab to terminal 1 and β is the basic spacing of each lead or lead position (N -1 places) from α , looking at the bottom of the package.
- 4. N is the maximum number of terminal positions.
- 5. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 6. Controlling dimension: INCH.

T8.C MIL-STD-1835 MACY1-X8 (A1) 8 LEAD METAL CAN PACKAGE

	INCHES		MILLIN	MILLIMETERS			
SYMBOL	MIN	MAX	MIN	MAX	NOTES		
Α	0.165	0.185	4.19	4.70	-		
Øb	0.016	0.019	0.41	0.48	1		
Øb1	0.016	0.021	0.41	0.53	1		
Øb2	0.016	0.024	0.41	0.61	-		
ØD	0.335	0.375	8.51	9.40	-		
ØD1	0.305	0.335	7.75	8.51	-		
ØD2	0.110	0.160	2.79	4.06	-		
е	0.200	BSC	5.08	5.08 BSC			
e1	0.100	BSC	2.54	-			
F	-	0.040	-	1.02	-		
k	0.027	0.034	0.69	0.86	-		
k1	0.027	0.045	0.69	1.14	2		
L	0.500	0.750	12.70	19.05	1		
L1	-	0.050	-	1.27	1		
L2	0.250	ı	6.35	-	1		
Q	0.010	0.045	0.25	1.14	-		
α	45° BSC		45° BSC		3		
β	45 ⁰	45° BSC		45° BSC			
N	8	8		8	4		

Rev. 0 5/18/94

Plastic Leaded Chip Carrier Packages (PLCC)



NOTES:

- Controlling dimension: INCH. Converted millimeter dimensions are not necessarily exact.
- 2. Dimensions and tolerancing per ANSI Y14.5M-1982.
- 3. Dimensions D1 and E1 do not include mold protrusions. Allowable mold protrusion is 0.010 inch (0.25mm) per side. Dimensions D1 and E1 include mold mismatch and are measured at the extreme material condition at the body parting line.
- 4. To be measured at seating plane -C- contact point.
- 5. Centerline to be determined where center leads exit plastic body.
- 6. "N" is the number of terminal positions.

N20.35 (JEDEC MS-018AA ISSUE A)
20 LEAD PLASTIC LEADED CHIP CARRIER PACKAGE


	INCHES		MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.165	0.180	4.20	4.57	-
A1	0.090	0.120	2.29	3.04	-
D	0.385	0.395	9.78	10.03	-
D1	0.350	0.356	8.89	9.04	3
D2	0.141	0.169	3.59	4.29	4, 5
E	0.385	0.395	9.78	10.03	-
E1	0.350	0.356	8.89	9.04	3
E2	0.141	0.169	3.59	4.29	4, 5
N	2	0	2	20	6


Rev. 2 11/97


Package Outline Drawing


M8.15

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev $\mathbf{4}, \mathbf{1/12}$









NOTES:

- 1. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- Package length does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 5. Terminal numbers are shown for reference only.
- The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
- 8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

LXV200-024SW 74AUP2G34FW3-7 HEF4043BP NLU1GT126CMUTCG PI74FCT3244L MC74HCT365ADTR2G Le87401NQC

Le87402MQC 028192B 042140C 051117G 070519XB NL17SZ07P5T5G NLU1GT126AMUTCG 74AUP1G17FW5-7 74LVC2G17FW4-7

CD4502BE 5962-8982101PA 5962-9052201PA 74LVC1G125FW4-7 NL17SH17P5T5G 74HCT126T14-13 NL17SH125P5T5G

NLV37WZ07USG RHRXH162244K1 74AUP1G34FW5-7 74AUP1G07FW5-7 74LVC2G126RA3-7 NLX2G17CMUTCG

74LVCE1G125FZ4-7 Le87501NQC 74AUP1G126FW5-7 TC74HC4050AP(F) 74LVCE1G07FZ4-7 NLX3G16DMUTCG

NLX2G06AMUTCG NLU2G17AMUTCG LE87100NQC LE87100NQCT LE87285NQC LE87285NQCT LE87290YQCT LE87511NQCT LE87557NQCT LE87557NQCT LE87614MQC LE87614MQCT LE87286NQCT