### Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



## 32

# SH7616

Hardware Manual

Renesas 32-Bit RISC
Microcomputer
SuperH™ RISC engine Family/
SH7600 Series

SH7616 HD6417616

- 1. These materials are intended as a reference to assist our customers in the selection of the I Technology Corp. product best suited to the customer's application; they do not convey any under any intellectual property rights, or any other rights, belonging to Renesas Technology a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of a party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms
- circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, progra algorithms represents information on products at the time of publication of these materials, a subject to change by Renesas Technology Corp. without notice due to product improvemen other reasons. It is therefore recommended that customers contact Renesas Technology C an authorized Renesas Technology Corp. product distributor for the latest product information

before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.co

4. When using any or all of the information contained in these materials, including product data diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a system before making a final decision on the applicability of the information and products. F

Technology Corp. assumes no responsibility for any damage, liability or other loss resulting information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a

system that is used under circumstances in which human life is potentially at stake. Please Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor considering the use of a product contained herein for any specific purposes, such as appara systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater us 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproducwhole or in part these materials.

7. If these products or technologies are subject to the Japanese export control restrictions, the be exported under a license from the Japanese government and cannot be imported into a other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/o

8. Please contact Renesas Technology Corp. for further details on these materials or the production contained therein.

country of destination is prohibited.

Rev. 2.00 Mar 09, 2006 page ii of xxvi RENESAS memory access entroller (DMAC), and I/O ports, making it ideal for use as a microco electronic devices that require high speed together with low power consumption.

Intended Readership: This manual is intended for users undertaking the design of an a system using the SH7616. Readers using this manual require a knowledge of electrical circuits, logic circuits, and microcomput

Purpose: The purpose of this manual is to give users an understanding of t functions and electrical characteristics of the SH7616. Details of instructions can be found in the SH-1, SH-2, SH-DSP Programm which should be read in conjunction with the present manual.

### Using this Manual:

Follow the Table of Contents. This manual is broadly divided into sections on the control functions, peripheral functions, and electrical characteristics.

• For an overall understanding of the SH7616's functions

http://www.renesas.com/

For a detailed understanding of CPU functions
 Refer to the separate publication SH-1, SH-2, SH-DSP Programming Manual.

 Note on bit notation: Bits are shown in high-to-low order from left to right.

Related Material: The latest information is available at our Web Site. Please make have the most up-to-date information available.

Rev. 2.00 Mar 09, 2006 p

High-performance Embedded Workshop Users Manual	REJ10J0886
Application Note:	
Manual Title	ADE No.
C/C++ Complier	REJ05B0463

C/C++ Complier, Assembler, Optimized Linkage Editor User's Manual

ADE No.

REJ10B0152

REJ10B0210

Rev. 2.00 Mar 09, 2006 page iv of xxvi  $\,$ 

**Manual Title** 

Simulator Debugger Users Manual



		Figure 2.4 shows the are shown in table 2 handled as system	2.2. Registers A0	, X0, X1, Y0, Y1, ar
7.1.5 Address Map	255	Table amended		
Table 7.3 Address Map		Address H'1000E000-H'1000EFFF		Memory
		H'1001E000-H'1001EFFF	On-chip Y RAM area	
7.2.7 Individual Memory Control Register (MCR)	269 to 274	Description replace	d	
Bits 1 and 15				
• For synchronous DRAM interface				
Bits 7, 5, and 4				
7.5.11 64 Mbit	323	Description amende	ed	

Description added

Synchronous DRAM

(2 Mword × 32-bit)

Connection

Access

2.1.4 DSP Registers 37

the synchronous DRAM used.

31 29 28

010

Synchronous DRAM Mode Settings: To make mode s

the synchronous DRAM, write to address X+H'FFFF000

X+H'FFFF8000 from the CPU. (X represents the setting Whether to use X+H'FFFF0000 or X+H'FFFF8000 deter

369 Figure amended Associative purge:

8.4.7 Associative **Purges** Bit

Figure 8.11

Associative Purge Address

Number of bits 3



Rev. 2.00 Mar 09, 2006

Tag address

19

Entry

			RMAFCE	_	_	_	_	_	_
		Initial value:	0	0	0	0	0	0	0
		R/W:	R/W	R	R	R	R	R	R
		Bits 31 to 8—Reso	erved Thes	e bits are	always re	ad as 0. T	he write v	alue shoul	d alwa
		Bit 7—Multicast A	Address Fra	me Recei	ive (RMA	F): Bit Co	py Enable	(RMAFC	E)
		Bit 7: RMAFCE	Descripti	on					
		0	Enables t descriptor		bit status	to be indi	cated in th	e RFS7 bi	t in the
		1	Disables the receiv		ce of corre tor.	sponding :	source to	be indicate	ed in the
		Bits 6 to 0—Reser	ved: These	bits are a	always rea	d as 0. Th	e write va	lue should	alway
10.3.1 Descriptor List and Data Buffers	450	Description a							
LIST ATIO DATA DUTIETS		Bit 27—Transmit indicated by bits 2		` /	Indicates	that one	or other b	it of the ti	ansmi
Transmit Descriptor 0		indicated by bits 2	0 10 0 18 80	i					
(TD0)		Bit 27: TFE	Descript	ion					
		0	No error	during tra	ansmissio	n			
		1	An error	of some l	kind occur	red durin	g transmis	ssion (see	bits 26
		Bits 26 to 0—Tranduring frame trans		e Status 2	26 to 0 (T	FS26 to T	FS0): Th	ese bits in	ıdicate
		TFS26 to TFS	9—Reserve	ed					
		• TFS8—Terans	mit Abort	Detect					ŀ
			t is set to 1 Transmit		y of Tran ror bit (bi				is set.

• TFS7 to TFS5—Reserved

Rev. 2.00 Mar 09, 2006 page vi of xxvi



Rev. 2.00 Mar 09, 2006 p

•	Bits 26 to 0—Receive Frame Status 26 to 0 (RFS26 t
	These bits indicate the error status during frame rece
•	RFS26 to RFS10—Reserved
•	RFS9—Receive FIFO Overflow (corresponds to RFC
	EESR)
•	RFS8—Reserve Abort Detect
	Note: This bit is set to 1 when any of Receive Franchit 9, bit 7, bits 4 to 0 is set. When this bit is Receive Frame Error bit (bit 27: RFE) is set

U

- RFS7— Receive Multicast Address Frame (correspon RMAF bit in EESR)
- RFS6—Reserved\*1
  - RSF5— Receive Frame Discard Request Assertion
- (corresponds to RFAR bit in EESR)\*1 RFS4—Receive Residual-Bit Frame (corresponds to

No error during reception

An error of some kind occurred during reception

- EESR)
- RFS3—Receive Too-Long Frame (corresponds to RT EESR)
- EESR)

RFS2—Receive Too-Short Frame (corresponds to R

- RFS1—PHY-LSI Receive Error (corresponds to PRE EESR) RFS0—CRC Error on Received Frame (corresponds
- Note: 1. Only HD6417616 is effective. HD6417615 is bit.

Rev. 2.00 Mar 09, 2006 page viii of xxvi

RENESAS

in EESR)

Sources and DMAC  Description amended  Each SIOF channel has four interrupt sources: the error interrupt (RERI0) request, transmit-underrunt (TERI0) request, receive-data-full interrupt/receivergister-full interrupt (RDFI0) request, and transminterrupt/transmit-control-data-register-empty interrequest. Table 15.3 shows the interrupt sources a priorities. The RDFI0 and TDEI0 interrupts are error RCIE, TIE, and TCIE bits, respectively, in SICTR TERI0 interrupts cannot be disabled.
error interrupt (RERIO) request, transmit-underrunt (TERIO) request, receive-data-full interrupt/receivergister-full interrupt (RDFIO) request, and transminterrupt/transmit-control-data-register-empty interrupts. Table 15.3 shows the interrupt sources a priorities. The RDFIO and TDEIO interrupts are er RCIE, TIE, and TCIE bits, respectively, in SICTR
Table 15.3 SIOF 664 Table amended
Interrupt Sources Interrupt Source Description
Course Bosonipuon
RERIO Receive overrun error (RERR)

TDEI0

Table amended

**Abbreviation** 

SH7616

904

Address bus

Description amended

14.3.4 Operation in 613

Appendix C

Table C.1 SH7616

Product Lineup

CPU

Receive Control Data Register Full (RCD)

Transmit Control Data Register Empty (TCD)

Operating

Frequency

62.5 MHz

Mark Code

Rev. 2.00 Mar 09, 2006 p

HD6417616SF

Possible

Pa

ΡL

Transmit data register empty (TDRE)/

**DMAC** 

<b>R</b> E	ENE	ES,	ΛS

Voltage

3.3 V



Rev. 2.00 Mar 09, 2006 page x of xxvi

RENESAS

	1.3.2	Pin Functions
	1.3.3	Pin Multiplexing
1.4	Process	sing States
Secti	on 2	CPU
2.1		er Configuration
	2.1.1	General Registers
	2.1.2	Control Registers
	2.1.3	System Registers
	2.1.4	DSP Registers
	2.1.5	Notes on Guard Bits and Overflow Treatment
	2.1.6	Initial Values of Registers
2.2	Data Fo	ormats
	2.2.1	Data Format in Registers
	2.2.2	Data Formats in Memory
	2.2.3	Immediate Data Format
	2.2.4	DSP Type Data Formats
	2.2.5	DSP Type Instructions and Data Formats
2.3	CPU C	ore Instruction Features
2.4	Instruct	tion Formats
	2.4.1	CPU Instruction Addressing Modes
	2.4.2	DSP Data Addressing.

2.4.3

2.4.4

2.5.1

2.5.2

2.5.3

2.5.4

2.6.1

2.5

2.6

RENESAS

Usage Notes

Instruction Formats for CPU Instructions

Instruction Formats for DSP Instructions.

CPU Instruction Set

DSP Data Transfer Instruction Set

DSP Operation Instruction Set

Various Operation Instructions

When not using DSP instructions

Rev. 2.00 Mar 09, 2006 p

Instruction Set

	3.2.3	Connecting a Crystal Resonator
	3.2.4	External Clock Input
	3.2.5	Operating Frequency Selection by Register
	3.2.6	Clock Modes and Frequency Ranges
	3.2.7	Notes on Board Design
3.3	Bus W	Vidth of the CS0 Area
Section	on 4	Exception Handling
		iew
	4.1.1	Types of Exception Handling and Priority Order
	4.1.2	Exception Handling Operations
	4.1.3	Exception Vector Table
4.2	Resets	3
	4.2.1	Types of Resets
	4.2.2	Power-On Reset
	4.2.3	Manual Reset
4.3	Addre	ss Errors
	4.3.1	Sources of Address Errors
	4.3.2	Address Error Exception Handling
4.4	Interru	upts
	4.4.1	Interrupt Sources
	4.4.2	Interrupt Priority Levels
	4.4.3	Interrupt Exception Handling
4.5	Excep	tions Triggered by Instructions
	4.5.1	Instruction-Triggered Exception Types
	4.5.2	Trap Instructions
	4.5.3	Illegal Slot Instructions

5.2.2 Clock Operating Mode Settings.....

Rev. 2.00 Mar 09, 2006 page xii of xxvi

General Illegal Instructions

Immediately after a Delayed Branch Instruction

Immediately after an Interrupt-Disabled Instruction.....

RENESAS

When Exception Sources Are Not Accepted

4.5.4

4.6.1 4.6.2

4.6

	5.1.3	Pin Configuration
	5.1.4	Register Configuration
5.2	Interruj	pt Sources
	5.2.1	NMI Interrupt
	5.2.2	User Break Interrupt
	5.2.3	H-UDI Interrupt
	5.2.4	IRL Interrupts
	5.2.5	IRQ Interrupts
	5.2.6	On-chip Peripheral Module Interrupts
	5.2.7	Interrupt Exception Vectors and Priority Order
5.3	Registe	er Descriptions
	5.3.1	Interrupt Priority Level Setting Register A (IPRA)
	5.3.2	Interrupt Priority Level Setting Register B (IPRB)
	5.3.3	Interrupt Priority Level Setting Register C (IPRC)
	5.3.4	Interrupt Priority Level Setting Register D (IPRD)
	5.3.5	Interrupt Priority Level Setting Register E (IPRE)
	5.3.6	Vector Number Setting Register WDT (VCRWDT)
	5.3.7	Vector Number Setting Register A (VCRA)
	5.3.8	Vector Number Setting Register B (VCRB)
	5.3.9	Vector Number Setting Register C (VCRC)
	5.3.10	Vector Number Setting Register D (VCRD)
	5.3.11	Vector Number Setting Register E (VCRE)
	5.3.12	Vector Number Setting Register F (VCRF)
	5.3.13	Vector Number Setting Register G (VCRG)

5.1.1

5.1.2

5.1 Overview......

Features .....

Block Diagram

RENESAS

Rev. 2.00 Mar 09, 2006 pa

5.3.14 Vector Number Setting Register H (VCRH)...
5.3.15 Vector Number Setting Register I (VCRI)...
5.3.16 Vector Number Setting Register J (VCRJ)...
5.3.17 Vector Number Setting Register K (VCRK)...

	5.4.1	Interrupt Sequence
	5.4.2	Stack State after Interrupt Exception Handling
5.5	Interru	pt Response Time
5.6	Sampli	ng of Pins IRL3–IRL0
5.7	Usage	Notes
Sect	tion 6	User Break Controller (UBC)
6.1	Overvi	ew
	6.1.1	Features
	6.1.2	Block Diagram
	6.1.3	Register Configuration
6.2	Registe	er Descriptions
	6.2.1	Break Address Register A (BARA)
	6.2.2	Break Address Mask Register A (BAMRA)
	6.2.3	Break Bus Cycle Register A (BBRA)
	6.2.4	Break Address Register B (BARB)
	6.2.5	Break Address Mask Register B (BAMRB)
	6.2.6	Break Bus Cycle Register B (BBRB)
	6.2.7	Break Address Register C (BARC)
	6.2.8	Break Address Mask Register C (BAMRC)
	6.2.9	Break Data Register C (BDRC)
	6.2.10	Break Data Mask Register C (BDMRC)
	6.2.11	Break Bus Cycle Register C (BBRC)
	6.2.12	Break Execution Times Register C (BETRC)
	6.2.13	Break Address Register D (BARD)
	6.2.14	Break Address Mask Register D (BAMRD)

Interrupt Operation.....

Rev. 2.00 Mar 09, 2006 page xiv of xxvi

5.4



6.2.15 Break Data Register D (BDRD).....

	6.3.4 Saved Program Counter (PC) Value
	6.3.5 X Memory Bus or Y Memory Bus Cycle Break
	6.3.6 Sequential Break
	6.3.7 PC Traces
	6.3.8 Examples of Use
	6.3.9 Usage Notes
Sec	tion 7 Bus State Controller (BSC)
7.1	Overview
	7.1.1 Features
	7.1.2 Block Diagram
	7.1.3 Pin Configuration
	7.1.4 Register Configuration
	7.1.5 Address Map
7.2	Register Descriptions
	7.2.1 Bus Control Register 1 (BCR1)
	7.2.2 Bus Control Register 2 (BCR2)
	7.2.3 Bus Control Register 3 (BCR3)
	7.2.4 Wait Control Register 1 (WCR1)
	7.2.5 Wait Control Register 2 (WCR2)
	7.2.6 Wait Control Register 3 (WCR3)
	7.2.7 Individual Memory Control Register (MCR)
	7.2.8 Refresh Timer Control/Status Register (RTCSR)
	7.2.9 Refresh Timer Counter (RTCNT)
	7.2.10 Refresh Time Constant Register (RTCOR)
7.3	Access Size and Data Alignment
	7.3.1 Connection to Ordinary Devices
	7.3.2 Connection to Little-Endian Devices
7.4	Accessing Ordinary Space
	Rev. 2.00 Mar 09, 2006 pa
	?ENESAS

User Break Operation Sequence .....

Instruction Fetch Cycle Break

Data Access Cycle Break

0.3.1

6.3.2

6.3.3

	1.5.5	Single Wittes
	7.5.6	Burst Write Mode
	7.5.7	Bank Active Function
	7.5.8	Refreshes
	7.5.9	Overlap Between Auto Precharge Cycle (Tap) and Next Access
	7.5.10	Power-On Sequence
	7.5.11	64 Mbit Synchronous DRAM (2 Mword × 32-bit) Connection
7.6	DRAM	I Interface
	7.6.1	DRAM Direct Connection
	7.6.2	Address Multiplexing
	7.6.3	Basic Timing
	7.6.4	Wait State Control
	7.6.5	Burst Access
	7.6.6	EDO Mode
	7.6.7	DRAM Single Transfer
	7.6.8	Refreshing
	7.6.9	Power-On Sequence
7.7	Burst F	ROM Interface
7.8	Idles b	etween Cycles
7.9		bitration
	7.9.1	Master Mode
7.10	Additio	onal Items
	7.10.1	Resets
	7.10.2	Access as Viewed from CPU, DMAC or E-DMAC
	7.10.3	STATS1 and STATS0 Pins
	7.10.4	BUSHiZ Specification
7.11		Notes
	_	Normal Space Access after Synchronous DRAM Write when Using DM
		When Using Iφ: Εφ Clock Ratio of 1: 1, 8-Bit Bus Width,
		and External Wait Input
	7.11.3	When connecting external device to synchronous DRAM
		,

Rev. 2.00 Mar 09, 2006 page xvi of xxvi

RENESAS

	8.4.6	Cache Initialization
	8.4.7	Associative Purges
	8.4.8	Cache Flushing.
	8.4.9	Data Array Access
	8.4.10	Address Array Access
8.5	Cache	Use
	8.5.1	Initialization
	8.5.2	Purge of Specific Lines
	8.5.3	Cache Data Coherency
	8.5.4	Two-Way Cache Mode
8.6	Usage 1	Notes
	8.6.1	Standby
	8.6.2	Cache Control Register
Sect	ion 9	Ethernet Controller (EtherC)
9.1		ew
	9.1.1	Features
	9.1.2	Configuration
	9.1.3	Pin Configuration
	9.1.4	Ethernet Controller Register Configuration
9.2	Registe	er Descriptions
	9.2.1	EtherC Mode Register (ECMR)
	9.2.2	EtherC Status Register (ECSR)
	9.2.3	EtherC Interrupt Permission Register (ECSIPR)
	9.2.4	PHY Interface Register (PIR)
	9.2.5	MAC Address High Register (MAHR)
	9.2.6	MAC Address Low Register (MALR)
	9.2.7	Receive Frame Length Register (RFLR)
		, , , , , , , , , , , , , , , , , , , ,
		Rev. 2.00 Mar 09, 2006 pa
		1.0v. 2.00 Wal 03, 2000 pe
		RENESAS

Cache-Through Access

8.4.3

8.4.4

8.4.5

10.1	0	(E-DMAC)
10.1		ew
		Features
		Configuration
	10.1.3	Descriptor Management System
	10.1.4	Register Configuration
10.2		er Descriptions
	10.2.1	E-DMAC Mode Register (EDMR)
		E-DMAC Transmit Request Register (EDTRR)
	10.2.3	E-DMAC Receive Request Register (EDRRR)
	10.2.4	Transmit Descriptor List Address Register (TDLAR)
	10.2.5	Receive Descriptor List Address Register (RDLAR)
	10.2.6	EtherC/E-DMAC Status Register (EESR)
	10.2.7	EtherC/E-DMAC Status Interrupt Permission Register (EESIPR)
	10.2.8	Transmit/Receive Status Copy Enable Register (TRSCER)
	10.2.9	Receive Missed-Frame Counter Register (RMFCR)

9.3

9.4

9.3.1

9.3.2

9.3.3

9.3.4

9.3.5

9.3.6 9.3.7

9.2.10 Frame Receive Error Counter Register (FRECK)...... 9.2.17 Too-Short Frame Receive Counter Register (TSFRCR)..... 9.2.18 Too-Long Frame Receive Counter Register (TLFRCR)..... 9.2.19 Residual-Bit Frame Counter Register (RFCR) 9.2.20 Multicast Address Frame Counter Register (MAFCR).....

Operation .....

Transmission....

Reception .....

MII Frame Timing

Accessing MII Registers Magic Packet Detection

CPU Operating Mode and Ethernet Controller Operation.....

CAM Match Signal Input Function....

RENESAS

Connection to PHY-LSI

	11.1.1	Features
	11.1.2	Block Diagram
	11.1.3	Pin Configuration
	11.1.4	Register Configuration
11.2	Registe	er Descriptions
	11.2.1	DMA Source Address Registers 0 and 1 (SAR0, SAR1)
	11.2.2	DMA Destination Address Registers 0 and 1 (DAR0, DAR1)
	11.2.3	DMA Transfer Count Registers 0 and 1 (TCR0, TCR1)
	11.2.4	DMA Channel Control Registers 0 and 1 (CHCR0, CHCR1)
	11.2.5	DMA Vector Number Registers 0 and 1 (VCRDMA0, VCRDMA1)
	11.2.6	DMA Request/Response Selection Control Registers 0 and 1
		(DRCR0, DRCR1)
	11.2.7	DMA Operation Register (DMAOR)
11.3	Operati	ion
	11.3.1	DMA Transfer Flow
	11.3.2	DMA Transfer Requests
	11.3.3	Channel Priorities
	11.3.4	DMA Transfer Types
	11.3.5	Number of Bus Cycles
	11.3.6	DMA Transfer Request Acknowledge Signal Output Timing
	11.3.7	DREQn Pin Input Detection Timing
	11.3.8	DMA Transfer End
	11.3.9	BH Pin Output Timing
11.4	Usage 1	Examples
	-	
		Rev. 2.00 Mar 09, 2006 pa



10.3.1 Descriptor List and Data Buffers

10.3.2 Transmission

10.3.3 Reception

10.3.4 Multi-Buffer Frame Transmit/Receive Processing

	12 2 1	Free-Running Counter (FRC)
		Output Compare Registers A and B (OCRA and OCRB)
		Input Capture Register (FICR)
		Timer Interrupt Enable Register (TIER)
		Free-Running Timer Control/Status Register (FTCSR)
		Timer Control Register (TCR)
		Timer Output Compare Control Register (TOCR)
12.3		terface
12.3		ion
12.7	-	FRC Count Timing
		Output Timing for Output Compare
		FRC Clear Timing.
		Input Capture Input Timing
		Input Capture Flag (ICF) Setting Timing.
		Output Compare Flag (OCFA, OCFB) Setting Timing
		Timer Overflow Flag (OVF) Setting Timing
12.5		ot Sources
12.6	_	le of FRT Use
12.7	-	Notes
	12.7.1	Contention between FRC Write and Clear
	12.7.2	Contention between FRC Write and Increment
	12.7.3	Contention between OCR Write and Compare Match
	12.7.4	Internal Clock Switching and Counter Operation
	12.7.5	Timer Output (FTOA, FTOB)
Sect	ion 13	Watchdog Timer (WDT)
13.1	Overvi	ew
	13.1.1	Features
	13.1.2	Block Diagram
	13 1 3	Pin Configuration

Rev. 2.00 Mar 09, 2006 page xx of xxvi

RENESAS

Register Descriptions

13.4.2	Changing CKS2 to CKS0 Bit Values
13.4.3	Switching between Watchdog Timer Mode and Interval Timer Mode
13.4.4	System Reset with WDTOVF
	Internal Reset in Watchdog Timer Mode
	•
Section 14	Serial Communication Interface with FIFO (SCIF)
14.1 Overv	iew
14.1.1	Features
14.1.2	Block Diagrams
14.1.3	Pin Configuration
14.1.4	Register Configuration
14.2 Regist	er Descriptions
14.2.1	Receive Shift Register (SCRSR)
14.2.2	Receive FIFO Data Register (SCFRDR)
	Transmit Shift Register (SCTSR)
	Transmit FIFO Data Register (SCFTDR)
14.2.5	Serial Mode Register (SCSMR)
	Serial Control Register (SCSCR)
14.2.7	Serial Status 1 Register (SC1SSR)
	Serial Status 2 Register (SC2SSR)
	Bit Rate Register (SCBRR)
	0 FIFO Control Register (SCFCR)
	÷ , , , ,

14.3

15.5.2 Operation in interval Timer Mode..... 13.3.3 Operation when Standby Mode is Cleared..... 13.3.4 Timing of Overflow Flag (OVF) Setting ...... 13.3.5 Timing of Watchdog Timer Overflow Flag (WOVF) Setting..... 13.4 Usage Notes 13.4.1 Contention between WTCNT Write and Increment.....

RENESAS

Rev. 2.00 Mar 09, 2006 pa

14.2.11 FIFO Data Count Register (SCFDR) 14.2.12 FIFO Error Register (SCFER) 14.2.13 IrDA Mode Register (SCIMR)..... Operation.....

Sect	ion 15	Serial I/O with FIFO (SIOF)
15.1	Overvi	ew
	15.1.1	Features
15.2	Registe	er Configuration
		Receive Shift Register (SIRSR)
		Receive Data Register (SIRDR)
		Transmit Shift Register (SITSR)
		Transmit Data Register (SITDR)
	15.2.5	Serial Control Register (SICTR)
	15.2.6	
	15.2.7	Receive Control Data Register (SIRCDR)
		Transmit Control Data Register (SITCDR)
		FIFO Control Register (SIFCR)
		FIFO Data Count Register (SIFDR)
15.3	Operati	ion
	15.3.1	Input when TRMD = 0 in SIFCR
	15.3.2	Output when TRMD = 0 in SIFCR
	15.3.3	Output when TRMD = 1 in SIFCR
15.4	SIOF I	nterrupt Sources and DMAC
Sect	ion 16	Serial I/O (SIO)
16.1	Overvi	ew
	16.1.1	Features
16.2	Registe	er Configuration

Rev. 2.00 Mar 09, 2006 page xxii of xxvi

16.3

16.2.1 Receive Shift Register (SIRSR).

16.2.2 Receive Data Register (SIRDR).

16.2.3 Transmit Shift Register (SITSR).

16.2.4 Transmit Data Register (SITDR).

16.2.5 Serial Control Register (SICTR).

16.2.6 Serial Status Register (SISTR).

Operation.

	17.2.2 Timer Mode Register (TMDR)
	17.2.3 Timer I/O Control Register (TIOR)
	17.2.4 Timer Interrupt Enable Register (TIER)
	17.2.5 Timer Status Register (TSR)
	17.2.6 Timer Counter (TCNT)
	17.2.7 Timer General Register (TGR)
	17.2.8 Timer Start Register (TSTR)
	17.2.9 Timer Synchronous Register (TSYR)
17.3	Interface to Bus Master
	17.3.1 16-Bit Registers
	17.3.2 8-Bit Registers
17.4	Operation
	17.4.1 Overview
	17.4.2 Basic Functions
	17.4.3 Synchronous Operation
	17.4.4 Buffer Operation
	17.4.5 PWM Modes
	17.4.6 Phase Counting Mode
17.5	Interrupts
	17.5.1 Interrupt Sources and Priorities
	17.5.2 DMAC Activation
17.6	Operation Timing
	17.6.1 Input/Output Timing
	17.6.2 Interrupt Signal Timing
17.7	Usage Notes
17.8	Usage Notes
	17.8.1 Clearing Flags in TSR0 to TSR2
	17.8.2 DMA Transfer by TPU0
	Rev. 2.00 Mar 09, 2006 pag
	RENESAS

17.2

17.1.4 Register Configuration.

	10.2.4 Test Data Output (1DO)
	18.2.5 Test Reset (TRST)
18.3	Register Descriptions
	18.3.1 Instruction Register (SDIR)
	18.3.2 Status Register (SDSR)
	18.3.3 Data Register (SDDR)
	18.3.4 Bypass Register (SDBPR)
	18.3.5 Boundary scan register (SDBSR)
	18.3.6 ID code register (SDIDR)
18.4	
	18.4.1 TAP Controller
	18.4.2 H-UDI Interrupt and Serial Transfer
	18.4.3 H-UDI Reset
18.5	Boundary Scan
	18.5.1 Supported Instructions
	18.5.2 Notes on Use
18.6	Usage Notes
Sect	ion 19 Pin Function Controller (PFC)
19.1	Overview
19.2	Register Configuration
19.3	Register Descriptions
	19.3.1 Port A Control Register (PACR)
	19.3.2 Port A I/O Register (PAIOR)
	19.3.3 Port B Control Registers (PBCR, PBCR2)
	19.3.4 Port B I/O Register (PBIOR)
Sect	ion 20 I/O Ports
20.1	Overview
20.2	Port A

Rev. 2.00 Mar 09, 2006 page xxiv of xxvi

RENESAS

	21.2.2	Standby Control Register 2 (SBYCR2)
		Mode
	21.3.1	Transition to Sleep Mode
		Canceling Sleep Mode
21.4	Standb	y Mode
	21.4.1	Transition to Standby Mode
	21.4.2	Canceling Standby Mode
	21.4.3	Standby Mode Cancellation by NMI Interrupt
	21.4.4	Clock Pause Function
	21.4.5	Notes on Standby Mode
21.5	Module	e Standby Function
	21.5.1	Transition to Module Standby Function
	21.5.2	Clearing the Module Standby Function
Section	on 22	Electrical Characteristics
		te Maximum Ratings
		aracteristics
		aracteristics
	22.3.1	Clock Timing
	22.3.2	Control Signal Timing
	22.3.3	Bus Timing
	22.3.4	Direct Memory Access Controller Timing
		Free-Running Timer Timing
		Serial Communication Interface Timing
	22.3.7	Watchdog Timer Timing
	22.3.8	Serial I/O with FIFO / Serial I/O Timing
	22.3.9	User Debug Interface Timing.
	22.3.10	I/O Port Timing
		Rev. 2.00 Mar 09, 2006 pag
		RENESAS

21.1.2 Register

Register Descriptions 21.2.1 Standby Control Register 1 (SBYCR1)

21.2



Appendix C	Product Lineup
Appendix D	Package Dimensions

B.1 Pin States in Reset, Power-Down State, and Bus-Released State .....

Rev. 2.00 Mar 09, 2006 page xxvi of xxvi



operates at a rate of one instruction per cycle, offering a great improvement in instruction speed. In addition, the 32-bit internal architecture provides improved data p power, and DSP functions have also been enhanced with the implementation of extendarchitecture DSP data bus functions. With this CPU, it has become possible to assembligh-performance/high-functionality systems even for applications such as realtime of could not previously be handled by microcontrollers because of their high-speed procedurements. The SH7616 also includes a maximum 4-kbyte cache, for greater CPU power when accessing external memory.

The CPU has a RISC (Reduced Instruction Set Computer) type instruction set. The Cl

The SH7616 is equipped with a media access controller (MAC) conforming to the IEI standard, and an Ethernet controller that includes a media independent interface (MII) unit, enabling 10/100 Mbps LAN connection. Supporting functions necessary for syst configuration are also provided, including RAM, timers, a serial communication inter FIFO (SCIF), interrupt controller (INTC), and I/O ports.

To improve the efficiency of frame transmission/reception, the processing power of the Ethernet controller is improved and the FIFO for the DMAC has 2 kbytes. A CAN signal input function is provided for systems that require multiple MAC addresses. In with three channels, one operates with the FIFO for better data processing power whe to the codec.

- Ten 32-bit system registers
- - RISC (Reduced Instruction Set Computer) type instruction set
    - Fixed 16-bit instruction length for improved code efficiency Load-store architecture (basic operations are executed bet
    - registers) Delayed branch instructions reduce pipeline disruption duri

multiply-and-accumulate operations (32 bits  $\times$  32 bits + 64 bits

- branches
- C-oriented instruction set
- Instruction execution time: One instruction per cycle (16.0 ns/ir
- 62.5 MHz operation)
- · Address space: Architecture supports 4 Gbytes
- On-chip multiplier: Multiply operations (32 bits  $\times$  32 bits  $\rightarrow$  64 b
- executed in two to four cycles
  - Five-stage pipeline

	— Two 40-bit data registers
	— Six 32-bit data registers
	<ul> <li>Modulo register (MOD, 32 bits) added to control registers</li> </ul>
	<ul> <li>Repeat counter (RC) added to status register (SR)</li> </ul>
	<ul> <li>Repeat start register (RS, 32 bits) and repeat end register added to control registers</li> </ul>
•	DSP data bus
	<ul> <li>Extended Harvard architecture</li> </ul>
	— Simultaneous access to two data buses and one instruction
•	Parallel processing
	<ul> <li>Maximum of four parallel processes</li> </ul>
	<ul> <li>ALU operations, multiplication, and two loads or stores</li> </ul>
•	Address processors
	Two address processors

DSP registers

— 16 bits  $\times$  16 bits  $\rightarrow$  32 bits Single-cycle multiplier

 Address operations to access two memories · DSP data addressing modes

Increment and index

- Each with or without modulo addressing

• Repeat control: Zero-overhead repeat (loop) control


Instruction set

— 16-bit length (in case of load or store only)

— 32-bit length (including ALU operations and multiplication)

Added SuperH microcontroller instructions for accessing I

• Fifth and last pipeline stage is DSP stage





Can also be used as 2-kbyte cache and 2-kbyte RAM (2-way of Mixed instruction/data cache, instruction cache, or data cache be set

 1-cycle reads, 2-cycle writes (in write-back mode)

Interrupt controller (INTC)

 On-chip supporting module interrupt vector numbers can be set

41 internal interrupt sources

both-edge detection)

LRU replacement algorithm

Selection of write-through or write-back mode for data writes

The E-DMAC interrupt (EINT) is input to the INTC as the OR o and E-DMAC interrupt sources (max.). Thus, from the viewpoi

15 external interrupt sources (encoded input) can also be select

INTC, there is one EtherC/E-DMAC interrupt source. Five external interrupt pins (NMI,  $\overline{IRL0}$  to  $\overline{IRL3}$ )

IRL0 to IRL3 (IRL interrupts)
 IRL interrupt vector number setting can also be selected (selected vector or external vector)
 Provision for IRQ interrupt setting (low-level, rising-edge, falling)

RENESAS

Rev. 2.00 Mar 09, 2006 page 4 of 906

REJ09B0292-0200

- User break interrupt generated on occurrence of break condit
  - Processing can be stopped before or after instruction execution.
  - instruction fetch cycleBreak with specification of number of executions (channels C
    - Settable number of executions: max.  $2^{12} 1$  (4095)
  - PC trace function
    - Branch source/branch destination can be traced in branch ins (max. 8 addresses (4 pairs))

- Wait state insertion control for each area Control signal output for each area
- Endian can be set for CS2 and CS4
  - Cache
  - Cache area/cache-through area selection by access address
    - Selection of write-through or write-back mode
- Refresh functions
- CAS-before-RAS refreshing (auto refreshing) or self-refresh Refresh interval settable by means of refresh counter and of setting
  - Concentrated refreshing according to refresh count setting (1, 2, 4, 6, 8)
- Refresh request output possible (REFOUT)
- Direct DRAM interface
  - Multiplexed row address/column address output Fast page mode burst transfer and continuous access whe
  - EDO mode
  - TP cycle generation to secure RAS precharge time
  - Direct synchronous DRAM interface

Multiplexed row address/column address output

- Bank-active mode (valid for CS3 only)
- Selection of burst read/single write mode or burst read/burst mode
- Bus arbitration (BRLS, BGR)

signal)

- Refresh counter can be used as interval timer
- - Interrupt request generated on compare match (CMI interru
- Rev. 2.00 Mar 09, 2006 page 6 of 906

REJ09B0292-0200

RENESAS

		rates up to 31.25 MHz
	•	Cycle stealing or burst transfer
	•	Relative channel priorities can be set (fixed mode/round robin
	•	DMA transfer is possible for the following devices:
		<ul> <li>External memory, on-chip memory, on-chip supporting memory (excluding DMAC, BSC, UBC, cache, E-DMAC, EtherC)</li> </ul>
	•	External requests, DMA transfer requests from on-chip suppo modules, auto requests
	•	Interrupt request (DEIn) can be issued to CPU at end of data
	•	DACK used for DREQ sampling (however, there is always on there is one acceptance before first DACK)
On-chip RAM	•	4-kbyte X-RAM
	•	4-kbyte Y-RAM

16-byte burst transfer possible

· Single address transfer

 Chain block transfer 32-bit transfer data width • 4-Gbyte address space

Ethernet controller

direct memory

(E-DMAC), 2 channels

access controller

– Duai address (data transfer fate of one transfer drift in two — When synchronous DRAM is connected, 16-byte continuo

When SDRAM is connected, clocked single-address transfer

Transfer possible between EtherC and external memory/on-c

· Data transfer possible from across byte boundaries in transm

Each transmit and receive FIFO includes 2 kbytes

continuous write transfer is possible (dual)

RENESAS

Rev. 2.00 Mar 09, 2006 p

Compatible with MII (Media Independent Interface) standard Converts 8-bit stream data from MAC level to MII nibble str Station management (STA) functions — 18 TTL-level signals Variable transfer rate: 10/100 Mbps Magic Packet™\* (with WOL (Wake On LAN) output) CAM match signal input function Serial communi-Asynchronous mode cation interface — Data length: 7 or 8 bits with FIFO (SCIF), — Stop bit length: 1 or 2 2 channels

- - Parity: Even, odd, or none
  - Receive error detection: Parity errors, framing errors, overr Break detection
  - Synchronous mode
  - One serial communication format (8-bit data length)
  - Receive error detection: Overrun errors
  - IrDA mode (conforming to IrDA 1.0)
  - Simultaneous transmission/reception (full-duplex) capability
  - Half-duplex communication used for IrDA communication
  - Built-in 16-stage transmit and receive FIFOs enable high-spee

RENESAS

continuous communication

Internal or external (SCK) transmit/receive clock source

Built-in dedicated baud rate generator allows selection of bit ra

Note: \*Magic Packet is a registered trademark of Advanced Micro Devices, Inc.

REJ09B0292-0200

Serial I/O with FIFO (SIOF)	<ul> <li>Full-duplex operation (independent transmit and receive regis independent transmit and receive clocks)</li> </ul>
•	<ul> <li>Transmit and receive FIFO for primary data/transmit and rece control data (enabling continuous transmission/reception)</li> </ul>
•	Interval transfer mode and continuous transfer mode
•	Choice of 8- or 16-bit data length
•	Data transfer communication by means of polling or interrupt
•	Choice of MSB- or LSB-first transfer for data I/O
Serial I/O (SIO), 2 channels	<ul> <li>Full-duplex operation (independent transmit and receive regis independent transmit and receive clocks)</li> </ul>

transmission/reception)

· Choice of 8- or 16-bit data length

Detection of transmit and receive FIFO register data quantity

• Transmit/receive ports with double-buffer structure (enabling

• Interval transfer mode and continuous transfer mode

Timeout error (DR) can be detected during reception

of receive FIFO register transmit data errors

Data transfer communication by means of polling or interrupts
 MSB-first transfer between SIO and data I/O

		— Optional instructions. CEAWI , THOME, and IDCODE
		H-UDI interrupt
		— H-UDI interrupt request to INTC
	•	Reset hold
Timer pulse unit	•	Maximum 8-pulse input/output
(TPU), 3 channels	•	Total of eight timer general registers (TGR) (four for channel 0, for channels 1 and 2)
		— Waveform output by compare match: Selection of 0, 1, or to
		<ul> <li>Input capture function: Selection of rising-edge, falling-edge edge detection</li> </ul>
		<ul> <li>Counter clear operation: Counter clearing possible by compor input capture</li> </ul>

Synchronous operation: Multiple timer counters (TCNT) car

to simultaneously; simultaneous clearing by compare match capture possible; simultaneous register input/output possib counter synchronous operation

 — PWM mode: Any PWM output duty can be set; maximum 7 PWM output possible by combination with synchronous ope

Buffer operation settable for channel 0

Input capture register double-buffering possible

— Automatic rewriting of output compare register possible

Phase counting mode settable independently for channels 1 ar

 Standard instructions: BYPASS, SAMPLE/PRELOAD, and Ontional instructions: CLAMP\_HIGHZ\_and IDCODE

— Two-phase encoder pulse up/down-count possible 13 interrupt sources

 For channel 0, four compare match/input capture dual-func interrupts and one overflow interrupt can be requested inde For channels 1 and 2, two compare match/input capture du

interrupts, one overflow interrupt, and one underflow interru requested independently

	<ul> <li>One input capture source (ICI)</li> </ul>
	<ul> <li>One overflow source (OVI)</li> </ul>
Watchdog timer (WDT), 1 channel	Can be switched between watchdog timer mode and interval
	<ul> <li>Internal reset, external signal (WDTOVF), or interrupt general overflow</li> </ul>
	<ul> <li>Used when standby mode is cleared or the clock frequency is and in clock pause mode</li> </ul>
	Selection of eight counter input clocks
Clock pulse	Built-in clock pulse generator

Counter clear specification

Four interrupt sources

— Counter value can be cleared by compare match A

— Two compare match sources (OCIA, OCIB)

Selection of crystal or external clock as clock source

interface clock (Eo) frequencies can be scaled independently

Built-in clock-multiplication PLL circuits Built-in PLL circuit for phase synchronization between externa internal clock CPU/DSP core clock (Iφ), peripheral module clock (Pφ), and ε

generator (CPG)

		<ul> <li>Module standby function: Operation of FRT, SCIF, DMAC,</li> </ul>
		TPU, and SIO on-chip supporting modules is halted selecti
I/O ports	•	29 input/output ports

— Standby mode. All functions fialled





Figure 1.1 Block Diagram of SH7616

Rev. 2.00 Mar 09, 2006 pa REJ0



Note: \* When doing debugging using the E10A emulator, this pin is used for mode switching. It should be connected when using the E10A emulator and connected to Vcc when using a normal user system.

Figure 1.2 SH7616 Pin Arrangement (PLQP0208KA-A)

Rev. 2.00 Mar 09, 2006 page 14 of 906 REJ09B0292-0200

			-	
Clock	XTAL	Output	Crystal input/ output pin	For connection to a crystal
	EXTAL	Input		For connection to a crystal used as external clock input
	CKIO	I/O	System clock input/output pin	Used as the external clock i internal clock output pin
	CKPREQ/ CKM	Input	Clock pause request input	Used as the clock pause rechanging the frequency of the from the CKIO pin, or halting
	CKPACK	Output	Clock pause acknowledge signal	Indicates that the chip is in pause state (standby state)
	СКРО	Output	On-chip peripheral clock (P	Outputs the on-chip periphe
	PLLCAP1	Input	PLL capacitance connection pins	Connects capacitance for o PLL circuit 1
	PLLCAP2	Input		Connects capacitance for o PLL circuit 2
	PLLV <sub>CC</sub>	Input	PLL power	PLL oscillator power supply
	PLLV <sub>SS</sub>	Input	PLL ground	PLL oscillator ground

Ground

I/O circuit

ground

I/O circuit power

For connection to ground. O V<sub>SS</sub> pins to the system grou will not operate if there are

Power supply for the I/O cir

Ground for the I/O circuits

 $V_{\text{SS}} \\$ 

PVcc

PVss

Input

Input

Input

REJ0

MD0-MD4	Input	Mode setting	The operating mode is speci- levels at these pins
NMI	Input	Nonmaskable interrupt	Inputs the nonmaskable intersignal
IRL3–IRL0	Input	External interrupt request input 0 to 3	These pins input maskable ir request signals
IVECF	Output	Interrupt vector fetch cycle	Indicates an external vector i
BS	Output	Bus cycle	Signal indicating the start of
		start	Asserted every data cycle in transfer
CS4-CS0	Output	Chip select 0 to 4	Chip select signals indicating being accessed
WAIT	Input	Wait	Wait state request signal
RD	Output	Read	Strobe signal indicating a rea
RAS	Output	Row address strobe	DRAM/synchronous DRAM F
	NMI  IRL3–IRL0  IVECF  BS  CS4–CS0  WAIT  RD	NMI Input  IRL3-IRL0 Input  IVECF Output  BS Output  CS4-CS0 Output  WAIT Input  RD Output	NMI Input Nonmaskable interrupt  IRL3—IRL0 Input External interrupt request input 0 to 3  IVECF Output Interrupt vector fetch cycle  BS Output Bus cycle start  CS4—CS0 Output Chip select 0 to 4  WAIT Input Wait  RD Output Read  RAS Output Row address

Input

Bus release

**BRLS** 

REJ09B0292-0200 RENESAS

Rev. 2.00 Mar 09, 2006 page 16 of 906



output the BRLS signal recog the bus has been acquired w receives the BGR signal

Driven low when an external requests release of the bus

CAS3	Output	Column address strobe 3	DRAM highest byte select s
CAS2	Output	Column address strobe 2	DRAM second byte select s
CAS1	Output	Column address strobe 1	DRAM third byte select sign
CAS0	Output	Column address strobe 0	DRAM lowest byte select si
CKE	Output	Clock enable	Synchronous DRAM clock
REFOUT	Output	Refresh out	Signal requesting refresh exwhen the bus is released
RD/WR	Output	Read/write	DRAM/synchronous DRAM
BUSHiZ	Input	Bus high impedance	Signal used in combination signal to place bus and strothe high-impedance state wending bus cycle
BH	Output	Burst hint	Asserted at the start of a DI negated one bus cycle before the burst
STATS0, 1	Output	Status	CPU, DMAC, and E-DMAC information

WE2

WE1

WE0

DQMLU/

DQMLL/



select signal

select signal

select signal

SRAM/synchronous DRAM

SRAM/synchronous DRAM

access

access

access

Third byte

Lowest byte

Output

Output

				port
	RX-DV	Input	Receive data enable	Indicates that enable receive ERXD0–3 exist
	ERXD0-3	Input	Receive data 0–3	4-bit receive data
	RX-ER	Input	Receive error	Reports error state that occu transfer of frame data
	CRS	Input	Carrier sense	Carrier detection notification
	COL	Input	Collision	Collision detection signal
	MDC	Output	Management data clock	Reference clock signal for intransfer by MDIO
	MDIO	I/O	Management data input/output	Bidirectional signal for excha management information bet and PHY
It show using	ıld be connect a normal user	ed to $V_{SS}$ w system. W	hen using the E10.	ulator, this pin is used for mode A emulator and connected to van test is performed with the Habe performed in ASE mode.

Rev. 2.00 Mar 09, 2006 page 18 of 906

REJ09B0292-0200

100 **TRST** 

Ethernet

controller

(EtherC)

ASEMODE\*

TX-CLK

**RX-CLK** 

TX-EN

TX-ER

ETXD0-3

Input

Input

Input

Input

Output

Output

Output

Test reset

Transmitter

Receive clock

Transmit enable

Transmit data

Transmit error

clock

0-3

ASE mode input

Test reset input signal

reference signal

reference signal

ETXD0-3 is ready

4-bit receive data

port

ASE mode/user mode select

TX-EN, ETXD0-3, TX-ER tin

RX-DV, ERXD0-3, RX-ER til

Signal indicating that transmi

Signal sending error status to

Serial com- munication interface with FIFO (SCIF)	TXD1, 2	Output	Transmit data output channel 1, 2	SCIF channel 1 and 2 trans output pins
	RXD1, 2	Input	Receive data output channel 1, 2	SCIF channel 1 and 2 receipins
	SCK1, 2	I/O	Serial clock input/output channel 1, 2	SCIF clock input/output pins
	RTS	Output	Transmit request	SCIF channel 1 transmit rec
	CTS	Input	Transmit enable	SCIF channel 1 transmit en
Timer pulse unit (TPU)	TCLKA TCLKB TCLKC TCLKD	Input	TPU timer clock input A, B, C, D	Pins that input an external of TPU counter
	TIOCA0 TIOCB0 TIOCC0 TIOCD0	I/O	TPU input capture/output compare (channel 0)	Channel 0 input capture inpoutput compare output/PWI
	TIOCA1 TIOCB1	I/O	TPU input capture/output compare (channel 1)	Channel 1 input capture inpoutput compare output/PWI

channel 0, 1

acknowledge

channel 0, 1 request

DMAC

memory

DREQ0, 1

Input

access controller (DMAC) transfer request to an exter

Pins that input DMA transfe

from an external device



			clock input 0
	STXD0	Output	Serial transmit data output 0
	STCK0	Input	Serial transmit clock input 0
	STS0	I/O	Serial transmit synchronization clock input/output 0
Serial I/O (SIO)	SRXD1, 2	Input	Serial receive data input 1, 2
	SRCK1, 2	Input	Serial receive clock input 1, 2
	SRS1, 2	Input	Serial receive synchronization input 1, 2
	STXD1, 2	Output	Serial transmit data output 1, 2
	STCK1, 2	Input	Serial transmit clock input 1, 2
	STS1, 2	I/O	Serial transmit synchronization input/output 1, 2

Rev. 2.00 Mar 09, 2006 page 20 of 906

REJ09B0292-0200

**FTOB** 

SRXD0

SRCK0

SRS0

FTI

Serial I/O

with FIFO

(SIOF)

Output

Input

Input

Input

Input

Output compare B output

Input capture

Serial receive

Serial receive

clock input 0

Serial receive

synchronization

data input 0

input

·--

Output compare B output p

Serial receive data input po

Serial receive clock ports

Serial receive synchronizat

Serial data output ports

Serial transmit clock ports

Serial transmit synchroniza

Serial receive data input po

Serial receive clock ports

Serial receive synchronizat

Serial data output ports

Serial transmit clock ports

Serial transmit synchroniza

input/output ports

input/output ports

ports

ports

Input capture input pin

# 1.3.3 Pin Multiplexing

# **Table 1.3 Pin Multiplexing**

ĪRL0

**IVECF** 

4

27

No.	Function 1	Function 2	Function 3	Function 4	Type
12	PLLV <sub>CC</sub>				Clocks
9	PLLV <sub>SS</sub>				<del></del>
11	PLLCAP1				
10	PLLCAP2				
19	EXTAL				
21	XTAL				
23	CKIO				
24	CKPREQ/CKM				
25	CKPACK				9 pins
8	RES				System
13	MD4				
14	MD3				
15	MD2				
16	MD1				
17	MD0				6 pins
5	NMI				Interru
1	ĪRL3				
2	ĪRL2				<del></del>
3	ĪRL1				

6 pins

BGR	
BRLS	_
WAIT	_
RD	_
RAS	_
CAS/OE	_
DQMUU/WE3	_
DQMUL/WE2	_
DQMLU/WE1	_
DQMLL/WE0	_
CAS3	_
CAS2	_
CAS1	_
CAS0	_
CKE	
REFOUT	_
RD/WR	_
BUSHiZ	_
BH	25 pins
	BRLS  WAIT  RD  RAS  CAS/OE  DQMUU/WE3  DQMUL/WE2  DQMLU/WE1  DQMLL/WE0  CAS3  CAS2  CAS1  CAS0  CKE  REFOUT  RD/WR  BUSHiZ

103	A18	
102	A17	_
100	A16	_
98	A15	_
97	A14	_
96	A13	_
95	A12	_
94	A11	_
93	A10	_
92	A9	_
90	A8	<del></del>
88	A7	<del></del>
87	A6	_
86	A5	_
85	A4	_
84	A3	_
83	A2	_
82	A1	_
80	A0	25 pi

70	D25
68	D24
65	D23
64	D22
63	D21
62	D20
59	D19
57	D18
56	D17
55	D16
54	D15
53	D14
51	D13
49	D12
48	D11
47	D10
46	D9
44	D8
43	D7
41	D6
40	D5
39	D4
38	D3
37	D2
36	D1

34

D0

32 pins

201

192

203

TX-CLK

RX-CLK

TX-EN

Rev. 2.00 Mar 09, 2006 pa REJ09

EtherC

5 V I/O

160	PB8	STS2	TIOCA2	
161	PB7	STXD2	TIOCB2/TCLKD	
162	PB6	SRCK1	SCK2	
163	PB5	SRS1	RXD2	
164	PB4	SRXD1	TXD2	
165	PB3	STCK1	TIOCA0	
166	PB2	STS1	TIOCB0	
168	PB1	STXD1	TIOCC0/TCLKA	
170	PB0		TIOCD0/TCLKB WOL	16 pins
171	PA13	SRCK0		Port A
172	PA12	SRS0		SIOF, F
173	PA11	SRXD0		EtherC
174	PA10	STCK0		5 V I/O 0
175	PA9	STS0		
176	PA8	STXD0		
177	WDTOVF	PA7		
178	PA6	FTCI		
180	PA5	FTI		
182	PA4	FTOA		
183	CKPO	FTOB		
184	PA2	LNKSTA		
185	PA1	EXOUT		
186	PA0	CAMSEN		14 pins

TIOCB1/TCLKC

STCK2

WDTOVF: In a reset, this pin becomes an output pin.

159

PB9

Rev. 2.00 Mar 09, 2006 page 26 of 906 REJ09B0292-0200

Note: \* Figures in square brackets indicate the settings of the mode bits (MD0, MD1) in order to select the multiplex functions in port A [0:13] and port B [0:15].

RENESAS

(ENES/A




Figure 1.3 Processing State Transitions

Rev. 2.00 Mar 09, 2006 pa

\_

REJ0



program counter (PC) from the exception vector table, and the initial value of the st (SP), stores these values, branches to the start address, and begins program execution address.

In the case of an interrupt, etc., the CPU references the SP and saves the PC and sta (SR) in the stack area. It fetches the start address of the exception service routine fr exception vector table, branches to that address, and begins program execution.

Subsequently, the processing state is the program execution state.

- Program Execution State
  - In the program execution state the CPU executes program instructions in normal se

In the power-down state the CPU stops operating to conserve power. The power-do

Power-Down State

entered by executing a SLEEP instruction. The power-down state includes two mod mode and standby mode—and a module standby function.

Bus-Released State

In the bus-released state, the CPU releases the bus to a device that has requested it.

**Power-Down State:** In addition to the normal program execution state, another CPU p

state called the power-down state is provided. In this state, CPU operation is halted and consumption is reduced. The power-down state includes two modes—sleep mode and s mode—and a module standby function.

- Sleep Mode
  - A transition to sleep mode is made if the SLEEP instruction is executed while the s (SBY) is cleared to 0 in standby control register 1 (SBYCR1). In sleep mode CPU of
  - stop but data in the CPU's internal registers and in on-chip cache memory and on-c retained. The functions of the on-chip supporting modules do not stop.

Rev. 2.00 Mar 09, 2006 page 28 of 906 REJ09B0292-0200



the elapse of the oscillation settling time.

If a transition is made to standby mode using the clock pause function, it is possible the frequency of the CKIO pin input clock, or to stop the clock itself. When SBY is set to 1 and a low level is applied to the CKPREQ/CKM pin, a transition is made mode and a low level is output from the CKPACK pin. The clock can then be stop frequency changed.

On-chip supporting module states and pin states are the same as in the normal standard contents.

entered by means of the SLEEP instruction. A transition to the program execution made by applying a high level to the CKPREQ/CKM pin.

In this mode the oscillator is halted, greatly reducing power consumption.

#### Module Standby Function

(E-DMAC).

A module standby function is provided for the following on-chip supporting module standby function is provided for the following on-chip supporting module standby function is provided for the following on-chip supporting module standby function is provided for the following on-chip supporting module standby function is provided for the following on-chip supporting module standby function is provided for the following on-chip supporting module standby function is provided for the following on-chip supporting module standby function is provided for the following on-chip supporting module standby function is provided for the following on-chip supporting module standby function is provided for the following on-chip supporting module standby function is provided for the following on-chip supporting module standby function is provided for the following on-chip supporting module standby function is provided for the following on-chip supporting module standby function is provided for the following on-chip supporting module standby function is provided for the following on-chip support is provided for the following on

direct memory access controller (DMAC), DSP, 16-bit free-running timer (FRT), communication interface with FIFO (SCIF), serial I/O with FIFO (SIOF), serial I/O break controller (UBC), and timer pulse unit (TPU). A module standby function is supported for the Ethernet controller (EtherC) or the Ethernet direct memory access

Setting one of module stop bits 11 to 3 and 1 (MSTP11 to MSTP3, MSTP1) to 1 i control register (SBYCR1/2) stops the clock supply to the corresponding on-chip smodule. Use of this function enables power consumption to be reduced.

The module standby function is cleared by clearing the corresponding MSTP bit to DSP instructions must not be used when the DSP has been placed in the module st When using the DMAC module standby function, the direct memory access control master enable bit should be cleared to 0.

	while SBY bit is cleared in SBYCR1
Standby mode	Executing SLEEP instruction while SBY bit is set in

Module

standby

function

SBYCR1

Setting

module

MSTP bit

corresponding

to individual

Operating	Clock supply	Held

Halted and

initialized\*1

to specified

module

halted,

module

2. DMAC and DSP registers and specified module interrupt vectors retain their

Held

Halted

(DSP

halted)

Po
 Ma
 NN

Po
 Ma

1. Cle

2. Po

3. Ma

bit

Undefined

Held

	initialized*2
Notes: 1	Demands on individual accompation madelle or nin

Operating

Halted

Notes: 1. Depends on individual supporting module or pin.

Rev. 2.00 Mar 09, 2006 page 30 of 906 REJ09B0292-0200

several registers have been added to the previous SuperH microcontroller registers. The registers are the three control registers: repeat start register (RS), repeat end register (modulo register (MOD) and the six system registers: DSP status register (DSR), and A

The general registers are used in the same manner as the SH-1, SH-2 with regard to Semicrocontroller-type instructions. With regard to DSP type instructions, they are used and index registers for accessing memory.

## 2.1.1 General Registers

There are 16 general registers (Rn) numbered R0-R15, which are 32 bits in length. Go

registers are used for data processing and address calculation.

X1, Y0 and Y1 among the DSP data registers.

instructions are limited to use of R0 only. R15 is used as the hardware stack pointer (S and recovering the status register (SR) and program counter (PC) in exception process accomplished by referencing the stack using R15.

With SuperH microcomputer type instructions, R0 is also used as an index register. So

With DSP type instructions, eight of the 16 general registers are used for the addressin data memory and data memory (single data) using the I bus.

R4, R5 are used as an X address register (Ax) for X memory accesses, and R8 is used index register (Ix). R6, R7 are used as a Y address register (Ay) for Y memory access used as a Y index register (Iy). R2, R3, R4, R5 are used as a single data address regist accessing single data using the I bus, and R8 is used as a single data index register (Is)

DSP type instructions can simultaneously access X and Y data memory. There are two address pointers for designating X and Y data memory addresses.

Figure 2.1 shows the general registers.



- / [ / ]
R7, [Ay]* <sup>3</sup>
R8, [lx, ls]*3
R9, [ly]*3
R10
R11
R12
R13
R14
R15, SP *2

Notes:

- R0 also functions as an index register in the indirect indexed register addressing mode and indirect indexed GBR addressing mode. In some instructions, only the R0 functions as a source register or destination re
- R15 functions as a hardware stack pointer (SP) during exception process.
   Used as memory address registers, memory index registers with DSP
  - Used as memory address registers, m instructions.

Figure 2.1 General Register Configuration

With the assembler, symbol names are used for R2, R3 ... R9. If it is wished to use a na makes clear the role of a register for DSP type instructions, a different register name (a used. This is written in the following manner for the assembler.

Ix: .REG (R8)

Rev. 2.00 Mar 09, 2006 page 32 of 906

REJ09B0292-0200



As0: REG (R4) defined when an alias is required for single data transfer
As1: REG (R5) defined when an alias is required for single data transfer
As2: REG (R2) defined when an alias is required for single data transfer
As3: REG (R3) defined when an alias is required for single data transfer
Is: REG (R8) defined when an alias is required for single data transfer

## 2.1.2 Control Registers

The six 32-bit control registers consist of the status register (SR), repeat start register end register (RE), global base register (GBR), vector base register (VBR), and module (MOD).

The SR register indicates processing states.

The GBR register functions as a base address for the indirect GBR addressing mode, a for such as on-chip peripheral module register data transfers.

The VBR register functions as the base address of the exception processing vector are interrupts).

The RS and RE registers are used for program repeat (loop) control. The repeat count designated in the SR register repeat counter (RC), the repeat start address in the RS re the repeat end address in the RE register. However, note that the address values stored and RE registers are not necessarily always the same as the physical start and end add of the repeat.

The MOD register is used for modulo addressing to buffer the repeat data. The modul designation is made by DMX or DMY, the modulo end address (ME) is designated in bits of the MOD register, and the modulo start address (MS) is designated in the lowe Note that the DMX and DMY bits cannot simultaneously designate modulo addressin addressing is possible with X and Y data transfer instructions (MOVX, MOVY). It is with single data transfer instructions (MOVS).

Repeat end register (RE) 31		
31	RE	
	KE	
Global base register (GBR)		
31		
	GBR	
/ector base register (VBR)		
31		
	VBR	
Modulo register (MOD)		
31	16 15	
	I	MS

Figure 2.2 Control Register Configuration

	For 2 step repeat 01 RE—RS=–2					
	For 3 step repeat 11 RE—RS=0					
		For 4 steps or more 10 RE—RS>0				
1	Saturation arithmetic bit (S)	Used with MAC instructions and DSP ins				
		1: Designates saturation arithmetic (prevoverflows)				
0	T bit	For MOVT, CMP/cond, TAS, TST, BT, BF/S, SETT, CLRT and DT instruction				
		0: represents false				
		1: represents true				
		For ADDV/ADDC, SUBV/SUBC, DIVOUNEGC, SHAR/SHAL, SHLR/SHLL, ROROTCR/ROTCL instructions,				
		1: represents occurrence of carry, borrounderflow				
31–28 15–12	0 bit	0: 0 is always read out; write a 0				

addressing designation

Interrupt request mask

Repeat flags (RF1, RF0)

15)

(DMX)

M bit

Q bit

(13-10)

9

8

7–4

3-2

memory address pointer, Ax (R4, R5)

Used by the DIV0S/U, DIV1 instructions

Used by the DIV0S/U, DIV1 instructions

Indicate the receive level of an interrupt r

Used in zero overhead repeat (loop) conf

below for an SETRC instruction For 1 step repeat 00 RE—RS=-4

RENESAS

REJ09

Rev. 2.00 Mar 09, 2006 pa

The following instructions set addresses in the RS, RE registers for zero overhead repea

```
LDRS @(disp,PC); disp×2 + PC→RS

LDRE @(disp,PC); disp×2 + PC→RE
```

The GBR register and VBR register are the same as the previous SuperH microprocess An RC counter and four control bits (DMX bit, DMY bit, RF1 bit, RF0 bit) have been the SR register. The RS, RE and MOD registers are new registers.

### 2.1.3 System Registers

System registers consist of four 32-bit registers: high and low multiply and accumulate (MACH and MACL), the procedure register (PR), and the program counter (PC). The MACL store the results of multiplication or multiply and accumulate operations\*. The the return address from the subroutine procedure. The PC indicates the address of the p execution; it controls the flow of the processing. The PC indicates the fourth byte after instruction currently being executed. These registers are the same as those in the Supermicroprocessor.

Note: These are used only when executing an instruction that was supported by SH-1 They are not used for newly added multiplication instructions (PMULS).




Figure 2.3 System Register Configuration

Rev. 2.00 Mar 09, 2006 page 36 of 906 REJ09B0292-0200

The DSP unit has eight data registers and one control register as its DSP registers.

The DSP data registers are comprised of the two 40-bit registers A0 and A1, and the s registers M0, M1, X0, X1, Y0 and Y1. The A0 and A1 registers have the 8-bit guard to A1G, respectively.

The DSP data registers are used for the transfer and processing of the DSP data of DS operands. There are three types of instructions that access DSP data registers: those for processing, and those for X or Y data transfer processing.

The control register is the 32-bit DSP status register (DSR) that represents operation r DSR register has bits that represent operation results, a signed greater than bit (GT), a a negative value bit (N), an overflow bit (V), a DSP status bit (DC: DSP condition), as

microprocessor CPU core execution instructions as load/store instructions. The control

The DC bit represents one status flag and is very similar to the SuperH microprocessor T bit. For conditional DSP type instructions, DSP data processing execution is control accordance with the DC bit. This control is related to execution in the DSP unit only, DSP registers are updated. It bears no relation to address calculation or such SuperH

selection bit (CS: condition select) for controlling DC bit setting.

DSP type instructions are comprised of unconditional DSP type instructions and cond type instructions. The status and DC bits are updated in unconditional DSP type data p with the exception of the PMULS, MOVX, MOVY and MOVS instructions. Condition type instructions are executed according to the status of the DC bit, but regardless of

(bits 2 to 0) designate the status for setting the DC bit.

not they are executed, the DSR register is not updated.

Figure 2.4 shows the DSP registers. The DSR register bit functions are shown in table Registers A0, X0, X1, Y0, Y1, and DSR are handled as system registers by CPU core

			Y1						
31	8	7	6	5	4	3	2	1	0
		GΤ	Z	N	٧	CS	3[2:	0]	DC

Y0

Figure 2.4 DSP Register Configuration

DSP status register (

		Operation result has overflowed
3–1	Status selection bits (CS)	Designate the mode for selecting the ope status set in the DC bit
		Do not set either 110 or 111
		000: Carry/borrow mode
		001: Negative value mode
		010: Zero mode
		011: Overflow mode
		100: Signed greater mode
		101: Signed above mode
0	DSP status bit (DC)	Sets the status of the operation result in designated by the CS bits
		0: Designated mode status not realized (
		1: Designated mode status realized

 $\angle e_{10}$  bit  $(\angle)$ 

Negative bit (N)

Overflow bit (V)

5

4

operand 1 is equal to operand 2

1: Operation result is zero (0), or equivale

Indicates that the operation result is negation operand 1 is smaller than operand 2

1: Operation result is negative, or operant

Indicates that the operation result has ov

smaller

When place overflows occur so that the correct result cannot be displayed even when the bits are used, the N flag cannot indicate the correct status.

#### 2.1.6 **Initial Values of Registers**

Table 2.3 lists the values of the registers after reset.

**Table 2.3 Initial Values of Registers** 

Classification	Register	Initial Value
General registers	R0-R14	Undefined
	R15 (SP)	Value of the SP in the vector address table
Control registers	SR	Bits I3–I0 are 1111 (H'F), the reserved bits and DMX are 0, and other bits are undefin
	RS	Undefined
	RE	
	GBR	Undefined
	VBR	H'00000000
	MOD	Undefined
System registers	MACH, MACL, PR	Undefined
	PC	Value of the PC in the vector address table
DSP registers	A0, A0G, A1, A1G, M0, M1, X0, X1, Y0, Y1	Undefined
	DSR	H'00000000




Figure 2.5 Register Data Format

#### 2.2.2 **Data Formats in Memory**

These formats are classified into bytes, words, and longwords.

Place byte data in any address, word data from 2n addresses, and longword data from addresses. An address error will occur if accesses are made from any other boundary. cases, the access results cannot be guaranteed. In particular, the stack area referred to hardware stack pointer (SP, R15) stores the program counter (PC) and status register ( longwords, so establish the hardware stack pointer so that a 4n value will always result

To enable sharing of the processor accessing memory in little-endian mode and memory 4 space (area 2, 4) has a function that allows access in little-endian mode. The order o differs between little-endian mode and normal big-endian mode.




Figure 2.6 Data Formats in Memory

Rev. 2.00 Mar 09, 2006 pa

REJ09



Word or longword immediate data is not located in the instruction code; it should be pl memory table. Use an immediate data transfer instruction (MOV) to refer the memory the PC relative addressing mode with displacement.

### 2.2.4 DSP Type Data Formats

This chip has three different types of data format that correspond to various instruction the fixed-point data format, the integer data format, and the logical data format.

The DSP type fixed-point data format has a binary point fixed between bits 31 and 30. three types: with guard bits, without guard bits, and multiplication input; each with diffibit lengths and value ranges.

The DSP type integer data format has a binary point fixed between bits 16 and 15. The types: with guard bits, without guard bits, and shift amount; each with different valid b and value ranges. The shift amount of the arithmetic shift (PSHA) has a 7 bit range and express values from -64 to +63, but the actual valid values are from -32 to +32. In the manner, the shift amount of the logical shift has a 6 bit range, but the actual valid value -16 to +16.

The DSP type logical data format does not have a decimal point.

J1 &

Figure 2.7 shows the three DSP type data formats and binary point positions. The Supe data format is also shown for reference.

The data format and valid data length are determined by the instructions and DSP regis

Rev. 2.00 Mar 09, 2006 page 42 of 906

REJ09B0292-0200






Figure 2.7 DSP Type Data Formats

Rev. 2.00 Mar 09, 2006 pa

REJ09

register data becomes the bits 39 to 32 data. When the A0 and A1 registers are used as registers, the guard bits (bits 39–32) are valid. When any registers other than A0, A1 ar destination registers, bits 39 to 32 of the result data are disregarded.

Processing for DSP integer data is the same as the DSP fixed-point data processing. Ho lower word (the lower 16 bits, bits 15–0) of the source register is disregarded. The lower the destination register is cleared to 0.

register is valid. The lower word and the guard bits of the A0, A1 registers are disregar upper word of the destination register is valid. The lower word and the guard bits of the registers are cleared to 0.

X, Y Data Transfers: The MOVX.W and MOVY.W instructions access X, Y memory

In DSP logical data processing, the upper word (the upper 16 bits, bits 31–16) of the so

16-bit X, Y data buses. The data loaded into registers and data stored from registers is a upper word (the upper 16 bits, bits 31–16).

When loading, the MOVX.W instruction loads X memory, with the X0 and X1 register destriction registers. The MOVX W instruction loads X memory with the Y0 and Y1.

destination registers. The MOVY.W instruction loads Y memory, with the Y0 and Y1 the destination registers. Data is stored in the upper word of the register; the lower word to 0.

The upper word data of the A0, A1 registers can be stored in X or Y memory with thes

transfer instructions, but storing is not possible from any other registers. The guard bits lower word of the A0, A1 registers are disregarded.

Single Data Transfers: The MOVS.W and MOVS.L instructions can access any mem

**Single Data Transfers:** The MOVS.W and MOVS.L instructions can access any mem data bus (CDB). All DSP registers are connected to the CDB bus, and they can become destination registers during data transfers. The two data transfer modes are word and lo

In word mode, data is loaded to and stored in the upper word of the DSP register, with exception of the A0G, A1G registers. In longword mode, data is loaded to and stored in of the DSP register, with the exception of the A0G, A1G registers. The A0G, A1G registers.

Rev. 2.00 Mar 09, 2006 page 44 of 906 REJ09B0292-0200

----



If the DSP registers are used as destination registers in word mode, the load is to the use the register, with the exception of A0G, A1G. When data is loaded to any register other A1G, the lower word of the register is cleared to 0. In the case of the A0, A1 registers sign is extended and stored in the guard bits; the lower word is cleared to 0. When the registers are the destination registers in word mode, the least significant 8 bits of the deloaded into the registers; the A0, A1 registers are not zero cleared but retain their previous terms are the destination to the registers.

If the DSP registers are used as source registers in longword mode, when data is store registers other than A0G, A1G, the 32 bits (data) of the register are transferred. When registers are used as the source registers the guard bits are disregarded. When the A0G registers are the source registers in longword mode, only 8 bits of the data are stored for registers; the upper bits are sign-extended.

If the DSP registers are used as destination registers in longword mode, the load is to the register, with the exception of A0G, A1G. In the case of the A0, A1 registers, the extended and stored in the guard bits. When the A0G, A1G registers are the destination longword mode, the least significant 8 bits of the data are loaded into the registers; the registers are not zero cleared but retain their previous values.

register as a source register but cannot designate A0 as such. Refer to the instruction effor details.

Tables 2.4 and 2.5 indicate the register data formats for DSP instructions. Some regist be accessed by certain instructions. For example, the PMULS instruction can designate

Figure 2.8 shows the relationship between the buses and the DSP registers during tran

		PMULS	
	Data transfer	MOVX.W, MOVY.W, MOVS.W	_
		MOVS.L	
A0G, A1G	Data	MOVS.W	Data
	transfer	MOVS.L	<del></del>
X0, X1, Y0, Y1, M0, M1	DSP operation	Fixed decimal, PDMSB, PSHA	Sign*
		Integer	_
		Logic, PSHL, PMULS	_
	Data	MOVS.W	

Logic, PSHL,

ro-bit data

32-bit data

32-bit data

16-bit data

32-bit data

transfer MOVS.L Note: \* The sign is extended and stored in the ALU's guard bits.

Rev. 2.00 Mar 09, 2006 page 46 of 906 REJ09B0292-0200

RENESAS

Data transfer	MOVS.W	Data	Not updated
	MOVS.L	_	
DSP operation	Fixed decimal, PSHA, PMULS	_	32-bit result
	Integer, logic, PDMSB, PSHL	_	16-bit result
Data transfer	MOVX.W, MOVY.W, MOVS.W	_	
	MOVS.L	_	32-bit data
	DSP operation	DSP Fixed decimal, PSHA, PMULS Integer, logic, PDMSB, PSHL  Data transfer MOVX.W, MOVY.W, MOVS.W	MOVS.L  DSP Fixed — operation decimal, PSHA, PMULS Integer, logic, PDMSB, PSHL  Data transfer MOVX.W, MOVY.W, MOVS.W

PDMSB Logic, PSHL

MOVS.W

MOVS.L

Data transfer

Clear to 0

Sign extend

16-bit result

32-bit data

Rev. 2.00 Mar 09, 2006 pa

REJ0




Figure 2.8 DSP Register-Bus Relationship during Data Transfers

## 2.3 **CPU Core Instruction Features**

The CPU core instructions are RISC type. The characteristics are as follows.

**16-Bit Fixed Length:** All instructions are 16 bits long, increasing program code efficient

One Instruction per Cycle: The microprocessor can execute basic instructions in one the pipeline system. One state equals 16.0 ns when operating at 62.5 MHz.

**Data Length:** Longword is the basic data length for all operations. Memory can be accepted, words, or longwords. Byte or word data accessed from memory is sign-extended handled as longword data. Immediate data is sign-extended for arithmetic operations of extended for logic operations. It also is handled as longword data.

Rev. 2.00 Mar 09, 2006 page 48 of 906 REJ09B0292-0200

RENESAS

**Load-Store Architecture:** Basic operations are executed between registers. For operations involve memory access, data is loaded to the registers and executed (load-store archite

However, Instructions such as AND manipulating bits, are executed directly in memo

**Delayed Branches:** Such instructions as unconditional branches are delayed branch in In the case of delayed branch instructions, the branch occurs after execution of the ins immediately following the delayed branch instruction (slot instruction). This reduces disruption during branching.

The branching operation of the delayed branch occurs after execution of the slot instru However, with the exception of such branch operations as register updating, execution instructions is performed with the order of delayed branch instruction, then delayed sl instruction.

For example, even if the contents of a register storing a branch destination address are a delayed slot, the branch destination address will still be the contents of the register b modification.

Table 2.7 **Delayed Branch Instructions** 

SH76	16 CPU	Description	Example of Convention
BRA	TRGET	Executes an ADD before	ADD.W R1,R0
ADD	R1,R0	branching to TRGET	BRA TRGET

**Multiplication/Multiply-Accumulate Operation:**  $16 \times 16 \rightarrow 32$  multiplications executed a substitution of the substitution of to three cycles, and  $16 \times 16 + 64 \rightarrow 64$  multiply-accumulate operations execute in two cycles.  $32 \times 32 \rightarrow 64$  multiplications and  $32 \times 32 + 64 \rightarrow 64$  multiply-accumulate operations. execute in two to four cycles.

		when $R0 \ge R1$ .		
BF	TRGET1	The program branches to TRGET1 when R0 < R1	BLT	TRGET1
ADD	#_1,R0		SUB.W	#1,R0
CMP/EQ	#0,R0		BEQ	TRGET
ВТ	TRGET	branches when R0 = 0		

Immediate Data: Byte immediate data resides in instruction code. Word or longword data is not input in instruction codes but is stored in a memory table. An immediate dat instruction (MOV) accesses the memory table using the PC relative addressing mode w displacement.

Table 2.9 **Immediate Data Accessing** 

Classification	SH7616	CPU	Example	ple of Convention	
8-bit immediate	MOV	#H'12,R0	MOV.B	#H'12,R0	
16-bit immediate	MOV.W	@(disp,PC),R0	MOV.W	#H'1234,R0	
	.DATA.W	/ H'1234			
32-bit immediate	MOV.L	@(disp,PC),R0	MOV.L	#H'12345678,F	
	.DATA.L	H'12345678			
Note: @(disp, Po	C) accesses	s the immediate data.			

MOV.B	@R1,R0
.DATA.L	H'12345678

16-Bit/32-Bit Displacement: When data is accessed by 16-bit or 32-bit displacement. existing displacement value is placed in the memory table. Loading the immediate dat instruction is executed transfers that value to the register and the data is accessed in the indexed register addressing mode.

**Table 2.11 Displacement Accessing** 

Classification	SH7616 CPU	Example of Convention
16-bit displacement	MOV.W @(disp,PC),R0	MOV.W @(H'1234,R1)
	MOV.W @(R0,R1),R2	
	.DATA.W H'1234	

REJ09

Addressing Mode	Instruction Format	Effective Addresses Calculation	Equatio
Direct register addressing	Rn	The effective address is register Rn (The operand is the contents of register Rn)	_
Indirect register addressing	@Rn	The effective address is the content of register Rn  Rn  Rn  Rn	Rn
Post-increment indirect register addressing	@Rn+	The effective address is the content of register Rn. A constant is added to the content of Rn after the instruction is executed. 1 is added for a byte operation, 2 for a word operation, and 4 for a longword operation  Rn  Rn  Rn  Rn  1/2/4	Rn (After th instructive execute Byte: Rr Word: R Longwo → Rn
Pre-decrement indirect register addressing	@-Rn	The effective address is the value obtained by subtracting a constant from Rn. 1 is subtracted for a byte operation, 2 for a word operation, and 4 for a longword operation	Byte: Rr Word: R Rn Longwo

1/2/4

Rn - 1/2/4


Rev. 2.00 Mar 09, 2006 page 52 of 906 REJ09B0292-0200

 $\rightarrow$  Rn (I

execute


after cal


Rn - 1/2/4



Rev. 2.00 Mar 09, 2006 pa

REJ09





	upuale	upuate
	_	Dec(-2,-4): pre-update
Modulo addressing	Possible	Not possible
Data bus	XDB, YDB	CDB
Data length	16 bit (word)	16 bit/32 bit (word/longv
Bus contention	None	Yes
Memory	X, Y data memory	All memory spaces
Source registers	Dx, Dy: A0, A1	Ds: A0/A1, M0/M1, X0/X A0G, A1G
Destination registers	Dx: X0/X1; Dy: Y0/Y1	Ds: A0/A1, M0/M1, X0/X

X, Y Data Transfer Processing

Nop/Inc(+2)/index addition: post-

X, Y Data Addressing: Among the DSP instructions, the MOVX.W and MOVY.W in can be used to simultaneously access X, Y data memory. The DSP instructions have tw pointers for simultaneous accessing of X, Y data memory. Only pointer addressing is p DSP instructions; there is no immediate addressing. The address registers are divided in R4, R5 registers become the X memory address register (Ax), and the R6, R7 registers Y memory address register (Ay). The following three types of addressing exist with X,

(MOVX.W, MOVY.W)

Ax: R4, R5; Ay: R6, R7

Ix: R8, Iy: R9

Single Data Transfer P

Nop/Inc(+2,+4)/index ad

(MOVS.W, MOVS.L)

As: R2, R3, R4, R5

ls: R8

A0G, A1G

1. Non-updated address registers: The Ax, Ay registers are address pointers. They are updated. 2. Add index registers: The Ax, Ay registers are address pointers. The Ix, Iy register v added to them, respectively, after the data transfer (post-update).

Rev. 2.00 Mar 09, 2006 page 56 of 906

transfer instructions.

REJ09B0292-0200

Classification

Index registers

Addressing

Address registers

decrement, set –2 in the index register and designate add index register addressing. Do data addressing, only bits 1 to 15 of the address pointer are valid. Always write a 0 to address pointer and the index register during X, Y data addressing.

Figure 2.9 shows the X, Y data transfer addressing. When X memory and Y memory ausing the X, Y bus, the upper word of Ax (R4 or R5) and Ay (R6 or R7) is ignored. T @Ay+ and @Ay+Iy is stored in the lower word of Ay, and the upper word retains its

value.

R8[IX] R4[AX] R9[Iy] R

+2 (INC) +0 (No update) +0 (No update) +1 (No update) +2 (INC) +3 (INC) +4 (INC) +4 (INC) +4 (INC) +5 (INC) +6 (IN

the index register to -2 or -4.

\* Adder added for DSP addressing.

no update) are post-updating methods. To decrement the address pointe

Figure 2.9 X, Y Data Transfer Addressing

them after the data transfer (post-update).

- 3. Increment address registers: The As registers are address pointers. The value +2 or after the data transfer (post-update).
- 4. Decrement address registers: The As registers are address pointers. The value −2 or (+2 or +4 is subtracted) before the data transfer (pre-update).

31

0

The address pointer (As) uses the R8 register as an index register (Is).

Figure 2.10 shows the single data transfer addressing.




Figure 2.10 Single Data Transfer Addressing

post-updating methods. Decrement is a pre-updating method.

Rev. 2.00 Mar 09, 2006 page 58 of 906

REJ09B0292-0200



both modulo addressing mode at the same time. Therefore, do not simultaneously set and DMY. If they happen to be set at the same time, only the DMY side is valid.

The MOD register is used to designate the start and end addresses of the modulo addresses stores the MS (modulo start) and ME (modulo end). An example of MOD register (M usage is indicated below.

	MOV.L Mod	Addr,Rn;	Rn=ModEnd,	ModStart
LDC Rn, MOD;			ME=ModEnd,	MS=ModStart
ModAddr:	.DATA.W	mEnd;	ModEnd	
	.DATA.W	mStart;	ModStart	
ModStart:	.DATA			

ModEnd: .DATA

Designate the start and end addresses in MS and ME, and then set the DMX or DMY contents of the address register are compared with ME. If they match ME, the start ad stored in the address register. The lower 16 bits of the address register are compared v maximum modulo size is 64 kbytes. This is sufficient for X, Y data memory accesses. shows a block diagram of modulo addressing.




Figure 2.11 Modulo Addressing

An example of modulo addressing is indicated below:

```
MS=H'E008; ME=H'E00C; R4=H'1000E008;

DMX=1; DMY=0; (sets modulo addressing for address register Ax (R4, R5))
```

The R4 register changes as follows due to the above settings.

address pointer, index register, MS, and ME.

R4: H'1000E008
Inc. R4: H'1000E00A
Inc. R4: H'1000E00C

Inc. R4: H'1000E008 (becomes the modulo start address because the modulo address occurred)

Data is placed so that the upper 16 bits of the modulo start and end addresses become in This is so because the modulo start address replaces only the lower 15 bits of the addrescepting bit 0.

Note: When using add index with DSP data addressing, there are cases where the value exceeded without the address pointer matching the ME. In such cases, the address not return to the modulo start address. Bit 0 is disregarded not only for modulo addressing, but also during X, Y data addressing, so always write 0 to the 0 bits

Rev. 2.00 Mar 09, 2006 page 60 of 906

REJ09B0292-0200



```
if ( DMY==0 ) Ay=Ay+(+2 \text{ or } R9[Iy] \text{ or } +0; /* Inc,Index,Not-I
   else if (! not-update) Ay=modulo( Ay, (+2 or R9[Iy]) );
else if ( Operation is MOVS.W or MOVS.L ) {
   if ( Addressing is Nop, Inc, Add-index-reg ) {
       MAB=As;
       /* memory access cycle uses MAB. The address to be used
been updated */
       /* As is one of R2-5 */
       As=As+(+2 or +4 or R8[Is] or +0); /* Inc.Index,Not-Upda
   else { /* Decrement, Pre-update */
   /* As is one of R2-5 */
   As=As+(-2 \text{ or } -4);
   MAB=As;
   /* memory access cycle uses MAB. The address to be used has
updated */
}
/* The value to be added to the address register depends on ad
operations.
For example, (+2 \text{ or } R8[Ix] \text{ or } +0) means that
                 if operation is increment
       R8[Ix]:
                      if operation is add-index-reg
                                             Rev. 2.00 Mar 09, 2006 pa
```

if ( DMX==0 || DMX==1 && DMY==1 )} Ax=Ax+(+2 or R8[Ix} or +

else if (!not-update) Ax=modulo( Ax, (+2 or R8[Ix]) );

/\* Ax is one of R4,5 \*/

/\* Ay is one of R6,7 \*/

/\* Inc,Index,Not-Update \*/

## 2.4.3 Instruction Formats for CPU Instructions

The instruction format of instructions executed by the CPU core and the meanings of the and destination operands are indicated below. The meaning of the operand depends on instruction code. The symbols are used as follows:

xxxx: Instruction codemmmm: Source registernnnn: Destination register

iiii: Immediate datadddd: Displacement

Rev. 2.00 Mar 09, 2006 page 62 of 906

REJ09B0292-0200



					Control register or system register	nnnn: Direct register	STS
					Control register or system register	nnnn: Indirect pre- decrement register	STC.
n forma 5	t			0	mmmm: Direct register	Control register or system register	LDC
xxxx	mmmm	xxxx	xxxx				
					mmmm: Indirect post- increment register	Ū	LDC.
					mmmm: Indirect register	_	JMP
					mmmm: PC relative using Rm	_	BRAI

XXXX

nnnn

XXXX

XXXX

	,		
	nnnn: Indirect post- increment register (multiply/ accumulate)*		
	mmmm: Indirect post-increment register	nnnn: Direct register	MOV.L
	mmmm: Direct register	nnnn: Indirect pre- decrement register	MOV.L
	mmmm: Direct register	nnnn: Indirect indexed register	MOV.L Rm,@(F
md format  15 0  xxxx xxxx mmmm dddd	mmmmdddd: indirect register with displacement	R0 (Direct register)	MOV.B @(disp,
nd4 format  15 0  xxxx xxxx nnnn dddd	R0 (Direct register)	nnnndddd: Indirect register with displacement	MOV.B R0,@(di
nmd format  15 0  xxxx nnnn mmmm dddd	mmmm: Direct register	nnnndddd: Indirect register with displacement	MOV.L Rm,@(c
	mmmmdddd: Indirect register	nnnn: Direct register	MOV.L @(disp,

with displacement

(multiply/ accumulate)

	dddddddd: PC relative with displacement	R0 (Direct register)	MOVA @(disp
	dddddddd: PC relative	_	BF la
d12 format	ddddddddddd:	_	BRA
15 0	PC relative		(label=
xxxx dddd dddd dddd			
nd8 format	ddddddd: PC	nnnn: Direct	MOV.L
15 0	relative with	register	@(disp
xxxx nnnn dddd dddd	displacement		
format	iiiiiiii: Immediate	Indirect indexed GBR	AND.B #imm,@
15 0	iiiiiiii:	R0 (Direct register)	AND
xxxx xxxx iiii iiii	Immediate		
	iiiiiiii: Immediate	_	TRAPA
ni format	iiiiiiii:	nnnn: Direct	ADD
15 0	Immediate	register	
xxxx nnnn iiii iiii			

Note: \*In multiply/accumulate instructions, nnnn is the source register.

Figure 2.12 snows each of the instruction formats.




Figure 2.12 Instruction Formats for DSP Instructions

**Double, Single Data Transfer Instructions:** Table 2.15 indicates the data formats for transfer instructions, and table 2.16 indicates the data formats for single data transfer in

Rev. 2.00 Mar 09, 2006 page 66 of 906 REJ09B0292-0200



		- 1 , 1						
	W.YVOM	@Ay+,Dy						
	MOVY.W	@Ay+Iy,Dy						
	MOVY.W	Da,@Ay						
	MOVY.W	Da,@Ay+						
	MOVY.W	Da,@Ay+Iy						
Category	Mnemoni	ic	7	6	5	4	3	2
X memory	NOPX		0		0		0	0
data transfers	MOVX.W	@Ax,Dx	Dx		0		0	1
	MOVX.W	@Ax+,Dx					1	0
	MOVX.W	@Ax+Ix,Dx					1	1
	MOVX.W	Da,@Ax	Da		1		0	1
	MOVX.W	Da,@Ax+					1	0
	MOVX.W	Da,@Ax+Ix					1	1
Y memory	NOPY			0		0		
data transfers	MOVY.W	@Ay,Dy		Dy		0		
	MOVY.W	@Ay+,Dy						
	MOVY.W	@Ay+Iy,Dy						
	MOVY.W	Da,@Ay		Da		1		
	MOVY.W	Da,@Ay+						

1

1

1

1

0

0

MOVX.W

MOVY.W

NOPY

Y memory

data transfers

Da,@Ax+Ix

@Ay,Dy

MOVY.W Da,@Ay+Iy

Ax: 0=R4, 1=R5 Ay: 0=R6, 1=R7 Dx: 0=X0, 1=X1 Dy: 0=Y0, 1=Y1 Da: 0=A0, 1=A1

Rev. 2.00 Mar 09, 2006 pa

REJ0

	MOVS.L	@-As,Ds							
	MOVS.L	@As,Ds							
	MOVS.L	@As+,Ds							
	MOVS.L	@As+Is,Ds							
	MOVS.L	Ds,@-As							
	MOVS.L	Ds,@As							
	MOVS.L	Ds,@As+							
	MOVS.L	Ds,@As+Is							
Category	Mnemo	nic	7	6	5	4	3	2	1
Single data	MOVS.W	@-As,Ds		Ds	0:	(*)	0	0	0
ransfer	MOVS.W	@As,Ds			1:	(*)	0	1	
	MOVS.W	@As+,Ds			2:	(*)	1	0	
	MOVS.W	@As+Is,Ds			3:	(*)	1	1	
		<u> </u>				(*)	0	0	
	MOVS.W	Ds,@-As			4:			-	
	MOVS.W	Ds,@-As Ds,@As			4: 5:	(*)	0	-	

MOVS.L Ds,@As+Is Note: \*System reserved code

Rev. 2.00 Mar 09, 2006 page 68 of 906 REJ09B0292-0200

MOVS.W

MOVS.L

MOVS.L

MOVS.L

MOVS.L

MOVS.L

MOVS.L

MOVS.L

Ds,@As+Is

@-As,Ds

@As+,Ds

Ds,@-As

Ds,@As+

Ds,@As

@As+Is,Ds

@As,Ds

MOVS.W

MOVS.W

Ds,@As+

Ds,@As+Is



7: A0

8: X0

9: X1

A: Y0

B: Y1

C: M0

E: M1

F: A0G

D: A1G

1

0

0

1

1

0

0

1

1

1

0

1

0

1

0

1

0

1

1

and multiplication instructions. A fields instruction is the same as double data transfer 2.15.

Table 2.17 A Field Parallel Data Transfer Instructions

Category	Mnemon	ic	31	30	29	28	27	26	25
X memory data transfers  Y memory data transfers	NOPX		1	1	1	1	1	0	0
	MOVX.W MOVX.W MOVX.W	@Ax,Dx @Ax+,Dx @Ax+Ix,Dx	_						Ax
	MOVX.W W.XVOM	Da,@Ax Da,@Ax+ Da,@Ax+Ix							
,	NOPY								
	W.YVOM W.YVOM W.YVOM	@Ay,Dy @Ay+,Dy @Ay+Iy,Dy							
	MOVY.W W.YVOM W.YVOM	Da,@Ay Da,@Ay+ Da,@Ay+Iy	_						

•						
data	MOVY.W	@Ay,Dy	Dy	0		
transfers	MOVY.W	@Ay+,Dy				
	MOVY.W	@Ay+Iy,Dy				
	MOVY.W	Da,@Ay	Da	1		_
	MOVY.W	Da,@Ay+				
	MOVY.W	Da,@Ay+Iy				
Ax: 0 = R4, 1	= R5 Ay: 0	= R6, 1 = R7	Dx: 0 = X	0, 1 = X1	Dy: 0 = Y0, 1	= Y

Ax: 0 = R4, 1 = R5 Ay: 0 = R6, 1 = R7 Dx: 0 = X0, 1 = X1 Dy: 0 = Y0, 1 = Y1 Da: 0 = X

Rev. 2.00 Mar 09, 2006 page 70 of 906 REJ09B0292-0200

Y memory

NOPY

RENESAS

parallel				1:X1	1:\	<b>Y</b> 1	1:X1	1:Y
instruction	PSUB Sx, Sy, Du PMULS Se, Sf, Dg	0 1	1 0	2:Y0 3:A1	2:X		2:A0 3:A1	l
	PADD Sx, Sy, Du PMULS Se, Sf, Dg	0 1	1 1					
Three operand	Reserved	1 0	0 0 0 1	0 0	0	0		
instructions	PSUBC Sx, Sy, Dz		1 0					
	PADDC Sx, Sy, Dz		1 1					
	PCMP Sx, Sy		0_0	0 1				
	Reserved		0_1					
	Reserved		1 0					
	Reserved		1 1		1			
	PABS Sx, Dz		0_0	1 0				
-	PRND Sx, Dz		$\begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix}$					
	PABS Sy, Dz PRND Sy, Dz		1-0					
-	11(10 Oy, DZ		0 0	1 1	+-			
			0 1	''				
			1 0					
	Reserved		1 1					
1 1			1	1	1		1	1

(if cc) PINC Sx, Dz (if cc) PDEC Sy, Dz (if cc) PINC Sy, Dz (if cc) PCLR Dz (if cc) PDMSB Sx, Dz Reserved (if cc) PDMSB Sy, Dz		    0 1 1 0 1 1 0 0 0 1 1 0 1 1	1 1	11:DCF	
(if cc) PNEG Sx, Dz (if cc) PCOPY Sx, Dz (if cc) PNEG Sy, Dz (if cc) PCOPY Sy, Dz Reserved		 1 1 0 0 0 1 1 0 1 1	1 0	0 0	
(if cc) PSTS MACH, Dz (if cc) PSTS MACL, Dz (if cc) PLDS Dz, MACH (if cc) PLDS Dz, MACL Reserved*2		 0 0 0 1 1 0 1 1	1 1	if cc	
Reserved	1	•			

Notes: 1. System reserved code

2. (if cc): DCT (DC bit true), DCF (DC bit false), or none (unconditional instruct

## 2.5 Instruction Set

The instructions are divided into three groups: CPU instructions executed by the CPU data transfer instructions executed by the DSP unit, and DSP operation instructions. The number of CPU instructions for supporting the DSP functions. The instruction set is exbelow in terms of each of the three groups.

Bivoo	milialization of digned division
DIV0U	Initialization of unsigned division
DMULS	Signed double-length multiplication
DMULU	Unsigned double-length multiplication
DT	Decrement and test
EXTS	Sign extension
EXTU	Zero extension
MAC	Multiply/accumulate, double-length multiply/accumulate operation
MUL	Double-length multiply operation
MULS	Signed multiplication
MULU	Unsigned multiplication
NEG	Negation
NEGC	Negation with borrow
SUB	Binary subtraction
SUBC	Binary subtraction with borrow
SUBV	Binary subtraction with underflow
	Rev. 2.00 Mar 09, 2006 pa

MOVA

MOVT

**SWAP** 

**XTRCT** 

ADD

ADDC

**ADDV** 

DIV1

DIV0S

CMP/cond Comparison

Division

21

Arithmetic

operations

module data transfer, structure data transfer

Extraction of the middle of registers connected

REJ09

Effective address transfer

Binary addition with carry
Binary addition with overflow

Initialization of signed division

RENESAS

Swap of upper and lower bytes

T bit transfer

Binary addition

		ROTCR	One-bit right rotation with T bit
		ROTL	One-bit left rotation
		ROTR	One-bit right rotation
		SHAL	One-bit arithmetic left shift
		SHAR	One-bit arithmetic right shift
		SHLL	One-bit logical left shift
		SHLLn	n-bit logical left shift
		SHLR	One-bit logical right shift
		SHLRn	n-bit logical right shift
Branch	9	BF	Conditional branch, conditional branch with delay (Branch when T = 0)
		ВТ	Conditional branch, conditional branch with delay (Branch when T = 1)
		BRA	Unconditional branch
		BRAF	Unconditional branch
		BSR	Branch to subroutine procedure
		BSRF	Branch to subroutine procedure
		JMP	Unconditional branch

One-bit left rotation with T bit

ROTCL

JSR

RTS

10

Shift

Branch to subroutine procedure

Return from subroutine procedure

	SLEEP	Shift into power-down mode
	STC	Storing control register data
	STS	Storing system register data
	TRAPA	Trap exception handling
Total:65		

NOP

RTE **SETRC** 

SETT

Load to system register

Repeat count setting

Return from exception processing

No operation

T bit set

Rev. 2.00 Mar 09, 2006 pa REJ09

OP.Sz SRC, DEST	mmmm: Source register	→, ←: Transfer direction
OP: Operation code	nnnn: Destination register	(xx): Memory operand
Sz: Size	0000: R0	M/Q/T: Flag bits in the S
SRC: Source	0001: R1	W/Q/T. Flag bits in the
DEST: Destination	0001:101	&: Logical AND of each

DEST: Destination

Rm: Source register 1111: R15

Rn: Destination register iiii: Immediate data

imm: Immediate data disp: Displacement\*2

dddd: Displacement

&: Logical AND of each bit |: Logical OR of each bit

RENESAS

^: Exclusive OR of each bit ~: Logical NOT of each bit <<n: n-bit left shift

 $\rightarrow$ ,  $\leftarrow$ : Transfer direction

M/Q/T: Flag bits in the SR

>>n: n-bit right shift

Notes: 1. Instruction execution cycles: The execution cycles shown in the table are mi The actual number of cycles may be increased when (1) contention occurs to

instruction fetches and data access, or (2) when the destination register of the instruction (memory → register) and the register used by the next instruction

same. 2. Depending on the instruction's operand size, scaling is  $\times 1$ ,  $\times 2$ , or  $\times 4$ . For de the SH-1/SH-2/SH-DSP Software Manual.

REJ09B0292-0200

Rev. 2.00 Mar 09, 2006 page 76 of 906

MOV.W	@Rm,Rn	0110nnnnmmmm0001	$(Rm) \rightarrow Sign \ extension \rightarrow Rn$	1
MOV.L	@Rm,Rn	0110nnnnmmmm0010	$(Rm) \rightarrow Rn$	1
MOV.B	Rm,@-Rn	0010nnnnmmmm0100	$Rn-1 \to Rn,Rm \to (Rn)$	1
MOV.W	Rm,@-Rn	0010nnnnmmmm0101	$Rn2 \to Rn, Rm \to (Rn)$	1
MOV.L	Rm,@-Rn	0010nnnnmmmm0110	$Rn-4 \rightarrow Rn, Rm \rightarrow (Rn)$	1
MOV.B	@Rm+,Rn	0110nnnnmmmm0100	$ \begin{array}{l} (\text{Rm}) \rightarrow \text{Sign extension} \rightarrow \\ \text{Rn,Rm + 1} \rightarrow \text{Rm} \end{array} $	1
MOV.W	@Rm+,Rn	0110nnnnmmmm0101	$(Rm) \rightarrow Sign \ extension \rightarrow Rn,Rm + 2 \rightarrow Rm$	1
MOV.L	@Rm+,Rn	0110nnnnmmmm0110	$(Rm) \rightarrow Rn, Rm + 4 \rightarrow Rm$	1
MOV.B	R0,@(disp,Rn)	10000000nnnndddd	$R0 \rightarrow (disp + Rn)$	1
MOV.W	R0,@(disp,Rn)	10000001nnnndddd	$R0 \rightarrow (disp \times 2 + Rn)$	1
MOV.L	Rm,@(disp,Rn)	0001nnnnmmmmdddd	$Rm \rightarrow (disp \times 4 + Rn)$	1
MOV.B	@(disp,Rm),R0	10000100mmmmdddd		1
MOV.W	@(disp,Rm),R0	10000101mmmmdddd	$(disp \times 2 + Rm) \rightarrow Sign$ extension $\rightarrow R0$	1
MOV.L	@(disp,Rm),Rn	0101nnnnmmmmdddd	$(disp \times 4 + Rm) \rightarrow Rn$	1
MOV.B	Rm,@(R0,Rn)	0000nnnnmmmm0100	$Rm \rightarrow (R0 + Rn)$	1
MOV.W	Rm,@(R0,Rn)	0000nnnnmmmm0101	$Rm \rightarrow (R0 + Rn)$	1

0010nnnnmmmm0000  $Rm \rightarrow (Rn)$ 

0010nnnnmmmm0001  $Rm \rightarrow (Rn)$ 

0010nnnnmmmm0010  $Rm \rightarrow (Rn)$ 

0110nnnnmmmm0000 (Rm)  $\rightarrow$  Sign extension  $\rightarrow$ 

1

1

1

1

MOV

RIII, RII

MOV.B Rm,@Rn

MOV.W Rm,@Rn

MOV.L Rm,@Rn

MOV.B @Rm,Rn



Rev. 2.00 Mar 09, 2006 pa

REJ0

MOV.L	R0,@(disp,GBR)	11000010dddddddd	$R0 \rightarrow (disp \times 4 + GBR)$
MOV.B	@(disp,GBR),R0	11000100dddddddd	$  \text{(disp + GBR)} \rightarrow \text{Sign} \\  \text{extension} \rightarrow \text{R0} $
MOV.W	@(disp,GBR),R0	11000101dddddddd	$ \begin{array}{l} (\text{disp} \times \text{2 + GBR}) \rightarrow \text{Sign} \\ \text{extension} \rightarrow \text{R0} \end{array} $
MOV.L	@(disp,GBR),R0	11000110dddddddd	$(disp \times 4 + GBR) \rightarrow R0$
MOVA	@(disp,PC),R0	11000111dddddddd	$disp \times 4 + PC \to R0$
MOVT	Rn	0000nnnn00101001	$T\toRn$

0110nnnnmmmm1000

0110nnnnmmmm1001

0010nnnnmmm1101

MOV.W R0,@(disp,GBR) 11000001ddddddd

SWAP.B Rm, Rn

SWAP.W Rm, Rn

Rm,Rn

XTRCT

 $R0 \rightarrow (disp \times 2 + GBR)$ 

 $Rm \rightarrow Swap$  the bottom

 $Rm \rightarrow Swap upper and$ 

two bytes  $\rightarrow Rn$ 

lower words → Rn
Rm: Middle 32 bits of

 $Rn \to Rn$ 

1

1

1

1 1 1

1

1

1

Rev. 2.00 Mar 09, 2006 page 78 of 906

REJ09B0292-0200

RENESAS

CMP/HS	Rm,Rn	0011nnnnmmmm0010	If $Rn \ge Rm$ with unsigned data, $1 \to T$	1	C
CMP/GE	Rm,Rn	0011nnnnmmmm0011	If $Rn \ge Rm$ with signed data, $1 \rightarrow T$	1	C re
CMP/HI	Rm,Rn	0011nnnnmmmm0110	If Rn > Rm with unsigned data, $1 \rightarrow T$	1	C re
CMP/GT	Rm,Rn	0011nnnnmmmm0111	If Rn > Rm with signed data, $1 \rightarrow T$	1	C
CMP/PL	Rn	0100nnnn00010101	If Rn > 0, 1 $\rightarrow$ T	1	C
CMP/PZ	Rn	0100nnnn00010001	If $Rn \ge 0$ , $1 \to T$	1	C
CMP/STR	Rm,Rn	0010nnnnmmm1100	If Rn and Rm contain an identical byte, $1 \rightarrow T$	1	c
DIV1	Rm,Rn	0011nnnnmmmm0100	Single-step division (Rn/Rm)	1	C
DIV0S	Rm,Rn	0010nnnnmmmm0111	$\begin{array}{c} \text{MSB of Rn} \rightarrow \text{Q, MSB} \\ \text{of Rm} \rightarrow \text{M, M } ^{\wedge} \text{Q} \rightarrow \text{T} \end{array}$	1	C
DIV0U		000000000011001	$0 \rightarrow M/Q/T$	1	0

0011nnnnmmmm0000

CMP/EQ #imm,R0 10001000iiiiiiii

CMP/EQ Rm,Rn

Overflow  $\rightarrow$  T

If R0 = imm,  $1 \rightarrow T$ 

If Rn = Rm,  $1 \rightarrow T$ 

1

1

Rev. 2.00 Mar 09, 2006 pa

REJ0

C re

С

re

RENESAS

Rm,Rn Rm,Rn Rm,Rn Rm,Rn Rm,Rn Rm,Rn	0100nnnn00010000  0110nnnnmmmm1110  0110nnnnmmmm1100  0110nnnnmmmm1101	Rn is 0, 1 $\rightarrow$ T When Rn is nonzero, 0 $\rightarrow$ T A byte in Rm is sign- extended $\rightarrow$ Rn A word in Rm is sign- extended $\rightarrow$ Rn A byte in Rm is zero- extended $\rightarrow$ Rn	1 1 1	-
Rm,Rn Rm,Rn Rm,Rn	0110nnnnmmm1111 0110nnnnmmm1100	extended $\rightarrow$ Rn  A word in Rm is sign- extended $\rightarrow$ Rn  A byte in Rm is zero- extended $\rightarrow$ Rn	1	_
Rm,Rn Rm,Rn	0110nnnnmmm1100			_
Rm,Rn		extended → Rn	1	_
	0110nnnnmmmm1101			
@Rm+,@Rn+		A word in Rm is zero-extended $\rightarrow$ Rn	1	
	0000nnnnmmm1111	Signed operation of (Rn) $\times$ (Rm) + MAC $\rightarrow$ MAC 32 $\times$ 32 + 64 $\rightarrow$ 64 bits	3/(2 to 4)*	_
@Rm+,@Rn+	0100nnnnmmm1111	Signed operation of (Rn) $\times$ (Rm) + MAC $\rightarrow$ MAC 16 $\times$ 16 + 64 $\rightarrow$ 64 bits	3/(2)*	
Rm,Rn	0000nnnnmmmm0111	$\begin{array}{c} \text{Rn} \times \text{Rm} \rightarrow \text{MACL}, \\ 32 \times 32 \rightarrow 32 \text{ bits} \end{array}$	2 to 4*	_
Rm,Rn	0010nnnnmmm1111	Signed operation of $Rn \times Rm \rightarrow MAC$ $16 \times 16 \rightarrow 32$ bits	1 to 3*	
Rm,Rn	0010nnnnmmm1110	Unsigned operation of $Rn \times Rm \rightarrow MAC$ $16 \times 16 \rightarrow 32$ bits	1 to 3*	_
Rm,Rn	0110nnnnmmmm1011	$0\text{Rm} \rightarrow \text{Rn}$	1	_
Rm,Rn	0110nnnnmmm1010	$\begin{array}{l} \text{0RmT} \rightarrow \text{Rn}, \\ \text{Borrow} \rightarrow \text{T} \end{array}$	1	В
	Rm,Rn Rm,Rn Rm,Rn Rm,Rn Rm,Rn Rm,Rn	Rm,Rn       0000nnnnmmmm0111         Rm,Rn       0010nnnnmmmm1111         Rm,Rn       0010nnnnmmmm1110         Rm,Rn       0110nnnnmmmm1011         Rm,Rn       0110nnnnmmm1010         Mar 09, 2006 page 80 of 906         292-0200	$(Rn) \times (Rm) + MAC \rightarrow MAC \ 16 \times 16 + 64 \rightarrow 64 \ bits$ $Rm, Rn \qquad 0000nnnnmmmm0111 \qquad Rn \times Rm \rightarrow MACL, \ 32 \times 32 \rightarrow 32 \ bits$ $Rm, Rn \qquad 0010nnnnmmmm1111 \qquad Signed \ operation \ of \ Rn \times Rm \rightarrow MAC \ 16 \times 16 \rightarrow 32 \ bits$ $Rm, Rn \qquad 0010nnnnmmmm1110 \qquad Unsigned \ operation \ of \ Rn \times Rm \rightarrow MAC \ 16 \times 16 \rightarrow 32 \ bits$ $Rm, Rn \qquad 0110nnnnmmmm1011 \qquad 0-Rm \rightarrow Rn$ $Rm, Rn \qquad 0110nnnnmmmm1011 \qquad 0-Rm \rightarrow Rn$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \ Borrow \rightarrow T$	$(Rn) \times (Rm) + MAC \rightarrow MAC \ 16 \times 16 + 64 \rightarrow 64 \ bits$ $Rm, Rn \qquad 0000nnnnmmmm0111 \qquad Rn \times Rm \rightarrow MACL, \qquad 2 \ to \ 4^* \qquad 32 \times 32 \rightarrow 32 \ bits$ $Rm, Rn \qquad 0010nnnnmmmm1111 \qquad Signed \ operation \ of \qquad 1 \ to \ 3^* \qquad Rn \times Rm \rightarrow MAC \qquad 16 \times 16 \rightarrow 32 \ bits$ $Rm, Rn \qquad 0010nnnnmmmm1110 \qquad Unsigned \ operation \ of \qquad 1 \ to \ 3^* \qquad Rn \times Rm \rightarrow MAC \qquad 16 \times 16 \rightarrow 32 \ bits$ $Rm, Rn \qquad 0110nnnnmmmm1011 \qquad 0-Rm \rightarrow Rn \qquad 1$ $Rm, Rn \qquad 0110nnnnmmm1011 \qquad 0-Rm \rightarrow Rn \qquad 1$ $Rm, Rn \qquad 0110nnnnmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$ $Rm, Rn \qquad 0110nnnnmmmm1010 \qquad 0-Rm-T \rightarrow Rn, \qquad 1$

64 bits

**Table 2.22 Logic Operation Instructions** 

Instruc	tion	Instruction Code	Operation	Су
AND	Rm,Rn	0010nnnnmmmm1001	$Rn \& Rm \rightarrow Rn$	1
AND	#imm,R0	11001001iiiiiiii	R0 & imm $\rightarrow$ R0	1
AND.B	#imm,@(R0,GBR)	11001101iiiiiiii	$ \begin{array}{l} \text{(R0 + GBR) \& imm} \rightarrow \\ \text{(R0 + GBR)} \end{array} $	3
NOT	Rm,Rn	0110nnnnmmmm0111	∼ $Rm \rightarrow Rn$	1
OR	Rm,Rn	0010nnnnmmmm1011	$Rn \mid Rm \rightarrow Rn$	1
OR	#imm,R0	11001011iiiiiii	R0   imm $\rightarrow$ R0	1
OR.B	#imm,@(R0,GBR)	110011111111111111111111111111111111111	$ \begin{array}{c} (R0 + GBR) \mid imm \rightarrow \\ (R0 + GBR) \end{array} $	3
TAS.B	@Rn	0100nnnn00011011	If (Rn) is 0, 1 $\rightarrow$ T, 1 $\rightarrow$ MSB of (Rn)	4
TST	Rm,Rn	0010nnnnmmm1000	Rn & Rm, if the result is 0, $1 \rightarrow T$	1
TST	#imm,R0	11001000iiiiiiii	R0 & imm, if the result is 0, 1 $\rightarrow$ T	1
TST.B	#imm,@(R0,GBR)	11001100iiiiiiii	(R0 + GBR) & imm, if the result is 0, 1 $\rightarrow$ T	3
XOR	Rm,Rn	0010nnnnmmmm1010	$Rn \wedge Rm \rightarrow Rn$	1
XOR	#imm,R0	11001010iiiiiiii	R0 ^ imm $\rightarrow$ R0	1
XOR.B	#imm,@(R0,GBR)	11001110iiiiiiii	$(R0 + GBR) ^ imm \rightarrow (R0 + GBR)$	3

SHLL	Rn	0100nnnn00000000	$T \leftarrow Rn \leftarrow 0$	1
SHLR	Rn	0100nnnn00000001	$0 \to Rn \to T$	1
SHLL2	Rn	0100nnnn00001000	$Rn \le 2 \rightarrow Rn$	1
SHLR2	Rn	0100nnnn00001001	$Rn >> 2 \rightarrow Rn$	1
SHLL8	Rn	0100nnnn00011000	$Rn \le 8 \rightarrow Rn$	1
SHLR8	Rn	0100nnnn00011001	$Rn >> 8 \rightarrow Rn$	1
SHLL16	Rn	0100nnnn00101000	$Rn \leq 16 \rightarrow Rn$	1
SHLR16	Rn	0100nnnn00101001	Rn>>16 → Rn	1

 $\mathsf{MSB} \to \mathsf{Rn} \to \mathsf{T}$ 

1

0100nnnn00100001

SHAR

Rn

RTS	000000000001011	Delayed branch, $PR \rightarrow PC$
Note: *One stat	e when it does not branch.	

10001101 dddddddd

1010ddddddddddd

0000mmmm00100011

1011dddddddddddd

0000mmmm00000011

0100mmmm00101011

0100mmmm00001011

BT/S

BRA

BRAF

BSR

BSRF

JMP

JSR

label

label

label

Rm

Rm

@Rm

@Rm

Delayed branch,

Delayed branch,

 $\mathsf{disp} \times 2 + \mathsf{PC} \to \mathsf{PC}$ 

 $disp \times 2 + PC \rightarrow PC$ 

Delayed branch,

Delayed branch,

 $PC \rightarrow PR, Rm \rightarrow PC$ 

if T = 0, nop

if T = 1, disp  $\times$  2 + PC  $\rightarrow$  PC,

Delayed branch, Rm + PC  $\rightarrow$  PC

Delayed branch,  $PC \rightarrow PR$ ,

 $PC \rightarrow PR$ ,  $Rm + PC \rightarrow PC$ 

Delayed branch, Rm → PC

2/1\*

2

2

2

2

2

2

2

LDC.L LDC.L LDC.L LDRE LDRS LDRS LDS	@Rm+,MOD  @Rm+,RE  @Rm+,RS  @(disp,PC)  @(disp,PC)	0100mmmm01010111 0100mmmm01110111 0100mmmm01100111 10001110dddddddd	$(Rm) \rightarrow MOD, Rm + 4 \rightarrow Rm$ $(Rm) \rightarrow RE, Rm + 4 \rightarrow Rm$ $(Rm) \rightarrow RS, Rm + 4 \rightarrow Rm$ $disp \times 2 + PC \rightarrow RE$
LDC.L LDRE LDRS LDS	@Rm+,RS @(disp,PC)	0100mmmm01100111 10001110dddddddd	$(Rm) \rightarrow RS, Rm + 4 \rightarrow Rm$
LDRE LDRS LDS	@(disp,PC)	10001110dddddddd	
LDRS LDS			$disp \times 2 + PC \to RE$
LDS	@(disp,PC)		
		10001100dddddddd	$disp \times 2 + PC \to RS$
LDS	Rm,MACH	0100mmmm00001010	Rm  o MACH
	Rm,MACL	0100mmmm00011010	Rm  o MACL
LDS	Rm,PR	0100mmmm00101010	$Rm \to PR$
LDS	Rm,DSR	0100mmmm01101010	$Rm \to DSR$
LDS	Rm,A0	0100mmmm01111010	$Rm \rightarrow A0$
LDS	Rm,X0	0100mmmm10001010	$Rm \rightarrow X0$
LDS	Rm,X1	0100mmmm10011010	$Rm \rightarrow X1$
LDS	Rm,Y0	0100mmmm10101010	$Rm \rightarrow Y0$
LDS	Rm,Y1	0100mmmm10111010	$Rm \rightarrow Y1$
LDS.L	@Rm+,MACH	0100mmmm00000110	$(Rm) \rightarrow MACH,$ $Rm + 4 \rightarrow Rm$
LDS.L	@Rm+,MACL	0100mmmm00010110	$ \begin{array}{l} (Rm) \rightarrow MACL, \\ Rm + 4 \rightarrow Rm \end{array} $
LDS.L	@Rm+,PR	0100mmmm00100110	$(Rm) \rightarrow PR, Rm + 4 \rightarrow Rm$

LDC

LDC

LDC

LDC.L

LDC.L

LDC.L

Rm, MOD

Rm,RE

Rm,RS

@Rm+,SR

@Rm+,GBR

@Rm+, VBR

1

1

1

3

3

3

3

3

3

1

1 1

1

1

1

1

1

 $\mathsf{Rm} \to \mathsf{MOD}$ 

 $\mathsf{Rm} \to \mathsf{RE}$ 

 $Rm \to RS$ 

 $(Rm) \rightarrow SR, Rm + 4 \rightarrow Rm$ 

 $(Rm) \rightarrow GBR, Rm + 4 \rightarrow Rm$ 

 $(Rm) \rightarrow VBR, Rm + 4 \rightarrow Rm$ 

0100mmmm01011110

0100mmmm01111110

0100mmmm01101110

0100mmmm00000111

0100mmmm00010111

0100mmmm00100111

	$SR \rightarrow Rn$	0000nnnn00000010	SR,Rn	STC
	$GBR \to Rn$	0000nnnn00010010	GBR,Rn	STC
	$VBR \to Rn$	0000nnnn00100010	VBR,Rn	STC
	$MOD \to Rn$	0000nnnn01010010	MOD,Rn	STC
	$RE \to Rn$	0000nnnn01110010	RE,Rn	STC
	$RS \to Rn$	0000nnnn01100010	RS,Rn	STC
$SR \rightarrow (Rn)$	$Rn\!\!-\!\!\!4\to Rn,$	0100nnnn00000011	SR,@-Rn	STC.L
$GBR \to (R$	$Rn-4 \rightarrow Rn$ ,	0100nnnn00010011	GBR,@-Rn	STC.L
$VBR \rightarrow (R)$	$Rn$ –4 $\rightarrow$ $Rn$ ,	0100nnnn00100011	VBR,@-Rn	STC.L
$MOD \to (R$	$Rn\!\!-\!\!\!4\to Rn,$	0100nnnn01010011	MOD,@-Rn	STC.L
$RE \rightarrow (Rn)$	$Rn\!\!-\!\!\!4\to Rn,$	0100nnnn01110011	RE,@-Rn	STC.L
$RS \rightarrow (Rn)$	$Rn-4 \rightarrow Rn$	0100nnnn01100011	RS,@-Rn	STC.L

000000000001001

000000000101011

0100mmmm00010100

10000010iiiiiii

000000000011000

000000000011011

No operation

Delayed branch,

 $0 \rightarrow SR[27:24]$ 

 $1 \rightarrow T$ 

Sleep

stack area  $\rightarrow$  PC/SR

RE-RS operation result

(repeat status) → RF1, RF0  $Rm[11:0] \rightarrow RC (SR[27:16])$ RE-RS operation result

(repeat status) → RF1, RF0  $imm \rightarrow RC (SR[23:16]),$ 

1

4

1

1

1

3\*

2

2

2

2

2

2

NOP

RTE

SETRC Rm

SETRC

SETT

SLEEP

#imm

Rev. 2.00 Mar 09, 2006 pa



STS.L	X0,@-Rn	0100nnnn10000010	$Rn4 \to Rn, \ X0 \to (Rn)$
STS.L	X1,@-Rn	0100nnnn10010010	$Rn-4 \rightarrow Rn, X1 \rightarrow (Rn)$
STS.L	Y0,@-Rn	0100nnnn10100010	$Rn4 \to Rn, \ Y0 \to (Rn)$
STS.L	Y1,@-Rn	0100nnnn10110010	$Rn4 \to Rn, \ Y1 \to (Rn)$
TRAPA	#imm	11000011iiiiiiii	$\begin{array}{c} \text{PC/SR} \rightarrow \text{stack area, (imm} \times \\ \text{4 + VBR)} \rightarrow \text{PC} \end{array}$
Note: *	The number of e	execution cycles before th	e chip enters sleep mode.

0000nnnn10011010

0000nnnn10101010

0000nnnn10111010

0100nnnn00000010

0100nnnn00010010

0100nnnn00100010

0100nnnn01100010

0100nnnn01110010

 $X1 \rightarrow Rn$ 

 $Y0 \to Rn$ 

 $Y1 \rightarrow Rn$ 

 $Rn-4 \rightarrow Rn, MACH \rightarrow (Rn)$ 

 $Rn-4 \rightarrow Rn, MACL \rightarrow (Rn)$ 

 $Rn-4 \rightarrow Rn, PR \rightarrow (Rn)$ 

 $Rn-4 \rightarrow Rn$ ,  $DSR \rightarrow (Rn)$ 

 $Rn-4 \rightarrow Rn, A0 \rightarrow (Rn)$ 

1 1

1

1

1

1

1

1

1

1

1

1

8

STS

STS

STS

STS.L

STS.L

STS.L

X1,Rn

Y0,Rn

Y1,Rn

STS.L PR,@-Rn

STS.L A0,@-Rn

MACH,@-Rn

MACL,@-Rn

DSR,@-Rn

Rev. 2.00 Mar 09, 2006 page 86 of 906

registers have been added to support repeat control and modulo addressing, and the re (RC) has been added to the status register (SR). The LDC and STC instructions have in order to access the aforementioned. The LDS and STS instructions have been added access the DSP registers DSR, A0, X0, X1, Y0 and Y1.

The SETRC instruction has been added to set the repeat counter (RC, bits 27 to 16) ar flags (RF1, RF0, bits 3 and 2) of the SR register. When the SETRC instruction operarismmediate, the 8-bit immediate data is stored in bits 23 to 16 of the SR register and bits are cleared to 0. When the operand is a register, bits 11 to 0 (12 bits) of the register are bits 27 to 16 of the SR register. Additionally, the status of 1 instruction repeat (00), 2 repeat (01), 3 instruction repeat (11) or 4 instruction or greater repeat (10) is set from RE set values.

In addition to the LDC instruction, the LDRS and LDRE instructions have been added establishing the repeat start and repeat end addresses in the RS and RE registers.

The added instructions are listed in table 2.26.

STC.L	RE,@-Rn	0100nnnn01110011	Rn–4→Rn,RE→(Rn)
STC.L	RS,@-Rn	0100nnnn01100011	Rn–4→Rn,RS→(Rn)
LDS	Rm,DSR	0100mmmm01101010	Rm→DSR
LDS.L	@Rm+,DSR	0100mmmm01100110	(Rm)→DSR,Rm+4→Rm
LDS	Rm,A0	0100mmmm01111010	Rm→A0
LDS.L	@Rm+,A0	0100mmmm01110110	(Rm)→A0,Rm+4→Rm
DS	Rm,X0	0100mmmm10001010	Rm→X0
LDS.L	@Rm+,X0	0100mmmm10000110	(Rm)→X0,Rm+4→Rm
LDS	Rm,X1	0100mmmm10011010	Rm→X1
LDS.L	@Rm+,X1	0100mmmm10010110	(Rm)→X1,Rm+4→Rm
LDS	Rm,Y0	0100mmmm10101010	Rm→Y0
LDS.L	@Rm+,Y0	0100mmmm10100110	(Rm)→Y0,Rm+4→Rm
LDS	Rm,Y1	0100mmmm10111010	Rm→Y1
LDS.L	@Rm+,Y1	0100mmmm10110110	(Rm)→Y1,Rm+4→Rm
STS	DSR,Rn	0000nnnn01101010	DSR→Rn
STS.L	DSR,@-Rn	0100nnnn01100010	Rn–4→Rn,DSR→(Rn)
STS	A0,Rn	0000nnnn01111010	A0→Rn
STS.L	A0,@-Rn	0100nnnn01110010	Rn–4→Rn,A0→(Rn)
STS	X0,Rn	0000nnnn10001010	X0→Rn
STS.L	X0,@-Rn	0100nnnn10000010	Rn–4→Rn,X0→(Rn)
STS	X1,Rn	0000nnnn10011010	X1→Rn

Rev. 2.00 Mar 09, 2006 page 88 of 906

REJ09B0292-0200

0100mmmm01100111

0000nnnn01010010

0000nnnn01110010

0000nnnn01100010

0100nnnn01010011

LDC.L

STC

STC

STC

STC.L

@Rm+,RS

MOD,Rn

RE,Rn

RS,Rn

MOD,@-Rn

RENESAS

3

1

1

1

2

2

2

 $(Rm)\rightarrow RS,Rm+4\rightarrow Rm$ 

 $Rn-4\rightarrow Rn,MOD\rightarrow (Rn)$ 

 $\mathsf{MOD} {\rightarrow} \mathsf{Rn}$ 

 $RE \rightarrow Rn$ 

 $RS{\to}Rn$ 

SETRC	#imm	10000010iiiiiii	imm→RC(SR[23:16] 0→SR[27:24]
LDRS	@(disp,PC)	10001100dddddddd	$disp \! \times \! 2 \text{+PC} \! \! \to \! \! RS$
LDRE	@(disp,PC)	10001110dddddddd	$disp \times 2+PC {\rightarrow} RE$

## 2.5.2 **DSP Data Transfer Instruction Set**

instructions

Table 2.27 lists the DSP data transfer instructions by classification.

Table 2.27 Classification of DSP Data Transfer Instructions

Classification	Types	Operation Code	Function	No In
Double datatransferinstructions	4	NOPX	X memory no operation	14
	r	MOVX	X memory data transfer	
		NOPY	Y memory no operation	
		MOVY	Y memory data transfer	
Single data transfer	1	MOVS	Single data transfer	16

Total: 5 The data transfer instructions are divided into two groups, double data transfers and si transfers. Double data transfers can be combined with DSP operation instructions to p

parallel processing. The parallel processing instructions are 32 bit length, and the double transfer instructions are incorporated into their A fields. Double data transfers that are processing instructions are 16 bit length, as are the single data transfer instructions.

The X memory and Y memory can be accessed simultaneously in parallel in double d One instruction each is designated from among the X and Y memory data accesses. T



1

1

To

MOVX.W Da,@Ax MOVX.W Da,@Ax+ MOVX.W Da,@Ax+Ix	MSW of Da $\rightarrow$ (Ax)  MSW of Da $\rightarrow$ (Ax),Ax+2 $\rightarrow$ Ax  MSW of Da $\rightarrow$ (Ax),Ax+Ix $\rightarrow$ Ax	111100A*D*1*01*  111100A*D*1*10*  111100A*D*1*11*
Da,@Ax+ MOVX.W Da,@Ax+Ix		
Da,@Ax+Ix	MSW of Da $\rightarrow$ (Ax),Ax+Ix $\rightarrow$ Ax	111100A*D*1*11*
Table 2 20 I		
1 abic 2.29 1	Oouble Data Transfer Instructions (	Y Memory Data)
Instruction	Operation	Code
NOPY	No Operation	111100*0*0*0**0
MOVY.W @Ay,Dy	(Ay)→MSW of Dy,0→LSW of Dy	111100*A*D*0**0
MOVY.W @Ay+,Dy	(Ay) $\rightarrow$ MSW of Dy,0 $\rightarrow$ LSW of Dy, Ay+2 $\rightarrow$ Ay	111100*A*D*0**1
MOVY.W @Ay+Iy,Dy	(Ay) $\rightarrow$ MSW of Dy,0 $\rightarrow$ LSW of Dy, Ay+Iy $\rightarrow$ Ay	111100*A*D*0**1
MOVY.W Da,@Ay	MSW of Da→(Ay)	111100*A*D*1**0
MOVY.W Da,@Ay+	MSW of Da→(Ay),Ay+2→Ay	111100*A*D*1**1
MOVY.W Da,@Ay+Iy	MSW of Da→(Ay),Ay+Iy→Ay	111100*A*D*1**1

No Operation

 $Dx,Ax+2\rightarrow Ax$ 

 $Dx,Ax+Ix\rightarrow Ax$ 

 $(Ax)\rightarrow MSW$  of  $Dx,0\rightarrow LSW$  of Dx

 $(Ax)\rightarrow MSW$  of  $Dx,0\rightarrow LSW$  of

 $(Ax)\rightarrow MSW$  of  $Dx,0\rightarrow LSW$  of

1111000\*0\*0\*00\*\*

111100A\*D\*0\*01\*\*

111100A\*D\*0\*10\*\*

111100A\*D\*0\*11\*\*

1

1

1

1

1

1

1

Cycles 1

1

1

1

1

1

1

NOPX

MOVX.W

@Ax,Dx

MOVX.W

MOVX.W

@Ax+Ix,Dx

@Ax+,Dx

MOVS.L @As+Is,Ds	(As)→Ds,As+Is→As	111101AADDDD11110	1
MOVS.L Ds, @-As	As–4→As,Ds→(As)*	111101AADDDD0011	1
MOVS.L Ds,@As	Ds→(As)*	111101AADDDD01111	1
MOVS.L Ds,@As+	Ds→(As)*,As+4→As	111101AADDDD1011	1
MOVS.L Ds,@As+Is	Ds→(As)*,As+Is→As	111101AADDDD11111	1
•	d bit registers A0G and A1G led before being transferred.	are specified for the source op	erand D

(As)→MSW of Ds,0→LSW of

 $As-2\rightarrow As,MSW of Ds\rightarrow (As)*$ 

MSW of Ds→(As)\*,As+2→As

MSW of Ds→(As)\*,As+Is→As

Ds, As+lx→As

MSW of Ds→(As)\*

 $As-4\rightarrow As,(As)\rightarrow Ds$ 

(As)→Ds,As+4→As

(As)→Ds

MOVS.W

MOVS.W

Ds,@-As

MOVS.W

MOVS.W

MOVS.L

MOVS.L

@As+,Ds

@-As,Ds

Ds,@As+Is

MOVS.L @As,Ds

Ds,@As+

@As+Ix,Ds

MOVS.W Ds,@As

REJ09

Rev. 2.00 Mar 09, 2006 pa

1

1

1

1

1

1

1

1

111101AADDDD1100

111101AADDDD0001

111101AADDDD0101

111101AADDDD1001

111101AADDDD1101

111101AADDDD0010

111101AADDDD01110

111101AADDDD1010

( - )									
Dx	_	_	_	_	_	_	_	_	_
Ay	_	_		_	_		Yes	Yes	_
ly	_	_	_	_	_	_	_	_	_
Dy	_	_		_	_		_		_
Da		_	_	_	_	_	_	_	
As	_	_	Yes	Yes	Yes	Yes	_		_
Ds	_	_		_	_		_		_
Oper-					DS	P Regist	ers		
and	X0	X1	Y0	Y1	M0	M1	A0	<b>A</b> 1	A0G
Ax	_	_	_	_	_	_	_	_	_
lx (ls)	_	_	_	_	_	_	_	_	_
lx (ls)	— Yes	— Yes	<u> </u>	_ _	_ _			_	_

Yes

Yes

Yes

Yes

Yes

Ax

ly Dy

Da

lx (ls)

Yes indicates that the register can be set.

Rev. 2.00 Mar 09, 2006 page 92 of 906 REJ09B0292-0200

RENESAS

Yes

Yes

Yes

Yes

Yes

Yes

double data transfer mistruction.

The B field data operation instructions are divided into three groups: double data oper instructions, conditional single data operation instructions, and unconditional single d instructions. Table 2.32 lists the instruction formats of the DSP operation instructions operands can be independently selected from the DSP registers. Table 2.33 shows the correspondence between the DSP operation instruction operands and registers.

**Table 2.32 DSP Operation Instruction Formats** 

Classification		Inst	ruction F		Instructio		
Double data operation instr	ructions		ALUop.	Sx,	Sy,	Du	PADD PMU
(6 operands)			MLTop.	Se,	Sf,	Dg	PSUB PMU
Conditional single data	3 operands						PADD, PA
operation instructions		DCT	ALUop.	Sx,	Sy,	Dz	PSHA, PS
		DCF	ALUop.	Sx,	Sy,	Dz	PXOR
	2 operands		ALUop.	Sx,	Dz		PCOPY, P
		DCT	ALUop.	Sx,	Dz		PDMSB, P
		DCF	ALUop.	Sx,	Dz		PLDS, PS
			ALUop.	Sy,	Dz		
		DCT	ALUop.	Sy,	Dz		
		DCF	ALUop.	Sy,	Dz		
	1 operand		ALUop.	Dz			PCLR, PS
		DCT	ALUop.	Dz			PSHL #im
		DCF	ALUop.	Dz			
Unconditional single data	3 operands		_		_		PADDC, P
operation instructions			MLTop.	Se,	Sf,	Dg	PMULS
	2 operands		ALUop.	Sx,	Dz		PCMP, PA
			ALUop.	Sy,	Dz		
			ALUop.	Sx,	Sy		
	4						

1 operand

ALUop. Dz

PSHA #imm PSHL #imm

X0	Yes	_	Yes	Yes	Yes	Yes	
X1	Yes	_	Yes	_	Yes	_	
Y0	_	Yes	Yes	Yes	Yes	Yes	
Y1	_	Yes	Yes	_	_	Yes	

MOVX.W @R4+,X0

MOVX.W @R4+R8

MOVX.W A0,@R5+R8

MOVY.W @R

MOVY.W @R

[NOPY][;]

When writing parallel instructions, write the B field instructions first, then write the A instructions:

instructions:

PADD A0,M0,A0 PMULS X0,Y0

PADD A0,M0,A0 PMULS X0,Y0,M0
DCF PINC X1,A1
PCMP X1,M0

Text in brackets ([]) can be omitted. The no operation instructions NOPX and NOPY c omitted. Semicolons (;) are used to demarcate instruction lines, but can be omitted. If s are used, the space after the semicolon can be used for comments.

The individual status codes (DC, N, Z, V, GT) of the DSR register are always updated unconditional ALU operation instructions and shift operation instructions. Conditional

do not update the status codes, even if the conditions have been met. Multiplication ins

also do not update the status codes. DC bit definitions are determined by the specification CS bits in the DSR register.

Table 2.34 lists the DSP operation instructions by classification.

Rev. 2.00 Mar 09, 2006 page 94 of 906 REJ09B0292-0200

RENESAS

				•
			PSUBC	Subtraction with borrow
0	LU integer peration	2	PDEC	Decrement
ir	nstructions		PINC	Increment
	ISB detection struction	1	PDMSB	MSB detection
Rounding operation instruction		1	PRND	Rounding
ALU logical o	peration	3	PAND	Logical AND
instructions			POR	Logical OR
			PXOR	Logical exclusive OR
Fixed decima multiplication		1	PMULS	Signed multiplication
0	rithmetic shift peration astruction	1	PSHA	Arithmetic shift
0	ogical shift peration nstruction	1	PSHL	Logical shift
System contr	ol instructions	2	PLDS	System register load
			PSTS	Store from system register
		Total 23		
				Rev. 2.00 Mar 09, 2006 pa REJ09
		3	ENESAS	5

PADDC

PCLR

PCMP

PCOPY

PNEG

PSUB

PSUB

**PMULS** 

Addition with carry

Subtraction and signed

Clear

Сору

Compare

Invert sign

Subtraction

multiplication

tions

	0, 0,0 0, 722	
PADD Sx,Sy,Dz	Sx+Sy→Dz	111110******
		10110001xxyyzzzz
DCT PADD	if DC=1,Sx+Sy→Dz if 0,nop	111110*******
Sx,Sy,Dz		10110010xxyyzzzz
DCF PADD	if DC=0,Sx+Sy→Dz if 1,nop	111110******
Sx,Sy,Dz		10110011xxyyzzzz
PADD Sx,Sy,Du	Sx+Sy→Du	111110*****
PMULS Se,Sf,Dg	MSW of Se $\times$ MSW of Sf $\rightarrow$ Dg	0111eeffxxyygguu
PADDC	Sx+Sy+DC→Dz	111110******
Sx,Sy,Dz		10110000xxyyzzzz
PCLR Dz	H'00000000→Dz	111110******
		100011010000zzzz
DCT PCLR Dz	if DC=1,H'00000000→Dz	111110******
	if 0,nop	100011100000zzzz
DCF PCLR Dz	if DC=0,H'00000000→Dz	111110******
	if 1,nop	100011110000zzzz
PCMP Sx,Sy	Sx–Sy	111110******
		10000100xxyy0000
PCOPY Sx,Dz	Sx→Dz	111110******
		11011001xx00zzzz
PCOPY Sy,Dz	Sy→Dz	111110*****
		1111100100yyzzzz
DCT PCOPY	if DC=1,Sx→Dz if 0,nop	111110*****
Sx,Dz		11011010xx00zzzz

If  $Sy \ge 0, Sy \rightarrow Dz$ 

If Sy<0,0–Sy→Dz

111110\*\*\*\*\*\*\*

10101000000yyzzzz

1

PABS Sy,Dz

PSUB Sx,Sy,Dz	Sx–Sy→Dz	111110*****
		10100001xxyyz
DCT PSUB	if DC=1,Sx–Sy→Dz if 0,nop	111110*****
Sx,Sy,Dz		10100010xxyyz
DCF PSUB	if DC=0,Sx–Sy→Dz if 1,nop	111110*****
Sx,Sy,Dz		10100011xxyyz
PSUB Sx,Sy,Du	Sx–Sy→Du	111110*****
PMULS	MSW of Se $\times$ MSW of	0110eeffxxyyg
Se,Sf,Dg	Sf→Dg	
PSUBC	Sx–Sy–DC→Dz	111110*****
Sx,Sy,Dz		101000000xxyyz

0–Sx→Dz

0–Sy→Dz

if 0,nop

if 0,nop

if 1,nop

if 1,nop

if DC=1,0-Sx $\rightarrow$ Dz

if DC=1,0-Sy→Dz

if DC=0,0-Sx $\rightarrow$ Dz

if DC=0,0-Sy→Dz

PNEG Sx,Dz

PNEG Sy, Dz

DCT PNEG

DCT PNEG Sy,Dz

DCF PNEG Sx,Dz

DCF PNEG Sy,Dz

Sx,Dz

111110\*\*\*\*\*\*\* 11001001xx00zzzz 111110\*\*\*\*\*\*\*

1110100100yyzzzz 111110\*\*\*\*\*\*\*

11001010xx00zzzz 111110\*\*\*\*\*

1110101000yyzzzz 111110\*\*\*\*\*\*\*

11001011xx00zzzz

111110\*\*\*\*\*\*

1110101100yyzzzz

1

1

1

1

1

1

1

1

1

Rev. 2.00 Mar 09, 2006 pa

REJ09

Sy,Dz	MSW of Dz, clear LSW of Dz; if 1, nop	1010101100yy
PINC Sx,Dz	MSW of Sx + 1 $\rightarrow$ MSW of	111110****
•	Dz, clear LSW of Dz	10011001xx00:
PINC Sy,Dz	MSW of Sy + 1 $\rightarrow$ MSW of	111110*****
	Dz, clear LSW of Dz	1011100100yy
DCT PINC	If DC=1, MSW of Sx + 1 $\rightarrow$	1111110*****
Sx,Dz MSW of Dz, clear LSW o Dz; if 0, nop	MSW of Dz, clear LSW of Dz; if 0, nop	10011010xx00:
DCT PINC	If DC=1, MSW of Sy + 1 $\rightarrow$	1111110*****
Sy,Dz	MSW of Dz, clear LSW of Dz; if 0, nop	1011101000yy:
DCF PINC	If DC=0, MSW of Sx + 1 $\rightarrow$	111110****
Sx,Dz	MSW of Dz, clear LSW of Dz; if 1, nop	10011011xx00
DCF PINC	If DC=0, MSW of Sy + 1 $\rightarrow$	111110****
Sy, Dz $MSW$ of Dz, clear LSW of Dz; if 1, nop	1011101100yy	

MSW of Dz, clear LSW of

If DC=1, MSW of Sy  $-1 \rightarrow$ 

MSW of Dz, clear LSW of

If DC=0. MSW of  $Sx - 1 \rightarrow$ 

MSW of Dz, clear LSW of

If DC=0, MSW of Sy  $-1 \rightarrow$ 

Dz; if 0, nop

Dz; if 0, nop

Dz; if 1, nop

10001010xx00zzzz

111110\*\*\*\*\*\*\*

1010101000yyzzzz

111110\*\*\*\*\*\*\*

10001011xx00zzzz

111110\*\*\*\*\*\*\*

RENESAS

1

1

1

1

1

1

1

1

Sx,Dz

Sy,Dz

Sx,Dz

DCT PDEC

DCF PDEC

DCF PDEC

Instruction	Operation	Code
PRND Sx,Dz	Sx+H'00008000→Dz	111110*****
	clear LSW of Dz	10011000xx00z
PRND Sy,Dz	Sy+H'00008000→Dz	111110*****
	clear LSW of Dz	1011100000yyz

If DC=1, Sx data MSB

position  $\rightarrow$  MSW of Dz,

position  $\rightarrow$  MSW of Dz,

If DC=0, Sx data MSB

position  $\rightarrow$  MSW of Dz,

position  $\rightarrow$  MSW of Dz,

clear LSW of Dz; if 1, nop

clear LSW of Dz; if 1, nop If DC=0, Sy data MSB

clear LSW of Dz; if 0, nop

clear LSW of Dz; if 0, nop If DC=1, Sy data MSB

DCT PDMSB

DCT PDMSB

DCF PDMSB

DCF PDMSB Sy,Dz

Sx,Dz

Sy, Dz

Sx,Dz

111110\*\*\*\*\*\*\*

10011110xx00zzzz

111110\*\*\*\*\*\*\*

1011111000yyzzzz

111110\*\*\*\*\*\*\*

100111111xx00zzzz

111110\*\*\*\*\*\*\*

1011111100yyzzzz

1

1

1

Cycles

1

REJ09

Rev. 2.00 Mar 09, 2006 pa

PXOR Sx,Sy,Dz	Sx ^ Sy $\rightarrow$ Dz, clear LSW	111110*******
	of Dz	10100101xxyyzzzz
DCT PXOR	If DC=1, Sx $^{\land}$ Sy $\rightarrow$ Dz,	111110*******
Sx,Sy,Dz	clear LSW of Dz; if 0, nop	10100110xxyyzzzz
DCF PXOR	If DC=0, Sx $^{\land}$ Sy $\rightarrow$ Dz,	111110*******
Sx,Sy,Dz	clear LSW of Dz; if 1, nop	10100111xxyyzzzz
Table 2.40 Fixed	Point Multiplication Instruc	tions
Instruction	Operation	Code
	-	Jouc
PMULS	MSW of Se × MSW of	111110*****

Rev. 2.00 Mar 09, 2006 page 100 of 906

REJ09B0292-0200

clear LSW of Dz; if 1, nop

If DC=1, Sx | Sy  $\rightarrow$  Dz,

If DC=0, Sx | Sy  $\rightarrow$  Dz,

clear LSW of Dz; if 0, nop

clear LSW of Dz; if 1, nop

Dz

Sx | Sy  $\rightarrow$  Dz, clear LSW of

10010111xxyyzzzz 111110\*\*\*\*\*\*\*

10110101xxyyzzzz 111110\*\*\*\*\*\*\*\*

10110110xxyyzzzz

111110\*\*\*\*\*\*\*

10110111xxyyzzzz

1

1

1

1

1

1

Cycles 1

Sx,Sy,Dz

DCT POR

Sx,Sy,Dz

DCF POR

Sx,Sy,Dz

POR Sx,Sy,Dz

RENESAS

	3y<0,3x>>3y→DZ
	if DC=0,nop
DCF PSHA	if DC=0 &
Sx,Sy,Dz	Sy≥0,Sx< <sy→dz< td=""></sy→dz<>
	if DC=0 &
	Sy<0,Sx>>Sy→Dz
	if DC=1,nop
PSHA #imm,Dz	if imm $\geq$ 0,Dz $<$ imm $\rightarrow$ Dz

if imm<0,Dz>>imm→Dz

111110\*\*\*\*

10010011xxyyzzzz

111110\*\*\*\*\*\*\*

00010iiiiiiizzzz

1

Rev. 2.00 Mar 09, 2006 pag

REJO

	LSW of Dz	10000010xxyyzzzz
	if DC=1 & Sy<0,Sx>>Sy→Dz, clear LSW of Dz	
	if DC=0,nop	
DCF PSHL	if DC=0 &	111110******
Sx,Sy,Dz	Sy≥0,Sx< <sy→dz, clear<br="">LSW of Dz</sy→dz,>	10000011xxyyzzzz

Sy, Dz
Sy≥0,Sx<<Sy→Dz, clear
LSW of Dz
if DC=0 &
Sy<0,Sx>>Sy→Dz, clear
LSW of Dz

if DC=1,nop

Rev. 2.00 Mar 09, 2006 page 102 of 906

1

1

MACH,Dz	if 0,nop	110011100000zzzz
DCT PSTS	if DC=1,MACL→Dz	111110*******
MACL,Dz	if 0,nop	110111100000zzzz
DCF PSTS	if DC=0,MACH→Dz	111110*******
MACH,Dz	if 1,nop	110011110000zzzz
DCF PSTS	if DC=0,MACL→Dz	111110*******
MACL,Dz	if 1,nop	1101111110000zzzz

if 0,nop

if 0,nop

if 1,nop

if 1,nop

 $MACH \rightarrow Dz$ 

 $MACL \rightarrow Dz$ 

if DC=1,Dz→MACL

if DC=0,Dz→MACH

if DC=0,Dz→MACL

if DC=1,MACH→Dz

Dz, MACH

DCT PLDS Dz,MACL

DCF PLDS Dz,MACH

DCF PLDS Dz,MACL

PSTS MACH, Dz

PSTS MACL, Dz

DCT PSTS

111011100000zzzz 111110\*\*\*\*\*\*\*

111111100000zzzz 111110\*\*\*\*\*\*\*

1110111110000zzzz

111110\*\*\*\*\*\*

111111110000zzzz 111110\*\*\*\*\*\*

110011010000zzzz 111110\*\*\*\*\*\*\*

110111010000zzzz 111110\*\*\*\*\*\*\* 1

1

1

1

1

1

1

1

REJ09

	MOVX.W @	@R4+, 2	X0 MOVY.W	@R6+R9,	Υ0	11110000000
	MOVX.W @	@R4+, 2	X0 NOPY			11110000000
	MOVS.W @	@R4+, 2	X0			11110100100
	NOPX		MOVY.	W @R6+R9	Y0	11110000000
			MOVY.	W @R6+R9	. Y0	11110000000
	NOPX		NOPY			11110000000
NOP						00000000000

Rev. 2.00 Mar 09, 2006 page 104 of 906

PADD X0, Y0, A0 NOPX

PADD X0, Y0, A0 NOPX

PADD X0, Y0, A0 NOPX

PADD X0, Y0, A0

PADD X0, Y0, A0 MOVX.W @R4+, X0 MOVY.W @R6+R9, Y0 111111000000

NOPY

10110001000

10110001000

11111000000 10110001000

11111000000 10110001000

11111000000 10110001000

MOVY.W @R6+R9, Y0 11111000000

REJ09B0292-0200 RENESAS

PSHA #5, A0: 5 bit shift to left.

## 2.6.2 When executing a combination of double-precision multiplication or do precision product-sum operation (CPU instruction) and DSP computing instruction

When double-precision multiplication (MUL.L, DMULU.L, DMULS.L) or double-pr product-sum operation (MAC.L) in CPU instructions is executed in combination with computing instruction (when the following conditions 1 and 2 are met simultaneously malfunction may occur in the instructions indicated in 2-b.

- 1. Execution of instructions from the internal memory or cache.
- 2. Execution of the following instruction strings in the order of a, b and c.
  - a. Double-precision multiplication (MUL.L, DMULU.L, DMULS.L) or double-product-sum operation (MAC.L)


The above caution also applies when there is a delayed jump instruction immediately

- b. DSP computing instruction excluding PMULS, PSTS and PLDS
- c. Execution of PMLS, PSTS or PLDS instruction

above 2-a, and the instruction 2-a is in a delayed slot, and the instructions 2-b and 2-c described continuously at the jump destination.

To prevent the malfunction, take one of the following measures.

- 1 Do not execute the instruction string described in the above condition 2.
- When the instruction string described in the above condition 2 exists on the instructions and if no problem is caused by switching instructions b and c, switch the locations instructions b and c.
- 3. When the instruction string described in the above condition 2 exists on the instruction and if a problem is caused by switching instructions b and c, insert one or more No instructions or CPU instructions that are not related to the multiplier.





Rev. 2.00 Mar 09, 2006 page 106 of 906 REJ09B0292-0200

RENESAS

## 3.2 On-Chip Clock Pulse Generator and Operating Modes

## 3.2.1 Clock Pulse Generator

A block diagram of the on-chip clock pulse generator circuit is shown in figure 3.1.




Figure 3.1 Block Diagram of Clock Pulse Generator Circuit

Rev. 2.00 Mar 09, 2006 pag REJ0



1	using PLL circuit 2
I	Connects to capacitance for operating PLL circuit 1
I	Connects to capacitance for operating PLL circuit 2
I	The level applied to these pins specifies the clock mode
I	

CKPREQ/CKM I Used as the clock pause request pin, or specifies operation of resonator

CKPACK O Clock pause function

**PLL Circuit 1:** PLL circuit 1 eliminates phase differences between external clocks and supplied internally within the chip. In high-speed operation, the phase difference between reference clocks and operating clocks in the chip directly affects the interface margin was peripheral devices. On-chip PLL circuit 1 is provided to eliminate this effect.

peripheral devices. On-chip PLL circuit 1 is provided to eliminate this effect.

PLL Circuit 2: PLL circuit 2 either leaves unchanged, doubles, or quadruples the frequencks provided from the crystal resonator or the EXTAL pin external clock input for the operating frequency. The frequency modification register sets the clock frequency multifactor.

MD2

I

	PLL circuits 1 and 2 can be switched between the operating and halted states by means of control bits in the frequency modification register (FMR). The CKIO pin can also be placed in the high-impedance state
	Normally, mode 0 should be used.
1	PLL circuits 1 and 2 operate. A clock (with the same frequency as Eφ) 1/4 φ cycle in advance of the chip's internal system clock φ is output from the CKIO pin.
	PLL circuits 1 and 2 can be switched between the operating and halted states by means of control bits in the frequency modification register (FMR). The CKIO pin can also be placed in the high-impedance state. However, clock phase shifting is not performed when PLL circuit 1 is halted.
	Normally, mode 0 should be used.
2	Only PLL circuit 2 operates. The clock from PLL circuit 2 is output from the CKIO pin (having the same frequency as the E\u03ab). As PLL circuit 1 does not operate, phases are not

(Iφ, Εφ, Pφ) from the CKIO pin

modification register (FMR). The CKIO pin can also be placed in the high-impedance state 3 Only PLL circuit 2 operates. The CKIO pin is high-impedance PLL circuit 2 can be switched between the operating and halted states by means of a control bit in the frequency

4

modification register (FMR)

modification register (FMR)

matched in this mode

RENESAS

PLL circuit 2 can be switched between the operating and halted states by means of a control bit in the frequency

Only PLL circuit 1 operates. Operate PLL circuit 1 when

operating with synchronization of the phases of the clock input from the CKIO pin and the internal clocks ( $I_{\phi}$ ,  $E_{\phi}$ ,  $P_{\phi}$ ).

PLL circuit 1 can be switched between the operating and

PLL circuit 2 does not operate in this mode

halted states by means of a control bit in the frequency

Rev. 2.00 Mar 09, 2006 pag

Externa

REJ09



	Normally, mode 4 should be used.
6	PLL circuits 1 and 2 do not operate. Set this mode when a clock having a frequency equal to that of clocks the clock input from the CKIO pin is used

The internal clock frequency can be changed in each clock mode (see section 3.2.5, Op Frequency Selection by Register).

In clock modes 4 to 6, the frequency of the clock input from the CKIO pin can be chan clock can be stopped (see section 21.4.4, Clock Pause Function).

Table 3.3 lists the relationship between pins MD2 to MD0 and the clock operating mod switch the MD2-MD0 pins while they are operating. Switching will cause operating er

	0	1	0	0	Clock input	Open	Out
				1	Crystal oscillation	Crystal oscillation	imp
	0	1	1	0	Clock input	Open	High
				1	Crystal oscillation	Crystal oscillation	impe
	1	0	0	*	Open	Open	Clo
	1	0	1	<del></del>	Open	Open	Clo
	1	1	0		Open	Open	Clo
otes:	Do not u	use in c	combinat	tions other	than those listed.		
	* In clo	ck moc	des 4, 5,	and 6, CK	PREQ/CKM functions	s as the clock pa	use requ

2

3

1

d.

Clock input

oscillation

Crystal

Open

Crystal


oscillation

Out

imp

Rev. 2.00 Mar 09, 2006 pag REJ09

interfering with correct oscillation.



Notes: 1. The CKIO pin is an output in clock modes 0,1, and 2. In mode 3, it is high in 2. The values for CL1, CL2, and the damping resistance should be determined

consultation with the crystal resonator manufacturer.

Figure 3.2 Example of Crystal Oscillator Connection

Rev. 2.00 Mar 09, 2006 page 112 of 906 REJ09B0292-0200

RENESAS




Figure 3.3 External Clock Input Method

**Clock Input from CKIO Pin:** This method can be used in clock modes 4, 5, and 6.




Figure 3.4 External Clock Input Method

between the MD2-MD0 pin combinations and the initial value of the frequency modifi register.

Table 3.4 Relationship between Clock Mode Pin Settings and Initial Value of F **Modification Register** 

Clock Mode	MD2	MD1	MD0	Initial Value
Mode 0	0	0	0	H'00
Mode 1	0	0	1	_
Mode 2	0	1	0	H'40
Mode 3	0	1	1	H'60
Mode 4	1	0	0	H'A6
Mode 5	1	0	1	_
Mode 6	1	1	0	H'E0

The register configuration is shown in table 3.5.

Table 3.5 **Register Configuration** 

Name	Abbreviation	R/W	Initial Value	Addre
Frequency modification register	FMR	R/W	See table 3.4*	H'FFF
Note: * The initial value depends	on the clock mode	2		

Bit 7: PLL2ST	Description
0	PLL circuit 2 used
1	PLL circuit 2 not used

Bit 6—PLL1ST: Switching is possible in modes 0, 1, 4, and 5. In modes 2, 3, and 6, F cannot be used. In these modes, this bit always reads 1.

Bit 6: PLL1ST	Description
0	PLL circuit 1 is used
1	PLL circuit 1 is not used

Bit 5—CKIOST: Setting is possible in modes 0 to 3. In modes 4 to 6, the CKIO pin is

pin. In these modes, this bit always reads 1.				
Bit 5: CKIOST	Description			
0	The CKIO pin outputs Eφ			
1	The CKIO pin is in the high-impedance state (Do not place CKIO i impedance state when PLL circuit 1 is operating)			

Bit 4—Reserved: This bit is always read as 0. The write value should always be 0. Bits 3 to 0—FR3 to FR0: The internal clock frequency and CKIO output frequency (r can be set by frequency setting bits FR3-FR0. The values that can be set in bits FR3on the mode and whether PLL circuit 1 and PLL circuit 2 are operating or halted. The tables show the values that can be set in FR3-FR0, and the internal clock and CKIO of frequency ratios, taking the external input clock frequency as 1.

0	1	1	0	×4	×2	×2	×2
1	0	0	0	×4	×4	×1	×1
1	0	0	1	×4	×4	×2	×1
1	0	1	0	×4	×4	×2	×2
1	1	0	0	×4	×4	×4	×1
1	1	1	0	×4	×4	×4	×2

Note: Do not use combinations other than those shown above.

• Modes 0 to 3
PLL circuit 1 halted, PLL circuit 2 operating

EXTAL input or crystal resonator used

FR3	FR2	FR1	FR0	ф	lφ	Еφ	Рφ
0	0	0	0	×1	×1	×1	×1
0	1	0	1	×2	×2	×2	×1
0	1	1	0	×2	×2	×2	×2
1	1	0	0	×4	×4	×4	×1
1	1	1	0	×4	×4	×4	×2

Note: Do not use combinations other than those shown above.

Rev. 2.00 Mar 09, 2006 page 116 of 906 REJ09B0292-0200

RENESAS

Note: Do not use combinations other than those shown above.

Modes 4 and 5
 PLL circuit 1 operating, PLL circuit 2 halted
 CKIO input

FR3	FR2	FR1	FR0	ф	lφ	Еф	Рф
0	1	0	1	×2	×1	×1	×1/2
0	1	1	0	×2	×1	×1	×1
1	0	0	1	×2	×2	×1	×1/2
1	0	1	0	×2	×2	×1	×1

Note: Do not use combinations other than those shown above.

)	1	0	1	×1	×1/2	×1/2	×1/4
)	1	1	0	×1	×1/2	×1/2	×1/2
	0	0	0	×1	×1	×1/4	×1/4
	0	0	1	×1	×1	×1/2	×1/4
	0	1	0	×1	×1	×1/2	×1/2
	1	0	0	×1	×1	×1	×1/4
	1	1	0	×1	×1	×1	×1/2
	1	1	1	×1	×1	×1	×1

**Frequency Change:** When PLL circuit 1 or PLL circuit 2 becomes operational after method frequency modification register (including modification the frequency modification the operating state), access the frequency modification register using the following productions are stated to the operation of the frequency modification register using the following productions are stated to the frequency modification register using the following productions are stated to the frequency modification register using the following productions are stated to the frequency modification register using the following productions are stated to the frequency modification register using the following productions are stated to the frequency modification register using the following productions are stated to the frequency modification register using the following productions are stated to the frequency modification register using the following productions are stated to the frequency modification register using the following productions are stated to the frequency modification register using the following productions are stated to the frequency modification register using the following productions are stated to the frequency modification register using the following productions are stated to the frequency modification register using the following productions are stated to the frequency modification register using the following productions are stated to the frequency modification register using the following productions are stated to the frequency modification register using the following productions are stated to the frequency modification register using the frequency

Note: Do not use combinations other than those shown above.

noting the cautions listed below.

Frequency change procedure

- Set the on-chip watchdog timer (WDT) overflow time to secure the PLL circuit osc
- settling time (CKS2–CKS0 bits in WTCSR).
  Clear the WT/IT and TME bit to 0 in WTCSR.
- Clear the W I/IT and I ME bit to 0 in W I
- Perform a read anywhere in an external memory area 0–4 cache-through area.
- operating/halted state of the PLL circuits 1 and 2 (the clocks will stop temporarily i chip).
  The oscillation circuits operate, and the clock is supplied to the WDT. This clock in
- the WDT.
  On WDT overflow, supply of a clock with the frequency set in frequency setting bit

Change the frequency modification register to the target frequency, or change the

On WDT overflow, supply of a clock with the frequency set in frequency setting bi
begins. In this case, the OVF bit in WTSCR and the WOVF bit in RSTCSR are not
interval timer interrupt (ITI) is not requested, and the WDTOVF signal is not assert

Rev. 2.00 Mar 09, 2006 page 118 of 906 REJ09B0292-0200

```
PACR .equ h'fffffc80
XRAM .equ h'1000e000
      .export _init_FMR
_init_FMR:
      mov.l #XRAM,r1
      mov.l r1,r5
      mov.1 #FREQUENCY,r2
      mov.1 #FREQUENCY_END,r3
program_move:
      mov.w @r2,r0
      mov.w r0,@r1
      add #2,r1
      add
             #2,r2
      cmp/eq r2,r3
      bf
             program_move
      nop
      mov.l #PACR,r1
      mov.w #h'0008,r0
      mov.w r0,@r1
```

Rev. 2.00 Mar 09, 2006 pag REJ09



```
пор
         nop
         nop
         nop
         nop
clock4 err:
                  clock4_err
         bra
         nop
         nop
         nop
         nop
;
         Main portion of frequency change code.
         First copy this to XRAM and then run it in XRAM.
FREQUENCY:
         ; <Watchdog timer control and status register setting>
         ; Clear TME bit.
         ; Clock input to WTCNT is φ/16384
         ; (Overflow frequency = 262.144 ms)
             MOV.W R2,@R1
         ; <External cache through area read>
         ; Cache through area of external member space 3: H'26200000
             MOV.L @R3,R0
         ; <Frequency change register setting>
         ; PLL circuit 1 \rightarrow Disabled.
         ; PLL circuit 1 \rightarrow Enabled.
```

Rev. 2.00 Mar 09, 2006 page 120 of 906

REJ09B0292-0200



```
; PLL circuits 1 and 2 → Enabled.
; Iφ (×4) = 62.5 MHz, Eφ (×1) = 15.625 MHz,
; Pφ (×1) = 15.625 MHz, CKIO (Eφ) = 15.625 MHz,
; MOV #H'08,R0

MOV.B R0,@R4
rts
nop
FREQUENCY_END:
NOP
```

.END

## Cautions

- The read from the external memory space 0–4 cache-through area and the write to frequency modification register should be performed in on-chip X/Y memory. Aft from the external memory space 0–4 cache-through area, do not perform any write
- in external memory spaces 0–4 until the write to the frequency modification register.
  When the write access to the frequency modification register is executed, the WD automatically.
- Do not turn off the CKIO output when PLL circuit 1 is in the operating state.
- The CKIO output will be unstable until the PLL circuit stabilizes.
- When a frequency is modified, halt the on-chip DMAC (E-DMAC and DMAC) of before the frequency modification.

Rev. 2.00 Mar 09, 2006 pag REJ09



C.	lo	c	KS.	

	Clock	PLL	Circuit	Internal Clock*2*3				
Mode	Pin	Input Frequency Range (MHz)	PLL1	PLL2	lφ (MHz)	Εφ (MHz)	Рф (MHz)	(
0, 1	EXTAL or crystal resonator*1	8–15.625	On	On	8– 62.5	8– 62.5	8– 31.25	8
			Off	On	8– 62.5	8– 62.5	8– 31.25	8
			On	Off	8– 62.5	8– 15.625	8– 5 15.625	8
		1–31.25	Off	Off	1– 31.25	1– 31.25	1– 31.25	1
2	_	8–15.625	Off	On	8– 62.5	8– 62.5	8– 31.25	8
		1–31.25	_	Off	1– 31.25	1– 31.25	1– 31.25	1
3	_	8–15.625		On	8– 62.5	8– 62.5	8– 31.25	-
		1–31.25	_	Off	1– 31.25	1– 31.25	1– 31.25	
4, 5	CKIO	16–31.25	On	Off	16– 62.5	16– 31.25	16– 31.25	_
		1–31.25	Off	_	1– 31.25	1– 31.25	1– 31.25	
6	=	1–31.25	Off		1– 31.25	1– 31.25	1– 31.25	

Notes: 1. When a crystal resonator is used, set the frequency in the range of 8 to 15.6


2. Set the frequency modification register so that the frequency of all internal cl

3. Use internal clock frequencies such that  $I\varphi \geq E\varphi \geq P\varphi.$ 

MHz or higher.

Rev. 2.00 Mar 09, 2006 page 122 of 906

REJ09B0292-0200



Note: The values for CL1, CL2, and the damping resistance should be determined a consultation with the crystal resonator manufacturer.

Figure 3.5 Points for Attention when Using Crystal Resonator

**Bypass Capacitors:** As far as possible, insert a laminated ceramic capacitor of 0.01 to bypass capacitor for each  $V_{SS}/V_{CC}$  pair. Mount the bypass capacitors as close as possible LSI power supply pins, and use components with a frequency characteristic suitable for operating frequency, as well as a suitable capacitance value.

V<sub>SS</sub>/V<sub>CC</sub> pairs

PLL system: 9-12

3 V digital system: 20-18, 26-22, 35-33, 45-42, 52-50, 60-58, 61-67, 69-66, 78-76, 78-

 $101\text{-}99,\,112\text{-}109,\,113\text{-}110,\,114\text{-}116,\,130\text{-}132,\,149\text{-}146,\,150\text{-}147$ 

5 V digital system: 157-155, 169-167, 181-179, 191-193, 202-200

Rev. 2.00 Mar 09, 2006 pag REJ09






Figure 3.6 Points for Attention when Using PLL Oscillator Circuit

# 3.3 Bus Width of the CS0 Area

Pins MD3 and MD4 are used to specify the bus width of the CS0 area. The pin combin functions are listed in table 3.6. Do not switch the MD4 and MD3 pins while they are c Switching them will cause operating errors.

Table 3.6 Bus Width of the CS0 Area

Pin		
MD4	MD3	Function
0	0	8-bit bus width selected
0	1	16-bit bus width selected
1	0	32-bit bus width selected
1	1	Setting prohibited

Rev. 2.00 Mar 09, 2006 page 124 of 906 REJ09B0292-0200

(table 4.1). When several exception sources occur simultaneously, they are accepted a according to the priority order shown in table 4.1.

Rev. 2.00 Mar 09, 2006 pag

REJO

External interrupts (IRL1-IRL15, IRQ0-IRQ3 (set with IRL3, IRL2, IRL1, IRLO pins)) On-chip peripheral modules Direct memory access controller (DMAC) Watchdog timer (WDT) Compare match interrupt (part of the bus state controller) Ethernet controller (EtherC) and Ethernet controller direct memory access controlle (E-DMAC) 16-bit free-running timer (FRT) Serial communication interface with FIFO (SCIF) 16-bit timer pulse unit (TPU) Serial I/O with FIFO (SIOF) Serial I/O (SIO)

General illegal instructions (undefined code)

branch instruction\*1 or instructions that rewrite the PC\*2)

Notes: 1. Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, I

 Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BRAF

BF/S, BT/S, BSRF, BRAF

Instructions Trap instruction (TRAPA)

User break

User debug interface (H-UDI)

Rev. 2.00 Mar 09, 2006 page 126 of 906

Illegal slot instructions (undefined code placed directly following a delayed

2. Instructions that rewrite the PC: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, 1

Address erro	r	Detected when instruction is decoded and starts wh previous executing instruction finishes executing
Interrupts		Detected when instruction is decoded and starts who previous executing instruction finishes executing
Instructions	Trap instruction	Starts from the execution of a TRAPA instruction
	General illegal instructions	Starts from the decoding of undefined code anytime a delayed branch instruction (delay slot)
	Illegal slot instructions	Starts from the decoding of undefined code placed following a delayed branch instruction (delay slot) o instruction that rewrites the PC
When except	tion handling starts,	the CPU operates as follows:

low to high

low to high

Starts when the NMI pin is low and the RES pin cha

1. Exception handling triggered by reset

exception vector table (PC and SP are respectively addresses H'00000000 and H'0 a power-on reset and addresses H'00000008 and H'0000000C addresses for a many

Manual reset

- base register (VBR) and 1111 is written to the interrupt mask bits (I3–I0) of the sta (SR). The program begins running from the PC address fetched from the exception table.
- 2. Exception handling triggered by address errors, interrupts, and instructions
- SR and PC are saved to the stack address indicated by R15. For interrupt exception the interrupt priority level is written to the SR's interrupt mask bits (I3–I0). For address indicated by R15 and R15 are saved to the stack address indicated by R15.

and instruction exception handling, the I3–I0 bits are not affected. The start address fetched from the exception vector table and the program begins running from that

The initial values of the program counter (PC) and stack pointer (SP) are fetched f

See section 4.1.3, Exception Vector Table, for more information, 0 is then written



address.

Table 4.3 lists the vector numbers and vector table address offsets. Table 4.4 shows vec address calculations.

Table 4.3 (a) Exception Vector Table

Exception Source		Vector Number	Vector Table Address Offset	Vector A
Power-on reset	PC	0	H'00000000-H'00000003	Vector no
	SP	1	H'00000004-H'00000007	_
Manual reset	PC	2	H'00000008-H'0000000B	_
	SP	3	H'000000C-H'000000F	
General illegal instru	ction	4	H'00000010-H'00000013	VBR + (v
(Reserved by system	1)	5	H'00000014-H'00000017	number >
Slot illegal instruction	1	6	H'00000018-H'0000001B	
(Reserved by system	1)	7	H'0000001C-H'0000001F	
		8	H'00000020-H'00000023	
CPU address error		9	H'00000024-H'00000027	_
DMA address error (DMAC and E-DMAC)		10 <sup>*5</sup>	H'00000028-H'0000002B	_
Interrupt	NMI	11	H'0000002C-H'0000002F	_
	User break	12	H'00000030-H'00000033	_
	H-UDI	13	H'00000034-H'00000037	_
(Reserved by system	1)	14	H'00000038-H'0000003B	<del>_</del>
		:	:	
		31	H'0000007C-H'0000007F	
Trap instruction (user	r vector)	32	H'00000080-H'00000083	
		:	:	
		63	H'000000FC-H'000000FF	

Rev. 2.00 Mar 09, 2006 page 128 of 906 REJ09B0292-0200



<b>Exception Source</b>		Number	Offset
Interrupt	IRL1*1	64 <sup>*2</sup>	H'00000100-H'00000103
	IRL2*1	65 <sup>*2</sup>	H'00000104-H'00000107
	IRL3*1	_	
	IRL4*1	66* <sup>2</sup>	H'00000108-H'0000010B
	IRL5*1	=	
	IRL6*1	67 <sup>*2</sup>	H'0000010C-H'0000010F

IRL7\*1

IRL8\*1

IRL9\*1 IRL10\*1

IRL11\*1 IRL12\*1

IRL13\*1 IRL14\*1

Table 4.3 (c) Exception Processing Vector Table (IRL Mode)

On-chip

peripheral module\*3

0\*4

127\*4

Vector

68<sup>\*2</sup>

69<sup>\*2</sup>

70\*2

71\*2

H'00000000-H'00000003

H'000001FC-H'000001FF

**Vector Table Address** 

H'00000110-H'00000113

H'00000114-H'00000117

H'00000118-H'0000011B

H'0000011C-H'0000011F

Vector

VBR + number

REJ09

IRL15\*1 0\*4 On-chip H'00000000-H'00000003 peripheral module\*3 127\*4 H'000001FC-H'000001FF Notes: 1. When 1110 is input to the IRL3, IRL2, IRL1, and IRL0 pins, an IRL1 interru When 0000 is input, an IRL15 interrupt results.

Rev. 2.00 Mar 09, 2006 pag

DIVIAC DIVIA address error. (See table 4.5 (a).) Both the address error flag (AE) in the DMAC's DMA operation register (DM

the address error control bit (AEC) in the E-DMAC's E-DMAC operation con (EDOCR) must therefore be read in the exception service routine to determi DMA address error has occurred.

**Calculating Exception Vector Table Addresses** Table 4.4

Exception Source	Vector Table Address Calculation			
Power-on reset	(Vector table address)	,		
Manual reset		= (vector number) × 4		
Other exception handling	(Vector table address)	= VBR + (vector table address of a VBR + (vector number) × 4		
Note: VBR: Vector base regis	ster			
M ( ( . l. l l . l	m O			

Vector table address offset: See table 4.3.

Vector number: See table 4.3.

user break controller (UBC), pin function controller (PFC), and frequency modification (FMR) are initialized. (Use the power-on reset when turning the power on.)

**Table 4.5 Types of Resets** 

Conditions for Transition to Reset Status				Internal Status
Туре	NMI Pin	RES Pin	CPU	On-Chip Peripheral
Power-on reset	High	Low	Initialized	Initialized
Manual reset	Low	Low	Initialized	Initialized except for I PFC, and frequency register (FMR)

#### 4.2.2 Power-On Reset

then operate as follows:

For a reliable reset, the RES pin should be kept low for at least the duration of the osc settling time (when the PLL circuit is halted) or for 20t<sub>neve</sub> (when the PLL circuit is ru During a power-on reset, the CPU's internal state and all on-chip peripheral module reinitialized. See appendix B, Pin States, for the state of individual pins in the power-on

In a power-on reset, power-on reset exception handling starts when the NMI pin is ke the RES pin is first driven low for a set period of time and then returned to high. The

When the NMI pin is high and the  $\overline{RES}$  pin is driven low, the device performs a power

1. The initial value (execution start address) of the program counter (PC) is fetched f

- exception vector table.
- 2. The initial value of the stack pointer (SP) is fetched from the exception vector table
- 3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask by the status register (SR) are set to H'F (1111).
- 4. The values fetched from the exception vector table are set in the program counter stack pointer (SP), and the program begins executing.



state of individual pins in the manual reset state.

In a manual reset, manual reset exception handling starts when the NMI pin is kept low

In a manual reset, manual reset exception handling starts when the NMI pin is kept low  $\overline{RES}$  pin is first kept low for a set period of time and then returned to high. The CPU w operate in the same way as for a power-on reset.

# 4.3 Address Errors

## 4.3.1 Sources of Address Errors

Address errors occur when instructions are fetched or data read or written, as shown in

Rev. 2.00 Mar 09, 2006 page 132 of 906

REJ09B0292-0200

	space, data array read/write space, on-chip peripheral module space, or synchronous DRAM mode setting space by a TAS.B instruction	occui
	Byte, word, or longword data accessed in on-chip peripheral module space at addresses H'FFFFC00 to H'FFFFCFF	None
	Longword data accessed in on-chip peripheral module space at addresses H'FFFFFE00 to H'FFFFFEFF	Addre
	Word or byte data accessed in on-chip peripheral module space at addresses H'FFFFE00 to H'FFFFEFF	None
	Byte data accessed in on-chip peripheral module space at addresses H'FFFF0000 to H'FFFFFFF or H'FFFFFF00 to H'FFFFFFFF	Addre
	Word or longword data accessed in on-chip peripheral module space at addresses H'FFFF0000 to H'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	None
Notes: 1. Addr	ess errors do not occur during the synchronous DRAM mode re	gister
2. 16-by	yte DMAC transfers use longword accesses.	
	Rev. 2.00 Mar 09, 20	06 pag

module space

space

boundary

addressing

CPU or

DMAC.

E-DMAC

Data

read/write

mistraction retened monit office than on-emp peripherar

Addr

occu

None

Addr

occu

None

Addr

occu

Addr

occu

Addr

REJ09

Instruction fetched from on-chip peripheral module

Longword data accessed from a longword boundary

Longword data accessed from other than a longword

Access of cache purge space, address array read/write

synchronous DRAM mode setting space by PC-relative

Access of cache purge space, address array read/write

RENESAS

Word data accessed from even address

Word data accessed from odd address

space, on-chip peripheral module space, or

- 3. The exception service routine start address is fetched from the exception vector table corresponds to the address error that occurred, and the program starts executing from the exception vector table.
  - address. The jump that occurs is not a delayed branch.

    Note: The same vector number, 10, is generated for a DMAC DMA address error and DMAC DMA address error. (See table 4.3 (a).)

Both the address error flag (AE) in the DMAC's DMA operation register (DMA the address error control bit (AEC) in the E-DMAC's E-DMAC operation cont (EDOCR) must therefore be read in the exception service routine to determine DMA address error has occurred.

Rev. 2.00 Mar 09, 2006 page 134 of 906 REJ09B0292-0200

User break	User break controller (UBC)
H-UDI	User debug interface (H-UDI)
IRL	IRL1–IRL15 (external input)
IRQ	IRQ0-IRQ3 (external input)
On-chip peripheral module	Direct memory access controller (DMAC)
	Ethernet controller (EtherC) and Ethernet controller direct memory access controller (E-DMAC)
	16-bit free-running timer (FRT)
	Watchdog timer (WDT)
	Bus state controller (BSC)
	Serial I/O with FIFO (SIOF)
	Serial I/O (SIO)
	Serial communication interface with FIFO (SCIF)
	16-bit timer pulse unit (TPU)

Type

NMI

more information.

**Request Source** 

NMI pin (external input)

Each interrupt source is allocated a different vector number and vector table address of table 5.4, Interrupt Exception Vectors and Priority Order, in section 5, Interrupt Contr



Number

1

1

1

15

4

2

1

3

4

13

REJ09

On-chip peripheral module interrupt priority levels can be set freely using the INTC's in priority level setting registers A–E (IPRA–IPRE) as shown in table 4.8. The priority level can be set are 0–15. Level 16 cannot be set. For more information on IPRA–IPRE, see 5.3.1, Interrupt Priority Level Setting Register A (IPRA), to 5.3.5, Interrupt Priority Level Register E (IPRE).

**Table 4.8** Interrupt Priority Order

Туре	Priority Level	Comment
NMI	16	Fixed priority level. Cannot be masked
User break	15	Fixed priority level
H-UDI	15	Fixed priority level
IRL	1–15	Set with IRL3-IRL0 pins
IRQ	0–15	Set with interrupt priority level setting regis (IPRC)
On-chip peripheral module	0–15	Set with interrupt priority level setting regis

# 4.4.3 Interrupt Exception Handling

When an interrupt occurs, its priority level is ascertained by the interrupt controller (IN is always accepted, but other interrupts are only accepted if they have a priority level h the priority level set in the interrupt mask bits (I3–I0) of the status register (SR).

When an interrupt is accepted, exception handling begins. In interrupt exception handling CPU saves SR and the program counter (PC) to the stack. The priority level value of the interrupt is written to SR bits I3–I0. For NMI, however, the priority level is 16, but the I3–I0 is H'F (level 15). Next, the start address of the exception service routine is fetche

exception vector table for the accepted interrupt, that address is jumped to and execution For more information about interrupt exception handling, see section 5.4, Interrupt Operation 1.4, Interrupt 1.4, Interr

Rev. 2.00 Mar 09, 2006 page 136 of 906

REJ09B0292-0200

D, and E (IPRA, IPRB, IPRD, IPRE)

Trap instruction	TRAPA	_		
Illegal slot instruction	Undefined code placed immediately after a delayed branch instruction (delay slot)	Delayed branch instructions: JMF BRA, BSR, RTS, RTE, BF/S, BT/ BRAF		
	and instructions that rewrite the PC	Instructions that rewrite the PC: J BRA, BSR, RTS, RTE, BT, BF, T BF/S, BT/S, BSRF, BRAF		
General illegal instruction	Undefined code anywhere besides in a delay slot	_		

When a TRAPA instruction is executed, trap instruction exception handling starts. Th

Comment

# 4.5.2 Trap Instructions

**Type** 

operates as follows:

**Source Instruction** 

- 1. The status register (SR) is saved to the stack.
- The status register (SR) is saved to the stack.
   The program counter (PC) is saved to the stack. The PC value saved is the start ad
- instruction to be executed after the TRAPA instruction.3. The exception service routine start address is fetched from the exception vector tal corresponds to the vector number specified by the TRAPA instruction. That addre to and the program starts executing. The jump that occurs is not a delayed branch.

- 2. The program counter (PC) is saved to the stack. The PC value saved is the jump add delayed branch instruction immediately before the undefined code or the instruction
- 3. The exception service routine start address is fetched from the exception vector table corresponds to the exception that occurred. That address is jumped to and the progr executing. The jump that occurs is not a delayed branch.

#### 4.5.4 **General Illegal Instructions**

rewrites the PC.

When undefined code placed anywhere other than immediately after a delayed branch (i.e., in a delay slot) is decoded, general illegal instruction exception handling starts. The handles general illegal instructions in the same way as illegal slot instructions. Unlike p of illegal slot instructions, however, the program counter value saved is the start address undefined code.

Rev. 2.00 Mar 09, 2006 page 138 of 906

REJ09B0292-0200

	Exception Sol			
Point of Occurrence	Address Error	In		
Immediately after a delayed branch instruction*1	Not accepted	No		
Immediately after an interrupt-disabled instruction*2	Accepted	No		
A repeat loop comprising up to three instructions (instruction fetch cycle not generated)	Not accepted	No		
First instruction or last three instructions in a repeat loop containing four or more instructions				
Fourth from last instruction in a repeat loop containing four or more instructions	Accepted	No		

- Notes: 1. Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S **BRAF** 
  - 2. Interrupt-disabled instructions: LDC, LDC.L, STC, STC.L, LDS, LDS.L, STS

#### 4.6.1 **Immediately after a Delayed Branch Instruction**

When an instruction placed immediately after a delayed branch instruction (delay slot neither address errors nor interrupts are accepted. The delayed branch instruction and instruction located immediately after it (delay slot) are always executed consecutively exception handling occurs between the two.


### 4.6.2 Immediately after an Interrupt-Disabled Instruction

When an instruction immediately following an interrupt-disabled instruction is decode are not accepted. Address errors are accepted.

Rev. 2.00 Mar 09, 2006 pag

REJ09





All interrupts and address errors are accepted.

Figure 4.1 Interrupt Acceptance Restrictions in Repeat Mode

instr

instr

instr instr

Rev. 2.00 Mar 09, 2006 page 140 of 906 REJ09B0292-0200



		SR
General illegal instruction	$SP \to$	Start address of illegal instruction
		SR
Interrupt	$SP \to$	Address of instruction after executed instruction
		SR
Illegal slot instruction	$SP \to$	Jump destination address of delayed branch instru
		SR

 $SP \rightarrow Address of instruction after TRAPA instruction$ 

Trap instruction

Rev. 2.00 Mar 09, 2006 pag REJ09

The value of the vector base register must always be a multiple of four, otherwise an act will occur when the vector table is accessed during exception handling.

# 4.8.3 Address Errors Caused by Stacking of Address Error Exception Handlin

If the stack pointer value is not a multiple of four, an address error will occur during stathe exception handling (interrupts, etc.). Address error exception handling will begin at original exception handling ends, but address errors will continue to occur. To ensure the error exception handling does not go into an endless loop, no address errors are accepted point. This allows program control to be shifted to the address error exception service in enables error handling to be carried out.

When an address error occurs during exception handling stacking, the stacking bus cyc executed. In stacking of the status register (SR) and program counter (PC), the SP is de by 4 for both, so the value of SP will not be a multiple of four after the stacking either. address value output during stacking is the SP value, so the address where the error occ itself output. This means that the write data stacked will be undefined.

## 4.8.4 Manual Reset during Register Access

Do not initiate a manual reset during access of a bus state controller (BSC), user break (UBC), or pin function controller (PFC) register, or the frequency modification register otherwise a write error may result.

Rev. 2.00 Mar 09, 2006 page 142 of 906

REJ09B0292-0200



#### 5.1.1 **Features**

The INTC has the following features:

- Sixteen interrupt priority levels can be set By setting the five interrupt priority registers, the priorities of on-chip peripheral n interrupts can be selected at 16 levels for different request sources.
- Vector numbers for on-chip peripheral module interrupt can be set By setting the 24 vector number setting registers, the vector numbers of on-chip pe module interrupts can be set to values from 0 to 127 for different request sources.
- The IRL interrupt vector number setting method can be selected: Either of two mo selected by a register setting: auto-vector mode in which vector numbers are deterinternally, and external vector mode in which vector numbers are set externally.
- IRQ interrupt settings can be made (low level, rising-, falling-, or both-edge detection)

#### 5.1.2 **Block Diagram**

Figure 5.1 shows a block diagram of the INTC.




Figure 5.1 INTC Block Diagram

Rev. 2.00 Mar 09, 2006 page 144 of 906 REJ09B0292-0200



External vector fetch pin	<b>IVECF</b>	Ο	Indicates external vector
External vector number input pins	D7-D0	I	Input external vector num

IRL3-IRL0

A3-A0

ı

0

Input of maskable interrup

In external vector mode, o

signals

## **Register Configuration** 5.1.4

Level request interrupt input pins

Interrupt acceptance level output

The INTC has the 31 registers shown in table 5.2. These registers perform various IN including setting interrupt priority, and controlling external interrupt input signal dete

Table 5.2 Register Configuration				
Name	Abbr.	R/W	Initial Value	Address
Interrupt priority register setting register A	IPRA	R/W	H'0000	H'FFFFFE
Interrupt priority register setting register B	IPRB	R/W	H'0000	H'FFFFFE
Interrupt priority register setting register C	IPRC	R/W	H'0000	H'FFFFFE
Interrupt priority register setting register D	IPRD	R/W	H'0000	H'FFFFFE
Interrupt priority register setting register E	IPRE	R/W	H'0000	H'FFFFFE

Interrupt priority register setting register E

Vector number setting register A

Vector number setting register C

Vector number setting register D

Vector number setting register E

Vector number setting register F

Vector number setting register G

Vector number setting register B\*3

**VCRA** 

**VCRB** 

**VCRC** 

**VCRD** 

**VCRE** 

**VCRF** 

**VCRG** 

R/W

R/W

R/W

R/W

R/W

R/W

R/W



H'0000

H'0000

H'0000

H'0000

H'0000

H'0000

H'0000

**H'FFFFFE** 

**H'FFFFFE** 

**H'FFFFFE** 

**H'FFFFFE** 

**H'FFFFFE** 

**H'FFFFFE** 

**H'FFFFFE** 

Vector number setting register O	VCRO	R/W	H'0000	H'FFFFFE5
Vector number setting register P	VCRP	R/W	H'0000	H'FFFFFEC
Vector number setting register Q	VCRQ	R/W	H'0000	H'FFFFFEC
Vector number setting register R	VCRR	R/W	H'0000	H'FFFFFEC
Vector number setting register S	VCRS	R/W	H'0000	H'FFFFFEC
Vector number setting register T	VCRT	R/W	H'0000	H'FFFFFEC
Vector number setting register U	VCRU	R/W	H'0000	H'FFFFFEC
Vector number setting register WDT	VCRWDT	R/W	H'0000	H'FFFFFEE
Vector number setting register DMA0*4	VCRDMA0	R/W	Undefined	H'FFFFFFA
Vector number setting register DMA1*4	VCRDMA1	R/W	Undefined	H'FFFFFFA
Interrupt control register	ICR	R/W	H'8000/	H'FFFFEE

**VCRN** 

**IRQCSR** 

2. When pins IRL3-IRL0 are high, bits 7-4 in IRQCSR are set to 1. When pins are low, bits 7-4 in IRQCSR are cleared to 0. The initial value of bits other the

Notes: 1. The value when the NMI pin is high is H'8000; when the NMI pin is low, it is

There are five types of interrupt sources: NMI, user breaks, H-UDI, IRL/IRQ and on-cl

R/W

R/W

H'0000

H'0000\*1

H'FFFFE5

**H'FFFFFEE** 

3. In the SH7616, VCRB is a reserved register and must not be accessed. 4. See section 11, Direct Memory Access Controlle for more information on VC and VCRDMA1.

vector fluiriber setting register ivi Vector number setting register N

5.2

IRQ control/status register

0.

# **Interrupt Sources**

REJ09B0292-0200

# peripheral modules. Each interrupt has a priority expressed as a priority level (0 to 16, lowest and 16 the highest). Giving an interrupt a priority level of 0 masks it.

Rev. 2.00 Mar 09, 2006 page 146 of 906

A user break interrupt has priority level 15 and occurs when the break condition set in break controller (UBC) is satisfied. User break interrupt exception handling sets the in level bits (I3–I0) in the status register (SR) to level 15. For more information about th interrupt, see section 6, User Break Controller.

## 5.2.3 H-UDI Interrupt

The H-UDI interrupt has a priority level of 15, and is generated when an H-UDI interrupt instruction is serially input. H-UDI interrupt exception processing sets the interrupt m I0) in the status register (SR) to level 15. See section 18, User Debug Interface, for de H-UDI interrupt.

IRL interrupts are requested by input from pins IRL3–IRL0. Fifteen interrupts, IRL15

## 5.2.4 IRL Interrupts

and auto vector numbers.

be input externally via pins  $\overline{\text{IRL3}}$ – $\overline{\text{IRL0}}$ . The priority levels of interrupts IRL15–IRL0 respectively, and their vector numbers are 71–64. Set the vector numbers with the intermode select (VECMD) bit of the interrupt control register (ICR) to enable external injunction of vector numbers consists of vector numbers 0–127 from the external vector injunction (D7–D0). When an external vector is used, 0 is input to D7. Internal vectors are called vectors and vectors input externally are called external vectors. Table 5.3 lists IRL pri

When an IRL interrupt is accepted in external vector mode, the IRL interrupt level is the interrupt acceptance level output pins (A3–A0). The external vector fetch pin ( $\overline{\text{IVE}}$  asserted. The external vector number is read from pins D7–D0 at this time.

IRL interrupt exception processing sets the interrupt mask level bits (I3 to I0) in the st (SR) to the priority level value of the IRL interrupt that was accepted.



Rev. 2.00 Mar 09, 2006 pag

REJ09



interrupt control register (reft) to chable external input of vector numbers. External vec numbers are 0 to 127, and are input to the external vector input pins (D7-D0) during th vector fetch bus cycle. When an external vector is used, 0 is input to D7.

When an IRQ interrupt is accepted in external vector mode, the IRQ interrupt priority l output from the interrupt acceptance level output pins (A3–A0). The external vector fet (IVECF) is also asserted. The external vector number is read from signals D7–D0 at the

IRQ interrupt exception processing sets the interrupt mask bits (I3-I0) in the status reg the priority level value of the IRQ interrupt that was accepted.

Table 5.3 **IRL Interrupt Priority Levels and Auto-Vector Numbers** 

		Pin			Vect
ĪRL3	ĪRL2	ĪRL1	ĪRL0	Priority Level	Num
0 0	0	0	0	15	71
			1	14	
		1	0	13	70
		1	12		
	1	0	0	11	69
			1	10	
		1	0	9	68
			1	8	
1	0	0	0	7	67
			1	6	
		1	0	5	66
			1	4	
	1	0	0	3	65
			1	2	
		1	0	1	64

Rev. 2.00 Mar 09, 2006 page 148 of 906 REJ09B0292-0200






Figure 5.2 Example of Connections for External Vector Mode Interru




Figure 5.3 Example of Connections for Auto-Vector Mode Interrupt

Figures 5.4 to 5.7 show the interrupt vector fetch cycle for the external vector mode. It cycle,  $\overline{\text{CSO}}$ – $\overline{\text{CS4}}$  stay high. A24–A4 output undefined values. The  $\overline{\text{WAIT}}$  pin is sample programmable waits are not valid.




Figure 5.4 External Vector Fetch ( $I\phi$ :  $E\phi = 1:1$ )




Figure 5.5 External Vector Fetch ( $I\phi : E\phi \neq 1 : 1$ )

Rev. 2.00 Mar 09, 2006 page 150 of 906 REJ09B0292-0200




Figure 5.6 External Vector Fetch ( $\mathbf{I}\phi : \mathbf{E}\phi = 1 : 1$  ( $\overline{\mathbf{WAIT}}$  Input))




Figure 5.7 External Vector Fetch ( $I\phi : E\phi \neq 1 : 1$  ( $\overline{WAIT}$  Input))

Rev. 2.00 Mar 09, 2006 pag

REJ0

- 16-bit free-running timer (FRT)
   Ethernet controller direct memory access controller (E-DMAC) (Including EtherC i
  - Ethernet controller direct memory access controller (E-DMAC) (Including EtherC i
     16-bit timer pulse unit (TPU)
    - Serial communication interface with FIFO (SCIF)
      - Serial I/O with FIFO (SIOF)

      - Serial I/O (SIO)

does not have to decide which interrupt has occurred. Priority levels between 0 and 15 assigned to individual on-chip peripheral modules in interrupt priority registers A, B, E (IPRA, IPRB, IPRD, IPRE). On-chip peripheral module interrupt exception handling so interrupt mask level bits (I3–I0) in the status register (SR) to the priority level value of peripheral module interrupt that was accepted.

A different interrupt vector is assigned to each interrupt source, so the exception service

# 5.2.7 Interrupt Exception Vectors and Priority Order

Table 5.4 lists interrupt sources and their vector numbers, vector table address offsets a priorities.

Each interrupt source is allocated a different vector number and vector table address of table addresses are calculated from vector numbers and vector table address offsets. In exception handling, the exception service routine start address is fetched from the vector

entry indicated by the vector table address. See table 4.4, Calculating Exception Vector

by setting interrupt priority registers A–E (IPRA–IPRE). The ranking of interrupt source IPRA–IPRE, however, must be the order listed under Priority within IPR Setting Unit is and cannot be changed. A reset assigns priority level 0 to on-chip peripheral module in

Addresses, in section 4, Exception Handling, for more information on this calculation. IRL interrupts IRL15–IRL1 have interrupt priority levels of 15–1, respectively. IRQ in on-chip peripheral module interrupt priorities can be set freely between 0 and 15 for ea

the same priority level is assigned to two or more interrupt sources and interrupts from Rev. 2.00 Mar 09, 2006 page 152 of 906

IRL15*4		71*1	•	15	_	_	_
IRL14*4		_	-	14	_	_	_
IRL13*4		70 <sup>*1</sup>	·	13	_	_	_
IRL12*4		_	-	12	_	_	_
IRL11*4		69 <sup>*1</sup>		11	_	_	_
IRL10*4		_	-	10	_	_	_
IRL9*4		68*1		9	_	_	_
IRL8*4		-	-	8	_	_	_
IRL7*4		67 <sup>*1</sup>		7	_	_	_
IRL6*4		-	-	6	_	_	_
IRL5*4		66*1		5	_	_	_
RL4*4		_	-	4	_	_	_
RL3*4		65*1	·	3	_	_	_
IRL2*4		-	-	2	_	_	_
IRL1*4		64 <sup>*1</sup>		1	_	_	_
DMAC0	Transfer end	0–127*2		15–0 (0)	IPRA (11–8)	High ↑	VCRDMA0 (6-0)
						$\downarrow$	
						Low	
DMAC1	Transfer end	0–127*2		15–0 (0)	_	High ↑	VCRDMA1 (6–0)
						<b>\</b>	
						•	

VBR +

×4)

(vector No. 15

16

15

RENESAS

Low

Rev. 2.00 Mar 09, 2006 pag REJ09

NMI

H-UDI

User break

11

12

13

FRT	ICI	0-127*2	15–0 (0)	IPRB
	OCI	0-127*2		(11–8)
	OVI	0-127*2		
TPU0	TGI0A	0-127*2	15–0 (0)	IPRD
	TGI0B	0-127*2		(15–12)
	TGI0C	0–127*2		
	TGI0D	0-127*2		
	TCI0V	0-127*2		
TPU1	TGI1A	0-127*2	15–0 (0)	IPRD
	TGI1B	0-127*2		(11–8)
	TCI1V	0-127*2		
	TCI1U	0-127*2		
TPU2	TGI2A	0-127*2	15–0 (0)	IPRD
	TGI2B	0-127*2		(7–4)
	TCI2V	0-127*2		
	TCI2U	0-127*2		

0-127\*2

0-127\*2

REF\*3

Reserved

CMI

E-DMAC EINT\*6

REJ09B0292-0200

Rev. 2.00 Mar 09, 2006 page 154 of 906

RENESAS

15-0 (0)

15–0 (0)

**IPRB** 

(15-12)

High  $\uparrow$ 

VCRH (14-8

 $\downarrow$ Low

VCRI (14-8)

VCRI (6-0) VCRJ (14-8 High

 $\uparrow$ 

 $\downarrow$ 

Low

Low

High

 $\uparrow$  $\downarrow$ Low

High

 $\uparrow$  $\downarrow$ 

Low High

 $\uparrow$ 

 $\downarrow$ 

Low High

 $\uparrow$ 

 $\downarrow$ 

Low

**VCRWDT** (6-0)

VCRA (14-8

VCRB (14-0)\*5

VCRC (14-8

VCRC (6-0)

VCRD (14-8

VCRE (14-8

VCRE (6-0) VCRF (14-8

VCRH (6-0)

VCRF (6-0) VCRG (14-8

VCRJ (6-0)

VCRK (14-8

VCRK (6-0)

							•
	RDFI1	0-127*2				$\downarrow$	VCRS (14-
	TDEI1	0-127*2				Low	VCRS (6-0
SIO2	RERI2	0-127*2		15–0 (0)	IPRE	High	VCRT (14-
	TERI2	0-127*2			(3–0)	$\uparrow$	VCRT (6–0
	RDFI2	0-127*2				$\downarrow$	VCRU (14-
	TDEI2	0-127*2				Low	VCRU (6-0
Reserved		128–255	_	_	_	_	_
Notes: 1.			number feto this table. T	•			ng the auto-v 0–127.
2.	Vector r	numbers are	e set in the	on-chip ved	ctor numbe	er register.	
3.	REF is 1	the refresh	control unit	within the b	ous state c	ontroller.	
4.	Set to If	RL1-IRL15	or IRQ0-IR	Q3 by the	EXIMD bit	in ICR.	
5.	In the S	H7616, VC	RB is a rese	erved regis	ter and mu	ıst not be a	ccessed.
6.	EtherC/ interrup	E-DMAC st t permissio	atus registe n register (E	r (EESR) ti ESIPR). A	hat are end s the three	abled by the status bits	rrupt source: e EtherC/E-l s in the Ethe interrupt sou

LXI1

ERI2

RXI2

BRI2

TXI2

RERI0

TERI0

RDFI0

TDEI0

RERI1

TERI1

SCIF2

SIOF

**SIO1** 

0–127

0-127\*2

0-127\*2

0-127\*2

0-127\*2

0-127\*2

0-127\*2

0-127\*2

0-127\*2

0-127\*2

0-127\*2

Rev. 2.00 Mar 09, 2006 pag

REJ09

Low

High

 $\uparrow$ 

 $\downarrow$ 

Low

High

 $\uparrow$ 

 $\downarrow$ 

Low

High

 $\uparrow$ 

15–0 (0)

15-0 (0)

15-0 (0)

**IPRE** 

**IPRE** 

**IPRE** 

(7-4)

(11 - 8)

(15-12)

VCRM (6–0

VCRN (14-

VCRN (6-0

VCRO (14-

VCRO (6-0

VCRP (14-

VCRP (6-0

VCRQ (14-

VCRQ (6-0

VCRR (14-

VCRR (6-0

					,
IRQ2*4		66*1	•	15–0 (0)	IPRC (7–4)
IRQ3*4		67 <sup>*1</sup>	-	15–0 (0)	IPRC (3-0)
DMAC0	Transfer end	0–127*2		15–0 (0)	IPRA (11–8)
DMAC1	Transfer end	0-127*2	:	15–0 (0)	-
WDT	ITI	0–127*2		15–0 (0)	IPRA (7–4)
REF*3	СМІ	0-127*2	:	15–0 (0)	-

 $\times 4$ )

15

15–0 (0)

15-0 (0)

IPRC

IPRC (11-8)

(15-12)

13

64\*1

65\*1

H-UDI

IRQ0\*4

IRQ1\*4

REJ09B0292-0200

RENESAS

High

 $\uparrow$  $\downarrow$ Low High

 $\uparrow$  $\downarrow$ Low High

 $\uparrow$  $\downarrow$ Low

High

 $\uparrow$  $\downarrow$ Low (6-0)

VCRDMA1

VCRDMA0 (6-0)

VCRWDT (14-8)

(6-0)

VCRWDT

TPU0	TGI0A	0–127*2	15–0 (0)	IPRD	High	VCRE (1
	TGI0B	0–127*2		(15–12)	$\uparrow$	VCRE (6-
	TGI0C	0-127*2				VCRF (14
	TGI0D	0–127*2			$\downarrow$	VCRF (6-
	TCI0V	0-127*2			Low	VCRG (1
TPU1	TGI1A	0-127*2	15–0 (0)	IPRD	High	VCRH (1
	TGI1B	0-127*2		(11–8)	$\uparrow$	VCRH (6
	TCI1V	0–127*2			$\downarrow$	VCRI (14
	TCI1U	0–127*2			Low	VCRI (6-
TPU2	TGI2A	0–127*2	15–0 (0)	IPRD (7–4)	High	VCRJ (14
	TGI2B	0–127*2			$\uparrow$	VCRJ (6-
	TCI2V	0–127*2			$\downarrow$	VCRK (1
	TCI2U	0–127*2			Low	VCRK (6-
SCIF1	ERI1	0–127*2	15–0 (0)	IPRD	High	VCRL (14
	RXI1	0–127*2		(3–0)	$\uparrow$	VCRL (6-
	BRI1	0–127*2			$\downarrow$	VCRM (1 8)
	TXI1	0–127*2			Low	VCRM (6
SCIF2	ERI2	0-127*2	15–0 (0)	IPRE	High	VCRN (1
	RXI2	0-127*2		(15–12)	$\uparrow$	VCRN (6
	BRI2	0–127*2			$\downarrow$	VCRO (1
	TXI2	0-127*2			Low	VCRO (6

0-127\*2

0-127\*2

OCIA/B 0-127\*2

FRT

ICI

OVI

Low

High

 $\uparrow$ 

 $\downarrow$ 

Low

VCRC (14

VCRC (6-

VCRD (14

15–0 (0)

IPRB

(11-8)

Reserved	128–255 — — — — — —
Notes: 1.	An external vector number fetch can be performed without using the auto-venumbers shown in this table. The external vector numbers are 0–127.
2.	Vector numbers are set in the on-chip vector number register.
3.	REF is the refresh control unit within the bus state controller.
4.	Set to IRL1–IRL15 or IRQ0–IRQ3 by the EXIMD bit in ICR.
5.	In the SH7616, VCRB is a reserved register and must not be accessed.
6.	The E-DMAC interrupt (EINT) is the OR of those of the 19 interrupt sources EtherC/E-DMAC status register (EESR) that are enabled by the EtherC/E-DI interrupt permission register (EESIPR). As the three status bits in the EtherC register (ECSR) can be copied into the ECI bit in EESR as an interrupt source input to the INTC as the OR of a maximum of 22 interrupt sources.

I DEI0

RERI1

TERI1

RDFI1

TDEI1

RERI2

TERI2

RDFI2

TDEI2

SIO1

SIO2

0-127

0-127\*2

0-127\*2

0-127\*2

0-127\*2

0-127\*2

0-127\*2

0-127\*2

0-127\*2

Rev. 2.00 Mar 09, 2006 page 158 of 906

Low

High

 $\uparrow$ 

 $\downarrow$ 

Low

High

 $\uparrow$ 

 $\downarrow$ 

Low

15-0(0)

15-0 (0)

**IPRE** 

(7-4)

**IPRE** 

(3-0)

VCRQ (6-1

VCRR (14-

VCRR (6-0

VCRS (14-

VCRS (6-0

VCRT (14-

VCRT (6-0

VCRU (14-

VCRU (6-0

					_		
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	WDT	WDT	WDT	WDT	_	_	_
	IP3	IP2	IP1	IP0			
Initial value:	0	0	0	0	0	0	0

R/W

13

12

R/W

11

**DMAC** 

IP3

R

10

**DMAC** 

IP2

R

9

DMA

IP1 0

R

Bit:

R/W:

15

R/W

14

R/W

Bits 15 to 12—Reserved: These bits are always read as 0. The write value should always

Bits 11 to 8—Direct Memory Access Controller (DMAC) Interrupt Priority Level 3 to (DMACIP3-DMACIP0): These bits set the direct memory access controller (DMAC) priority level. There are four bits, so levels 0–15 can be set. The same level is set for b

Bits 7 to 4—Watchdog Timer (WDT) Interrupt Priority Level 3 to 0 (WDTIP3-WDT bits set the watchdog timer (WDT) interrupt priority level and bus state controller (BS priority level. There are four bits, so levels 0-15 can be set. When WDT and BSC inte simultaneously, the WDT interrupt has priority.

DMAC channels. When interrupts occur simultaneously, channel 0 has priority.

Bits 3 to 0—Reserved: These bits are always read as 0. The write value should always

Bit:	7	6	5	4	3	2	1
	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

R/W

0

R/W

RENESAS

0

R/W

Bits 15 to 12—Ethernet Controller Direct Memory Access Controller (E-DMAC) Inter Priority Level 3 to 0 (E-DMACIP3-E-DMACIP0): These bits set the ethernet controlled memory access controller (E-DMAC) interrupt priority level. There are four bits, so leve can be set.

Bits 11 to 8—16-Bit Free-Running Timer (FRT) Interrupt Priority Level 3 to 0 (FRTIP FRTIP0): These bits set the 16-bit free-running timer (FRT) interrupt priority level. Th bits, so levels 0-15 can be set.

Initial value:

R/W:

Rev. 2.00 Mar 09, 2006 page 160 of 906

REJ09B0292-0200

0

R/W

0

R/W

R/W

0

0

R/W

Bits 7 to 0—Reserved: These bits are always read as 0. The write value should always

illiliai value. R/W:

R/W

R/W

R/W

R/W

R/W

R/W

R/W

0

R/W

Bit: 7 6 5 4 3 2 IRQ2IP3 | IRQ2IP2 | IRQ2IP1 | IRQ2IP0 | IRQ3IP3 | IRQ3IP2 | IRQ3I Initial value: 0 0 0 0 0 R/W: R/W R/W R/W R/W R/W R/W

Bits 15 to 0–IRQ0 to IRQ3 Priority Level 3 to 0 (IRQnIP3–IRQnIP0, n = 0–3): These IRQ0-IRQ3 priority levels. There are four bits for each interrupt, so the value can be 0 and 15.

RENESAS

Rev. 2.00 Mar 09, 2006 pag

REJ0

Bit:	7	
	TPU2IP3	TF

R/W

0

R/W

ilillai value. R/W:

Initial value:

R/W:

TPU2IP2	TPU2IP1	TPU2IP0	SCF1IP3	SCF1IP2	SCF1IF
0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W

R/W

5

R/W

6

0 0 0 R/W R/W R/W

R/W

3

R/W

2

R/W

1

R/W

4

Bits 15 to 4—16-Bit Timer Pulse Unit 0 to 2 (TPU0-TPU2) Interrupt Priority Level 3 to (TPUnIP3-TPUnIP0, n = 0-2): These bits set the 16-bit timer pulse unit 0 to 2 (TPU0interrupt priority levels. There are four bits for each interrupt, so the value can be set be and 15.

Bits 3 to 0—Serial Communication Interface with FIFO 1 (SCIF1) Interrupt Priority Le (SCF1IP3–SCF1IP0): These bits set the serial communication interface with FIFO 1 (S interrupt priority level. There are four bits, so the value can be set between 0 and 15.

	In

iiiiliai vaiu<del>e</del>. R/W:

Bit:

R/W

7

6

R/W

4

R/W

R/W R/W 3 2

R/W

1

0

R/W

SIO2I

SIO1IP3 SIO1IP2 SIO1IP1 SIO1IP0 SIO2IP3 SIO2IP2 itial value: 0 0 0 0 0 0 R/W: R/W R/W R/W R/W R/W R/W

R/W

5

Bits 15 to 12—Serial Communication Interface with FIFO 2 (SCIF2) Interrupt Priorit 0 (SCF2IP3-SCF2IP0): These bits set the serial communication interface with FIFO 2 interrupt priority levels. There are four bits, so the value can be set between 0 and 15.

Bits 11 to 8—Serial I/O with FIFO (SIOF) Interrupt Priority Level 3 to 0 (SIOFIP3(S These bits set the serial I/O with FIFO (SIOF) interrupt priority levels. There are four value can be set between 0 and 15.

Bits 7 to 0—Serial I/O 1 to 2 (SIO1–SIO2) Interrupt Priority Level 3 to 0 (SIOnIP3–S 0–2): These bits set the serial I/O 0 to 2 (SIO0–SIO2) interrupt priority levels. There a for each interrupt, so the value can be set between 0 and 15.

Table 5.5 shows the relationship between on-chip peripheral module interrupts and in priority level setting registers.

Rev. 2.00 Mar 09, 2006 pag

REJ09

Interrupt priority level setting register D	TPU0	TPU1	TPU2	SCIF
Interrupt priority level setting register E	SCIF2	SIOF	SIO1	SIO2
As table 5.5 shows, between tw	vo and four on	-chip peripheral	modules are ass	igned to e

interrupt priority level setting register. Set the priority levels by setting the correspondi groups with values in the range of H'0 (0000) to H'F (1111). H'0 is interrupt priority lev lowest); H'F is level 15 (the highest). When two on-chip peripheral modules are assigned same bits (DMAC0 and DMAC1, or WDT and BSC refresh control unit), those two mo the same priority. A reset initializes IPRA-IPRE to H'0000. They are not initialized in mode.

interval interrupt and BSC compare match interrupt vector numbers (0–127). VCRWD

13

WITV5

12

WITV4

11

WITV3

10

WITV2

0

R/W

2

BCMV2

0

R/W

9

WITV'

0

R/W

1

0

R/W

**BCMV** 

## 5.3.6 **Vector Number Setting Register WDT (VCRWDT)**

Vector number setting register WDT (VCRWDT) is a 16-bit read/write register that set

initialized to H'0000 by a reset. It is not initialized in standby mode.

14

WITV6

Initial value: 0 0 0 0 0 R/W: R R/W R/W R/W R/W Bit: 7 6 5 4 3 BCMV6 BCMV5 BCMV4 BCMV3 Initial value: 0 0 0 0 0 R/W: R R/W R/W R/W R/W

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alwa

Rev. 2.00 Mar 09, 2006 page 164 of 906

REJ09B0292-0200

Bit:

15

RENESAS

## 5.3.7 Vector Number Setting Register A (VCRA)

15

R

Bit:

R/W:

Vector number setting register A (VCRA) is a 16-bit read/write register that sets the E interrupt vector numbers (0–127). VCRA is initialized to H'0000 by a reset. It is not in standby mode.

13

12

R

11

R

10

R

R

14

R

		_	EINV6	EINV5	EINV4	EINV3	EINV2	ΕINV
Initial va	lue:	0	0	0	0	0	0	0
R	:/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
	Bit:	7	6	5	4	3	2	1
		_	_	_	_	_	_	_
Initial va	lue:	0	0	0	0	0	0	0

R

Bits 15 and 7 to 0—Reserved: These bits are always read as 0. The write value should 0.

Bits 14 to 8—Ethernet Controller Direct Memory Access Controller (E-DMAC) Inter Number 6 to 0 (EINV6–EINV0): These bits set the vector number for ethernet control memory access controller (E-DMAC) interrupt (EINT). There are seven bits, so the vaset between 0 and 127.

Bit:	7	6	5	4	3	2	1
	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

running timer (FRT) input-capture interrupt and output-compare interrupt vector numb

VCRC is initialized to H'0000 by a reset. It is not initialized in standby mode.

R

## 5.3.9 **Vector Number Setting Register C (VCRC)**

R/W:

Bit:

R/W:

R

Vector number setting register C (VCRC) is a 16-bit read/write register that sets the 16

	_	FICV6	FICV5	FICV4	FICV3	FICV2	FICV
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	_	FOCV6	FOCV5	FOCV4	FOCV3	FOCV2	FOC
Initial value:	0	0	0	0	0	0	0

R/W

R/W

R/W

R/W

R/W

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alwa

R/W

Bits 14 to 8—16-Bit Free-Running Timer (FRT) Input-Capture Interrupt Vector Numb (FICV6-FICV0): These bits set the vector number for the 16-bit free-running timer (FI

capture interrupt (ICI). There are seven bits, so the value can be set between 0 and 127.

Rev. 2.00 Mar 09, 2006 page 166 of 906

REJ09B0292-0200



a reset. It is not initialized in standby mode.

15

14

Bit:

	_	FOVV6	FOVV5	FOVV4	FOVV3	FOVV2	FOV
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

13

12

11

10

9

Bits 15 and 7 to 0—Reserved: These bits are always read as 0. The write value should 0.

Bits 14 to 8—16-Bit Free-Running Timer (FRT) Overflow Interrupt Vector Number 6 (FOVV6-FOVV0): These bits set the vector number for the 16-bit free-running timer overflow interrupt (OVI). There are seven bits, so the value can be set between 0 and

R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	_	TG0BV6	TG0BV5	TG0BV4	TG0BV3	TG0BV2	TG0BV
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

0

TG0AV6 TG0AV5 TG0AV4 TG0AV3 TG0AV2 TG0AV

0

0

0

0

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alwa

Bits 14 to 8—16-Bit Timer pulse unit 0 (TPU0) TGR0A Input Capture/Compare Matcl Vector Number 6 to 0 (TG0AV6-TG0AV0): These bits set the vector number for the 1 pulse unit 0 (TPU0) TGR0A input capture/compare match interrupt. There are seven by value can be set between 0 and 127.

Bits 6 to 0—16-Bit Timer pulse unit 0 (TPU0) TGR0B Input Capture/Compare Match Vector Number 6 to 0 (TG0BV6-TG0BV0): These bits set the vector number for the 1 pulse unit 0 (TPU0) TGR0B input capture/compare match interrupt. There are seven bi value can be set between 0 and 127.

Initial value:

0

R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	_	TG0DV6	TG0DV5	TG0DV4	TG0DV3	TG0DV2	TG0D
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
15 and 7—Rese	erved: The	ese bits are	e always r	ead as 0. T	The write v	alue shou	ld alw

0

TG0CV6 TG0CV5 TG0CV4 TG0CV3 TG0CV2 TG0C

0

Bits should alw

Bits 14 to 8—16-Bit Timer pulse unit 0 (TPU0) TGR0C Input Capture/Compare Mate Vector Number 6 to 0 (TG0CV6–TG0CV0): These bits set the vector number for the pulse unit 0 (TPU0) TGR0C input capture/compare match interrupt. There are seven by value can be set between 0 and 127.

Initial value:

0

Bits 6 to 0—16-Bit Timer pulse unit 0 (TPU0) TGR0D Input Capture/Compare Matcl Vector Number 6 to 0 (TG0DV6-TG0DV0): These bits set the vector number for the pulse unit 0 (TPU0) TGR0D input capture/compare match interrupt. There are seven by value can be set between 0 and 127.

Rev. 2.00 Mar 09, 2006 pag REJ09

R	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2
_	_	_	_	_	_
0	0	0	0	0	0
R	R	R	R	R	R
	7 — 0	7 6 — — — 0 0	7 6 5 — — — 0 0 0	7 6 5 4  0 0 0 0	7     6     5     4     3       —     —     —     —       0     0     0     0     0

0

0

0

0 R/W

> 0 R

0

Bits 15 and 7 to 0—Reserved: These bits are always read as 0. The write value should a 0.

Bits 14 to 8—16-Bit Timer pulse unit 0 (TPU0) TCNT0 Overflow Interrupt Vector Nu (TC0VV6–TV0VV0): These bits set the vector number for the 16-bit timer pulse unit 0 TCNT0 overflow interrupt. There are seven bits, so the value can be set between 0 and

Initial value:

0

R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	_	TG1BV6	TG1BV5	TG1BV4	TG1BV3	TG1BV2	TG1B
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

Initial value:

0

TG1AV6 | TG1AV5 | TG1AV4 | TG1AV3 | TG1AV2 | TG1A

0

Rev. 2.00 Mar 09, 2006 pag

REJ09

0

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alw

Bits 14 to 8—16-Bit Timer pulse unit 1 (TPU1) TGR1A Input Capture/Compare Mate Vector Number 6 to 0 (TG1AV6-TG1AV0): These bits set the vector number for the pulse unit 1 (TPU1) TGR1A input capture/compare match interrupt. There are seven l value can be set between 0 and 127.

Bits 6 to 0—16-Bit Timer pulse unit 1 (TPU1) TGR1B Input Capture/Compare Match Vector Number 6 to 0 (TG1BV6–TG1BV0): These bits set the vector number for the pulse unit 1 (TPU1) TGR1B input capture/compare match interrupt. There are seven by value can be set between 0 and 127.

	_	TC1UV6	TC1UV5	TC1UV4	TC1UV3	TC1UV2	TC1UV		
Initial value:	0	0	0	0	0	0	0		
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W		
Bits 15 and 7—Rese	erved: The	se bits are	always re	ead as 0. T	The write v	value shou	ıld alwa		
Bits 14 to 8—16-Bit	t 1 imer pu	ilse unit l	(IPUI) I	CNTI Ov	erflow In	terrupt Ve	ctor Nu		
(TC1VV6_TC1VV(	)). These l	hits set the	vector ni	imber for	the 16-hit	timer nuls	e unit 1		

R

7

0

R/W

6

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

0

R/W

1

Bits TCNT1 Overflow Interrupt Vector Nu (TC1VV6–TC1VV0): These bits set the vector number for the 16-bit timer pulse unit 1

TCNT1 overflow interrupt. There are seven bits, so the value can be set between 0 and

Bits 6 to 0—16-Bit Timer pulse unit 1 (TPU1) TCNT1 Underflow Interrupt Vector Nu (TC1UV6–TC1UV0): These bits set the vector number for the 16-bit timer pulse unit 1

TCNT1 underflow interrupt. There are seven bits, so the value can be set between 0 and

Initial value:

R/W:

Bit:

Rev. 2.00 Mar 09, 2006 page 172 of 906

Bit:	7	6	5	4	3	2	1
	_	TG2BV6	TG2BV5	TG2BV4	TG2BV3	TG2BV2	TG2B
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
c 15 and 7—Reco	erved: The	ee hite are	alwaye r	T A se hee	he write v	zalue shor	ıld əlw

R/W

Initial value:

R/W:

0

R

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alw

0

R/W

TG2AV6 TG2AV5 TG2AV4 TG2AV3 TG2AV2 TG2A

0

R/W

0

R/W

0

R/W

0

R/W

Bits 14 to 8—16-Bit Timer pulse unit 2 (TPU2) TGR2A Input Capture/Compare Mate Vector Number 6 to 0 (TG2AV6-TG2AV0): These bits set the vector number for the pulse unit 2 (TPU2) TGR2A input capture/compare match interrupt. There are seven l value can be set between 0 and 127.

Bits 6 to 0—16-Bit Timer pulse unit 2 (TPU2) TGR2B Input Capture/Compare Match Vector Number 6 to 0 (TG2BV6–TG2BV0): These bits set the vector number for the pulse unit 2 (TPU2) TGR2B input capture/compare match interrupt. There are seven by value can be set between 0 and 127.

Rev. 2.00 Mar 09, 2006 pag

REJ09

	_	TC2UV6	TC2UV5	TC2UV4	TC2UV3	TC2UV2	TC2UV
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
Bits 15 and 7—Rese	erved: The	ese bits are	e always re	ead as 0. T	he write v	value shou	ıld alwa
Dita 14 to 9 16 Di	t Timor n	alaa amit 2	(TDI 12) T	CNT2 O	orflore Inc	tammunt Va	atan Ni
Bits 14 to 8—16-Bi	-		` /			-	
(TC2VV6-TC2VV0	)): These	bits set the	e vector nu	ımber for	the 16-bit	timer puls	se unit 2

R

7

0

R/W

6

Initial value:

R/W:

Bit:

TCNT2 underflow interrupt. There are seven bits, so the value can be set between 0 and

0

R/W

5

0

R/W

4

0

R/W

3

0

R/W

2

0 R/W

1

(TC mber for the 16-bit timer pulse unit 2 TCNT2 overflow interrupt. There are seven bits, so the value can be set between 0 and Bits 6 to 0—16-Bit Timer pulse unit 2 (TPU2) TCNT2 Underflow Interrupt Vector Nu (TC2UV6–TC2UV0): These bits set the vector number for the 16-bit timer pulse unit 2

Rev. 2.00 Mar 09, 2006 page 174 of 906

R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	_	SRX1V6	SRX1V5	SRX1V4	SRX1V3	SRX1V2	SRX1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

0

Initial value:

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alw

SER1V6 | SER1V5 | SER1V4 | SER1V3 | SER1V2 | SER1

0

Bits 14 to 8—Serial Communication Interface with FIFO 1 (SCIF1) Receive-Error In Vector Number 6 to 0 (SER1V6-SER1V0): These bits set the vector number for the s communication interface with FIFO 1 (SCIF1) receive-error interrupt. There are sever value can be set between 0 and 127.

Bits 6 to 0—Serial Communication Interface with FIFO 1 (SCIF1) Receive-Data-Full Interrupt Vector Number 6 to 0 (SRX1V6-SRX1V0): These bits set the vector number serial communication interface with FIFO 1 (SCIF1) receive-data-full/data-ready inte are seven bits, so the value can be set between 0 and 127.

Rev. 2.00 Mar 09, 2006 pag

Bit:	7	6	5	4	3		
	_	STX1V6	STX1V5	STX1V4	STX1V3		
Initial value:	0	0	0	0	0		
R/W:	R	R/W	R/W	R/W	R/W		
Bits 15 and 7—Reserved: These bits are always read as 0. The write							

R/W

Bits 14 to 8—Serial Communication Interface with FIFO 1 (SCIF1) Break Interrupt Ve Number 6 to 0 (SBR1V6–SBR1V0): These bits set the vector number for the serial communication interface with FIFO 1 (SCIF1) break interrupt. There are seven bits, so can be set between 0 and 127.

0

R/W

SBR1V6 | SBR1V5 | SBR1V4 | SBR1V3 | SBR1V2 | SBR1V

0

R/W

0

R/W

2

0

R/W

STX1V2 STX1V

value should alwa

0

R/W

1

0

R/W

0

R/W

Bits 6 to 0—Serial Communication Interface with FIFO 1 (SCIF1) Transmit-Data-Emp Vector Number 6 to 0 (STE1V6-STE1V0): These bits set the vector number for the set communication interface with FIFO 1 (SCIF1) transmit-data-empty interrupt. There are so the value can be set between 0 and 127.

Initial value:

R/W:

0

R

R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	_	SRX2V6	SRX2V5	SRX2V4	SRX2V3	SRX2V2	SRX2
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

0

Initial value:

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alw

0

SER2V6 | SER2V5 | SER2V4 | SER2V3 | SER2V2 | SER2

0

0

0

Bits 14 to 8—Serial Communication Interface with FIFO 2 (SCIF2) Receive-Error In Vector Number 6 to 0 (SER2V6-SER2V0): These bits set the vector number for the s communication interface with FIFO 2 (SCIF2) receive-error interrupt. There are sever value can be set between 0 and 127.

Bits 6 to 0—Serial Communication Interface with FIFO 2 (SCIF2) Receive-Data-Full Interrupt Vector Number 6 to 0 (SRX2V6-SRX2V0): These bits set the vector number serial communication interface with FIFO 2 (SCIF2) receive-data-full/data-ready inte are seven bits, so the value can be set between 0 and 127.

Bit:	7	6	5	4	3	2	1		
	_	STX2V6	STX2V5	STX2V4	STX2V3	STX2V2	STX2V		
Initial value:	0	0	0	0	0	0	0		
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W		
Bits 15 and 7—Reserved: These bits are always read as 0. The write value should always									
Bits 14 to 8—Serial	Commun	ication Int	terface wi	th FIFO 2	(SCIF2) I	Break Inte	rrupt Ve		

R/W

0

R/W

0

R

Number 6 to 0 (SBR2V6–SBR2V0): These bits set the vector number for the serial communication interface with FIFO 2 (SCIF2) break interrupt. There are seven bits, so can be set between 0 and 127. Bits 6 to 0—Serial Communication Interface with FIFO 2 (SCIF2) Transmit-Data-Emp

SBR2V6 | SBR2V5 | SBR2V4 | SBR2V3 | SBR2V2 | SBR2V

0

R/W

0

R/W

0

R/W

0

R/W

Vector Number 6 to 0 (STE2V6-STE2V0): These bits set the vector number for the set communication interface with FIFO 2 (SCIF2) transmit-data-empty interrupt. There are so the value can be set between 0 and 127.

Initial value:

R/W:

R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
2	_		_	TER0V4	TER0V3	TER0V2	TER0
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

0

Initial value:

0

REROV6 REROV5 REROV4 REROV3 REROV2 RERO

0

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alw

Bits 14 to 8—Serial I/O with FIFO (SIOF) Receive Overrun Error Interrupt Vector N (RER0V6–RER0V0): These bits set the vector number for the serial I/O with FIFO (S overrun error interrupt. There are seven bits, so the value can be set between 0 and 12

Bits 6 to 0—Serial I/O with FIFO (SIOF) Transmit Underrun Error Interrupt Vector N 0 (TER0V6–TER0V0): These bits set the vector number for the serial I/O with FIFO transmit underrun error interrupt. There are seven bits, so the value can be set between

Rev. 2.00 Mar 09, 2006 pag

REJ09

Bit:	7	6	5	4	3	2	1		
	_	TDE0V6	TDE0V5	TDE0V4	TDE0V3	TDE0V2	TDE0V		
Initial value:	0	0	0	0	0	0	0		
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W		
Bits 15 and 7—Reserved: These bits are always read as 0. The write value should always									
Bits 14 to 8—Serial	Bits 14 to 8—Serial I/O with FIFO (SIOF) Receive-Data-Full Interrupt Vector Number								

R/W

0

R/W

0

R

transmit-data-empty interrupt. There are seven bits, so the value can be set between 0 a

(TDE0V6–TDE0V0): These bits set the vector number for the serial I/O with FIFO (SI

(RDF0V6-RDF0V0): These bits set the vector number for the serial I/O with FIFO (SI receive-data-full interrupt. There are seven bits, so the value can be set between 0 and 1 Bits 6 to 0—Serial I/O with FIFO (SIOF) Transmit-Data-Empty Interrupt Vector Numl

Initial value:

R/W:

RDF0V6 RDF0V5 RDF0V4 RDF0V3 RDF0V2 RDF0V

0

R/W

0

R/W

0

R/W

0

R/W

R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	_	TER1V6	TER1V5	TER1V4	TER1V3	TER1V2	TER1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

0

RER1V6 RER1V5 RER1V4 RER1V3 RER1V2 RER1

0

0

Rev. 2.00 Mar 09, 2006 pag

REJ09

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alw

Bits 14 to 8—Serial I/O 1 (SIO1) Receive Overrun Error Interrupt Vector Number 6 t (RER1V6–RER1V0): These bits set the vector number for the serial I/O 1 (SIO1) reco

underrun error interrupt. There are seven bits, so the value can be set between 0 and 1

error interrupt. There are seven bits, so the value can be set between 0 and 127.

Bits 6 to 0—Serial I/O 1 (SIO1) Transmit Underrun Error Interrupt Vector Number 6 (TER1V6-TER1V0): These bits set the vector number for the serial I/O 1 (SIO1) tran

Initial value:

0

RENESAS

Bit:	7	6	5	4	3	2	1		
	_	TDE1V6	TDE1V5	TDE1V4	TDE1V3	TDE1V2	TDE1V		
Initial value:	0	0	0	0	0	0	0		
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W		
Bits 15 and 7—Reserved: These bits are always read as 0. The write value should always									
Bits 14 to 8—Serial	I/O 1 (SI	O1) Recei	ve-Data-F	ull Interru	pt Vector	Number 6	6 to 0 (R		

R

Initial value:

R/W:

0

R/W

RDF1V0): These bits set the vector number for the serial I/O 1 (SIO1) receive-data-ful

Bits 6 to 0—Serial I/O 1 (SIO1) Transmit-Data-Empty Interrupt Vector Number 6 to 0

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

TDE1V0): These bits set the vector number for the serial I/O 1 (SIO1) transmit-data-en interrupt. There are seven bits, so the value can be set between 0 and 127.

There are seven bits, so the value can be set between 0 and 127.

R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	_	TER2V6	TER2V5	TER2V4	TER2V3	TER2V2	TER2
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
15 and 7 Dag	J. Tl.	1	1		71		.1.4 . 1

RER2V6 RER2V5 RER2V4 RER2V3 RER2V2 RER2

0

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alw

Bits 14 to 8—Serial I/O 2 (SIO2) Receive Overrun Error Interrupt Vector Number 6 t (RER2V6-RER2V0): These bits set the vector number for the serial I/O 2 (SIO2) reco error interrupt. There are seven bits, so the value can be set between 0 and 127.

Initial value:

0

Bits 6 to 0—Serial I/O 2 (SIO2) Transmit Underrun Error Interrupt Vector Number 6 (TER2V6-TER2V0): These bits set the vector number for the serial I/O 2 (SIO2) tran

underrun error interrupt. There are seven bits, so the value can be set between 0 and 1

Rev. 2.00 Mar 09, 2006 pag REJ09

	_	TDE2V6	TDE2V5	TDE2V4	TDE2V3	TDE2V2	TDE2V
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
Bits 15 and 7—Rese	erved. The	ese bits are	e always re	ead as 0. T	The write	value shou	ıld alwa
Bits 14 to 8—Serial RDF2V0): These bit	,						`

There are seven bits, so the value can be set between 0 and 127.

0

R

7

0

R/W

6

0

R/W

5

0

R/W

4

TDE2V4

0

R/W

3

TDE2V3

0

R/W

2

TDE2V2

0

R/W

1

TDE2V

Initial value:

R/W:

Bit:

Bits 6 to 0—Serial I/O 2 (SIO2) Transmit-Data-Empty Interrupt Vector Number 6 to 0 TDE2V0): These bits set the vector number for the serial I/O 2 (SIO2) transmit-data-en interrupt. There are seven bits, so the value can be set between 0 and 127.

Tables 5.6 and 5.7 show the relationship between on-chip peripheral module interrupts interrupt vector number setting registers.

3 3	(TPU1/TCNT1)	(TPU1/TCNT1)
Vector number setting register J	Input capture/compare match interrupt (TPU2/TGR2A)	Input capture/com interrupt (TPU2/T0
Vector number setting register K	Overflow interrupt (TPU2/TCNT2)	Underflow interrup (TPU2/TCNT2)
Vector number setting register L	Receive-error interrupt (SCIF1)	Receive-data-full/ointerrupt (SCIF1)
Vector number setting register M	Break interrupt (SCIF1)	Transmit-data-em (SCIF1)
Vector number setting register N	Receive-error interrupt (SCIF2)	Receive-data-full/ointerrupt (SCIF2)
Vector number setting register O	Break interrupt (SCIF2)	Transmit-data-em (SCIF2)
Vector number setting register P	Receive overrun error interrupt (SIOF)	Transmit underrur interrupt (SIOF)
Vector number setting register Q	Receive-data-full interrupt (SIOF)	Transmit-data-em (SIOF)
	Rev. 2.00	Mar 09, 2006 pag
	RENESAS	REJ0

Vector number setting register C

Vector number setting register D

Vector number setting register E

Vector number setting register F

Vector number setting register G

Vector number setting register H

Vector number setting register I

Output-compare in

Input capture/com

interrupt (TPU0/T0

Input capture/com

interrupt (TPU0/T0

Input capture/com

interrupt (TPU1/T0

Underflow interrup (TPU1/TCNT1)

Reserved

(FRT) Reserved

Input-capture interrupt (FRT)

Input capture/compare match

Input capture/compare match

Input capture/compare match

Overflow interrupt (FRT)

interrupt (TPU0/TGR0A)

interrupt (TPU0/TGR0C)

interrupt (TPU1/TGR1A)

Overflow interrupt

Overflow interrupt

(TPU0/TCNT0)

Vector number setting register U	Receive-data-full interrupt (SIO2)	Transmit-data-empt (SIO2)
•		

As table 5.6 shows, two on-chip peripheral module interrupts are assigned to each regis vector numbers by setting the corresponding 7-bit groups (bits 14 to 8 and bits 6 to 0) v in the range of H'00 (0000000) to H'7F (1111111). H'00 is vector number 0 (the lowest vector number 127 (the highest). The vector table address is calculated by the following

Vector table address = VBR + (vector number  $\times$  4)

A reset initializes a vector number setting register to H'0000. They are not initialized in mode.

Table 5.7 **Interrupt Request Sources and Vector Number Setting Registers (2)** 

**Setting Function** 

Channel 0 transfer end interrupt for D

(VCRDMA0)	
Vector number setting register DMA1 (VCRDMA1)	Channel 1 transfer end interrupt for D

As shown in table 5.7 the vector numbers for direct memory access controller transferinterrupts are set in VCRDMA0 and VCRDMA1. See sections 11, Direct Memory Acc Controller, for more details.

Rev. 2.00 Mar 09, 2006 page 186 of 906 REJ09B0292-0200

Vector number setting register DMA0

Register

RENESAS

Bit:	7	6	5	4	3	2	1
	_	_	_	_		_	EXIM
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W
Note: *When NMI input is high: 1; when NMI input is low: 0							
Bit 15—NMI Input Level (NMIL): Sets the level of the signal input at the NMI pin. T be read to determine the NMI pin level. This bit cannot be modified.							

0

R

13

0

R

12

0

R

11

0

R

be read to determine the N	NMI pin level. This bit cannot
Bit 15: NMIL	Description

Bit:

R/W:

Initial value:

15

**NMIL** 0/1\*

R

0	NMI input level is low
1	NMI input level is high
Bits 14 t	o 9—Reserved: These bits are always read as 0. The write value should alway

Bit 8—NMI Edge Select (NMIE): Selects whether the falling or rising edge of the into

request signal to the NMI pin is detected.

Bit 8: NMIE	Description
0	Interrupt request is detected on falling edge of NMI input
1	Interrupt request is detected on rising edge of NMI input

Bits 7 to 2—Reserved: These bits are always read as 0. The write value should always



9

0

R

REJ09

10

0

R

Bit 0—Interrupt Vector Mode Select (VECMD): This bit selects auto-vector mode or e vector mode for IRL/IRQ interrupt vector number setting. In auto-vector mode, an interdetermined vector number is set. The IRL15 and IRL14 interrupt vector numbers are se the IRL1 vector number is set to 64. In external vector mode, a value between 0 and 12 input as the vector number from the external vector number input pins (D7–D0).

Bit 0: VECMD	Description
0	Auto vector mode, vector number automatically set internal (Ir
1	External vector mode, vector number set by external input

9 IRQ01 0 R/W

1

IRQ1F

0

R/(W)

## 5.3.29 IRQ Control/Status Register (IRQCSR)

The IRQ control/status register (IRQCSR) is a 16-bit register that sets the IRL0-IRL3 detection mode, indicates the input signal levels at pins IRLO-IRL3, and also indicates inte mode.

errupt status. IRQCSR is initialized by a reset. It is not initialized in standby n							
Bit:	15	14	13	12	11	10	
	IRQ31S	IRQ30S	IRQ21S	IRQ20S	IRQ11S	IRQ10S	
Initial value:	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	

initiai value:	U	U	U	U	U	U
R/W:	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2
	IRL3PS	IRL2PS	IRL1PS	IRL0PS	IRQ3F	IRQ2F
Initial value:	0/1	0/1	0/1	0/1	0	0
R/W:	R	R	R	R	R/(W)*	R/(W)*

R Note: \*Only 0 can be written, to clear the flag (in case of edge detection).

Rev. 2.00 Mar 09, 2006 page 188 of 906 REJ09B0292-0200

RENESAS

1	Both-edge detection
n = 0 to 3	
to 4—IRL Pin Status B	its (IRL3PS–IRL0PS): These bits indicate the $\overline{IRL3}$ – $\overline{IR}$
I 3_IRI 0 nin levels car	he accertained by reading these hits. These hits cannot

Bit 7-4: IRLnPS	Description
	can be ascertained by reading these bits. These bits cannot
Bits 7 to 4—IRL Pin Status	Bits (IRL3PS-IRL0PS): These bits indicate the $\overline{IRL3}$ - $\overline{IR}$

Bit 7–4: IRLnPS	Description	Description			
0	Low level is being input to pin IRLn				
1	High level is being input to pin IRLn				
Note: n = 0 to 3					

Note:

Bits 3 to 0—IRQ3 to IRQ0 Flags (IRQ3F-IRQ0F): These bits indicate the IRQ3-IRQ request status.

Bit 3-0: IRQ3F-IRQ0F	Detection Setting	Description
0	Level detection	There is no IRQn interrupt request (
		[Clearing condition]
		When IRLn input is high
	Edge detection	An IRQn interrupt request has not been det
		[Clearing conditions]
		<ul> <li>When 0 is written to IRQnF after reading</li> </ul>
		<ul> <li>When an IRQn interrupt is accepted</li> </ul>
1	Level detection	There is an IRQn interrupt request
		[Setting condition]
		When IRLn input is low
	Edge detection	An IRQn interrupt request has been detected
		[Setting condition]

Note: n = 0 to 3

RENESAS

REJ0

When an IRLn input edge is detected

IPRE). Lower-priority interrupts are held pending. If two or more of these interrupt same priority level or if multiple interrupts occur within a single module, the interru highest default priority or the highest priority within its IPR setting unit (as indicate 5.4) is selected.


according to the priority levels set in interrupt priority level setting registers A to E

3. The interrupt controller compares the priority level of the selected interrupt request interrupt mask bits (I3–I0) in the CPU's status register (SR). If the request priority I equal to or less than the level set in I3–I0, the request is held pending. If the request level is higher than the level in bits I3-I0, the interrupt controller accepts the interru

- sends an interrupt request signal to the CPU. 4. The CPU detects the interrupt request sent from the interrupt controller when it dec next instruction to be executed. Instead of executing the decoded instruction, the CI interrupt exception handling.
  - 5. Status register (SR) and program counter (PC) are saved onto the stack.
  - 6. The priority level of the accepted interrupt is copied to the interrupt mask level bits
  - the status register (SR). 7. When external vector mode is specified for the IRL/IRQ interrupt, the vector numb
  - from the external vector number input pins (D7–D0). 8. The CPU reads the start address of the exception service routine from the exception
  - table entry for the accepted interrupt, jumps to that address, and starts executing the there. This jump is not a delayed branch.

Rev. 2.00 Mar 09, 2006 page 190 of 906

REJ09B0292-0200



I3-I0: Status register interrupt mask bits.


Note: \* The vector number is only read from an external source when an external vector specified for the IRL/IRQ interrupt vector number.

Figure 5.8 Interrupt Sequence Flowchart

Rev. 2.00 Mar 09, 2006 pag

REJ09





PC: Start address of return destination instruction (instruction after executing instruction

Figure 5.9 Stack State after Interrupt Exception Handling

#### 5.5 **Interrupt Response Time**

Table 5.8 shows the interrupt response time, which is the time from the occurrence of a request until interrupt exception handling starts and fetching of the first instruction of t service routine begins.

Rev. 2.00 Mar 09, 2006 page 192 of 906 REJ09B0292-0200

RENESAS

						lcyc m3 - inter instr how may durir instr exec
Time from interrupt exception handling (SR and PC saves and vector address fetch) until fetch of first instruction of exception service routine starts		5.0 × lcyc + m1 + m2 + m3	5.0 × lcyc + m1 + m2 + m3	5.0 × lcyc + m1 + m2 + m3	5.0 × lcyc + m1 + m2 + m3	
Response time	Total:	X + 7.0 × lcyc + m1 + m2 + m3	X + 5.5 × lcyc + 1.0 × Ecyc + 1.5 × Pcyc + m1 + m2 + m3	X + 5.5 × lcyc + 1.0 × Pcyc + m1 + m2 + m3	X + 5.0 × lcyc + 1.0 × Pcyc + m1 + m2 + m3	
<del>-</del>	Minimum:	10	11	9.5	9	Ιφ:Εσ
-	Maximum:	11 + 2 (m1 + m2 + m3) + m4	19.5 + 2 (m1 + m2 + m3) + m4	13.5 + 2 (m1 + m2 + m3) + m4	13.0 + 2 (m1 + m2 + m3) + m4	Ιφ:Εσ
Notes: m1-m4	4 are the nι	ımber of state	s needed for t	he following r	nemory acces	ses

m1: SR save (longword write) m2: PC save (longword write)

m3: Vector address read (longword read)

m4: Fetch of first instruction of interrupt service routine

Icyc: I\phi cycle time Ecyc: Eo cycle time

sequence currently being

executed by CPU

Pcyc: Po cycle time

Peripheral modules A: DMAC, REF (BSC)

Peripheral modules B: WDT, FRT, TPU, SCIF, SIOF, SIO, E-DMAC



Rev. 2.00 Mar 09, 2006 pag REJ09

Ιφ:Εφ:Ι Ιφ:Εφ:Ι

seque

interru error e handli Icyc + m3 + ı interru instruc howev may b during instruc execu When an external vector is fetched, the interrupt source can also be cleared when the exvector fetch cycle is detected.




Figure 5.10 IRL3-IRL0 Pin Sampling

Rev. 2.00 Mar 09, 2006 page 194 of 906 REJ09B0292-0200

RENESAS

instruction will be executed before completion of the write operation because of buffer. To ensure that the write operation is completed before the next instruction executed, synchronization is achieved when a read is performed from the same

a. When returning from interrupt handling by means of RTE instruction

following the write.

When the RTE instruction is used to return from interrupt handling, as show 5.11, consider the cycles to be inserted between the read instruction for syn and the RTE instruction, according to the set clock ratio ( $I\phi$ :  $E\phi$ :  $P\phi$ ) and

cycle. IRL3—IRL0 should be negated at least 0.5 Icvc + 1.0 Ecvc + 1.5 Pcvc before

interrupt acceptance becomes possible. For example, if clock ratio  $I\phi : E\phi : P\phi$  is 4 : 2 : 2, at least 5.5 Icyc should be


b. When changing level during interrupt handling When the SR value is changed by means of an LDC instruction and multip

implementation of other interrupts is enabled, also, consider the cycles to b between the synchronization instruction and the LDC instruction as shown 5.12, according to the set clock ratio ( $I\phi : E\phi : P\phi$ ) and external bus cycle.

IRL3-IRL0 should be negated at least 0.5 Icyc + 1.0 Ecyc + 1.5 Pcyc before interrupt acceptance becomes possible.

For example, if clock ratio I\phi: E\phi: P\phi is 4: 2: 2, at least 5.5 Icyc should be

REJ09



W: Write-back ...... Data read from memory is written to register

M: Memory access ...... Memory data access is performed

Figure 5.11 Pipeline Operation when Returning by Means of RTE Instruc




Figure 5.12 Pipeline Operation when Interrupts are Enabled by Means of SR M

When an interrupt source is cleared by the program, pipeline operation must be to ensure that the same interrupt is not implemented again.

Rev. 2.00 Mar 09, 2006 page 196 of 906 REJ09B0292-0200

RENESAS

when the RTE instruction is used to return from interrupt handling, as shown 5.13, consider the cycles to be inserted between the read instruction for syn and the RTE instruction, according to the set clock ratio (I\u03c4 : E\u03c4 : P\u03c4).

The on-chip peripheral interrupt signal should be negated at least 0.5 Icvc

before next interrupt acceptance becomes possible. For example, if clock ratio  $I\phi : E\phi : P\phi$  is 4:2:2, at least 2.5 Icyc should be

b. When changing level during interrupt handling

When the SR value is changed by means of an LDC instruction and multip implementation of other interrupts is enabled, consider the cycles to be inse between the synchronization instruction and the LDC instruction as shown 5.14, according to the set clock ratio ( $I\phi : E\phi : P\phi$ ).

The on-chip peripheral interrupt signal should be negated at least 0.5 Icyc before next interrupt acceptance becomes possible. For example, if clock ratio  $I\phi : E\phi : P\phi$  is 4 : 2 : 2, at least 2.5 Icyc should be

Write completed Next interrupt can be a On-chip peripheral Interrupt clear instruction D Ε Μ write, min. 1 lcyc On-chip peripheral Synchronization instruction D Е M read, min. 1 lcvc D Ε RTE instruction M M D Ε Delay slot instruction




Figure 5.13 Pipeline Operation when Returning by Means of RTE Instru

REJ09



Figure 5.14 Pipeline Operation when Interrupts are Enabled by Means of SR M

In the above figure, the stage in which the instruction fetch occurs cannot be specifi of the mix of DSP instructions in this chip, so instruction fetch F is omitted in most during pipeline operation.

Rev. 2.00 Mar 09, 2006 page 198 of 906 REJ09B0292-0200



This function makes it easy to design a sophisticated self-monitoring debugger, enablished to be debugged with the chip alone, without using an in-circuit emulator.

#### 6.1.1 Features

The UBC has the following features:

- The following can be set as break conditions:
  - Number of break channels: Four (channels A, B, C, and D)

User break interrupts can be generated on independent or sequential conditions channels A, B, C, and D.

- Sequential break settings
  - Channel A  $\rightarrow$  channel B  $\rightarrow$  channel C  $\rightarrow$  channel D
  - Channel  $B \rightarrow$  channel  $C \rightarrow$  channel D
  - Channel  $C \rightarrow$  channel D
- 1. Address: 32-bit masking capability, individual address setting possible (cache internal bus (DMAC, E-DMAC), X/Y bus) 2. Data (channels C and D only,): 32-bit masking capability, individual address s
- possible (cache bus (CPU), internal bus (DMAC, E-DMAC), X/Y bus)
- 3. Bus master: CPU cycle/on-chip DMAC (DMAC, E-DMAC) cycle
- 4. Bus cycle: Instruction fetch/data access
- 5. Read/write
- 6. Operand cycle: Byte/word/longword
- User break interrupt generation on occurrence of break condition

A user-written user break interrupt exception routine can be executed.

- Processing can be stopped before or after instruction execution in an instruction fe
- Break with specification of number of executions (channels C and D only) Settable number of executions: maximum  $2^{12} - 1$  (4095)
- PC trace function

Rev. 2.00 Mar 09, 2006 pag

REJ09






Figure 6.1 Block Diagram of User Break Controller

Rev. 2.00 Mar 09, 2006 page 200 of 906 REJ09B0292-0200

RENESAS

· ·				
Break address mask register BL	BAMRBL	R/W	H'0000	H'FFFFFF26
Break bus cycle register B	BBRB	R/W	H'0000	H'FFFFFF28
Break address register CH	BARCH	R/W	H'0000	H'FFFFFF40
Break address register CL	BARCL	R/W	H'0000	H'FFFFFF42
Break address mask register CH	BAMRCH	R/W	H'0000	H'FFFFFF44
Break address mask register CL	BAMRCL	R/W	H'0000	H'FFFFFF46
Break data register CH	BDRCH	R/W	H'0000	H'FFFFFF50
Break data register CL	BDRCL	R/W	H'0000	H'FFFFFF52
Break data mask register CH	BDMRCH	R/W	H'0000	H'FFFFFF54
Break data mask register CL	BDMRCL	R/W	H'0000	H'FFFFFF56
Break bus cycle register C	BBRC	R/W	H'0000	H'FFFFFF48
Break execution times register C	BETRC	R/W	H'0000	H'FFFFFF58
Break address register DH	BARDH	R/W	H'0000	H'FFFFFF60

**BAMRAL** 

**BBRA** 

**BARBH** 

**BARBL** 

**BARDL** 

**BAMRDH** 

**BAMRDL** 

**BDRDH** 

**BDRDL** 

**BDMRDH** 

**BDMRDL** 

**BAMRBH** 

R/W

R/W

R/W

R/W

R/W

H'0000

H'0000

H'0000

H'0000

H'0000

Dicar addicas illast icquici Ai i

Break address mask register AL

Break address mask register BH

Break bus cycle register A

Break address register BH

Break address register BL

Break address register DL

Break data register DH

Break data register DL

Break address mask register DH

Break address mask register DL

Break data mask register DH

Break data mask register DL

RENESAS

Rev. 2.00 Mar 09, 2006 pag

111 1 1 1 1 1 <del>1 1</del>

H'FFFFF66

H'FFFFF08

H'FFFFFF20

H'FFFFFF22

H'FFFFFF24

H'FFFFF62

H'FFFFF64

H'FFFFF66

H'FFFFFF70

H'FFFFFF72

H'FFFFFF74

H'FFFFFF76

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

REJ09



R/W

R/W

R/W

R/W

R/W

R/W

R/W

H'0000

H'0000

H'0000

H'0000

H'0000

H'0000

H'0000

Branch source register L
Branch destination register H
Branch destination register L

**BRSRL** Undefined H'FFFFF16 **BRDRH** Undefined H'FFFFF18 R

R

16

16

16

Undefined H'FFFFF1A

Notes: 1. Initialized by a power-on reset. Value is retained in standby mode, and is un after a manual reset. 2. Byte access cannot be used.

**BRDRL** 

- 3. Bits SVF and DVF in BRFR are initialized by a power-on reset; the other bits are not initialized.

Rev. 2.00 Mar 09, 2006 page 202 of 906

REJ09B0292-0200



Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
BARAL							
Bit:	15	14	13	12	11	10	9
	BAA15	BAA14	BAA13	BAA12	BAA11	BAA10	BAAS
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	BAA7	BAA6	BAA5	BAA4	BAA3	BAA2	BAA′
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Break address regi	ster A (BA	ARA) cons	sists of two	o 16-bit re	adable/wr	itable regis	sters: b
register AH (BAR	AH) and b	reak addr	ess registe	r AL (BA	RAL). BA	RAH spec	ifies th

half (bits 15 to 0). BARAH and BARAL are initialized to H'0000 by a power-on reset manual reset, their values are undefined.

(bits 31 to 16) of the address used as a channel A break condition, and BARAL specif

BARAH Bits 15 to 0—Break Address A31 to A16 (BAA31 to BAA16): These bits sto half (bits 31 to 16) of the address used as a channel A break condition.

BARAL Bits 15 to 0—Break Address A15 to A0 (BAA15 to BAA0): These bits store half (bits 15 to 0) of the address used as a channel A break condition.

Initial value:

R/W:

Bit:

0

R/W

7

BAA23

0

R/W

6

BAA22

0

R/W

5

BAA21

0

R/W

4

BAA20

0

R/W

3

BAA19

0

R/W

2

BAA18

0

R/W

1

BAA1



Rev. 2.00 Mar 09, 2006 pag REJ09

R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
BAMRAL							
Bit:	15	14	13	12	11	10	9
	BAMA15	BAMA14	BAMA13	BAMA12	BAMA11	BAMA10	BAMAS
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	BAMA7	BAMA6	BAMA5	BAMA4	BAMA3	BAMA2	BAMA1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Break address mas	k register	A (BAMF	RA) consis	ts of two	16-bit read	lable/writa	ble regis
address mask regis	ster AH (B	AMRAH)	and breal	k address i	nask regis	ster AL (B	AMRAI
BAMRAH specific	es which b	its of the l	break addı	ess set in	BARAH a	are to be m	asked, a

5

0

BAMA23 BAMA22 BAMA21 BAMA20 BAMA19 BAMA18 BAMA1

0

3

0

2

0

1

0

BAMRAL specifies which bits of the break address set in BARAL are to be masked. B and BAMRAL are initialized to H'0000 by a power-on reset; after a manual reset, their undefined. BAMRAH Bits 15 to 0—Break Address Mask A31 to A16 (BAMA31 to BAMA16): T

specify whether or not corresponding channel A break address bits 31 to 16 (BAA31 to

set in BARAH are to be masked.

Rev. 2.00 Mar 09, 2006 page 204 of 906

Bit:

0

0

Initial value:

REJ09B0292-0200



Note: n = 31 to 0

### 6.2.3 Break Bus Cycle Register A (BBRA)

Bit:

Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	CPA1	CPA0	IDA1	IDA0	RWA1	RWA0	SZA
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

break conditions: (1) CPU cycle/on-chip DMAC (DMAC, E-DMAC) cycle, (2) instrufetch/data access, (3) read/write, and (4) operand size. BBRA is initialized to H'0000 on reset; after a manual reset, its value is undefined.

Break bus cycle register A (BBRA) is a 16-bit readable/writable register that sets four

Bits 15 to 8—Reserved: These bits are always read as 0. The write value should always

Bits 7 and 6—CPU/DMAC, E-DMAC Cycle Select A (CPA1, CPA0): These bits speed a CPU cycle, or a DMAC or E-DMAC cycle, is to be selected as the bus cycle used as break condition.

Bit 7:	Bit 6:	
CPA1	CPA0	Description
0	0	Channel A user break interrupt is not generated (
	1	CPU cycle is selected as user break condition
1	0	DMAC or E-DMAC cycle is selected as user break condition
	1	CPU, DMAC, or E-DMAC cycle is selected as user break condit

Rev. 2.00 Mar 09, 2006 pag REJ09



1	0	Data access cycle is selected as break condition
	1	Instruction fetch cycle or data access cycle is selected as brea

Bits 3 and 2—Read/Write Select A (RWA1, RWA0): These bits specify whether a read write cycle is to be selected as the bus cycle used as a channel A break condition.

Bit 3: RWA1	Bit 2: RWA0	Description	
0	0	Channel A user break interrupt is not generated	(I
	1	Read cycle is selected as break condition	
1	0	Write cycle is selected as break condition	
	1	Read cycle or write cycle is selected as break condition	
	10.0		

Bits 1 and 0—Operand Size Select A (SZA1, SZA0): These bits select the operand size cycle used as a channel A break condition.

Bit 1: SZA1	Bit 0: SZA0	Description	
0	0	Operand size is not included in break conditions	(Ir
	1	Byte access is selected as break condition	
1	0	Word access is selected as break condition	
	1	Longword access is selected as break condition	
Notes: V	Vhen a brea	ak is to be executed on an instruction fetch, clear the SZA0 bit to	0. /

performed as longword). In the case of an instruction, the operand size is word; in the case of a CPU/DM size is not determined by the bus width of the space accessed.

DMAC data access, it is determined by the specified operand size. Note that the

instructions are regarded as being accessed using word size (instruction fetches

Rev. 2.00 Mar 09, 2006 page 206 of 906 REJ09B0292-0200



R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
BARBL							
Bit:	15	14	13	12	11	10	9
	BAB15	BAB14	BAB13	BAB12	BAB11	BAB10	BAB
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	BAB7	BAB6	BAB5	BAB4	BAB3	BAB2	BAB <sup>2</sup>
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Break address regi	ster B (BA	ARB) cons	sists of two	o 16-bit rea	adable/wri	itable regis	sters: b

Bit:

Initial value:

7

**BAB23** 

0

6

BAB22

0

5

**BAB21** 

0

4

**BAB20** 

0

3

BAB19

0

2

BAB18

0

1

0 R/W

BAB1

half (bits 15 to 0). BARBH and BARBL are initialized to H'0000 by a power-on reset manual reset, their values are undefined.

register BH (BARBH) and break address register BL (BARBL). BARBH specifies the (bits 31 to 16) of the address used as a channel B break condition, and BARBL specif

BARBH Bits 15 to 0—Break Address B31 to B16 (BAB31 to BAB16): These bits sto half (bits 31 to 16) of the address used as a channel B break condition.

BARBL Bits 15 to 0—Break Address B15 to B0 (BAB15 to BAB0): These bits store half (bits 15 to 0) of the address used as a channel B break condition.

RENESAS

Rev. 2.00 Mar 09, 2006 pag

REJ09

Initial value:	0	0	0	0	0	0	0
RW:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
BAMRBL							
Bit:	15	14	13	12	11	10	9
	BAMB15	BAMB14	BAMB13	BAMB12	BAMB11	BAMB10	BAMBS
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	BAMB7	BAMB6	BAMB5	BAMB4	BAMB3	BAMB2	BAMB1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Break address mask regis	ster BH (B	AMRBH)	and breal	address r	nask regis	ter BL (Ba	AMRBL
DAIVINDH Specific	BAMRBH specifies which bits of the break address set in BARBH are to be masked, at						

BAMB23 BAMB22 BAMB21 BAMB20 BAMB19 BAMB18 BAMB1

2

ecifies which bits of the break address set in BARBH are to BAMRBL specifies which bits of the break address set in BARBL are to be masked. B and BAMRBL are initialized to H'0000 by a power-on reset; after a manual reset, their undefined.

BAMRBH Bits 15 to 0—Break Address Mask B31 to B16 (BAMB31 to BAMB16): T specify whether or not corresponding channel B break address bits 31 to 16 (BAB31 to

Rev. 2.00 Mar 09, 2006 page 208 of 906

set in BARBH are to be masked.

Bit:

REJ09B0292-0200



Note: n = 31 to 0

#### 6.2.6 Break Bus Cycle Register B (BBRB)

Bit:

Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	CPB1	CPB0	IDB1	IDB0	RWB1	RWB0	SZB
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Break bus cycle register B (BBRB) is a 16-bit readable/writable register that sets four

R/W

break conditions: (1) CPU cycle/on-chip DMAC (DMAC, E-DMAC) cycle, (2) instru fetch/data access, (3) read/write, and (4) operand size. BBRB is initialized to H'0000 l on reset; after a manual reset, its value is undefined.

Bits 15 to 8—Reserved: These bits are always read as 0. The write value should always

Bits 7 and 6—CPU/DMAC, E-DMAC Cycle Select B (CPB1, CPB0): These bits spec a CPU cycle, or a DMAC or E-DMAC cycle, is to be selected as the bus cycle used as break condition.

CPB1	CPB0	Description
0	0	Channel B user break interrupt is not generated (
	1	CPU cycle is selected as user break condition
1	0	DMAC or E-DMAC cycle is selected as user break condition
	1	CPU, DMAC, or E-DMAC cycle is selected as user break condit

Rev. 2.00 Mar 09, 2006 pag REJ09



	1	0	Data access cycle is selected as break condition					
	-	1	Instruction fetch cycle or data access cycle is selected as break of					
•								
	Bits 3 and	2—Read/V	Vrite Select B (RWB1, RWB0): These bits specify whether a read					

write cycle is to be selected as the bus cycle used as a channel B break condition.

Bit 3: RWB1	Bit 2: RWB0	Description	
0	0	Channel B user break interrupt is not generated	(1
	1	Read cycle is selected as break condition	
1	0	Write cycle is selected as break condition	
	1	Read cycle or write cycle is selected as break condition	
Bits 1 ar	nd 0—Oner	and Size Select B (SZB1_SZB0): These bits select the operand:	size

Bits 1 and 0—Operand Size Select B (SZB1, SZB0): These bits select the operand size cycle used as a channel B break condition.

Bit 1: SZB1	Bit 0: SZB0	Description	
0	0	Operand size is not included in break conditions	(
	1	Byte access is selected as break condition	
1	0	Word access is selected as break condition	
	1	Longword access is selected as break condition	

Notes: When a break is to be executed on an instruction fetch, clear the SZB0 bit to 0. A instructions are regarded as being accessed using word size (instruction fetches

performed as longword). In the case of an instruction, the operand size is word; in the case of a CPU/DM size is not determined by the bus width of the space accessed.

DMAC data access, it is determined by the specified operand size. Note that the

Rev. 2.00 Mar 09, 2006 page 210 of 906 REJ09B0292-0200



Initial value:	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W
BARCL						
Bit:	15	14	13	12	11	10
	BAC15	BAC14	BAC13	BAC12	BAC11	BAC10
Initial value:	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2
	BAC7	BAC6	BAC5	BAC4	BAC3	BAC2
Initial value:	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W
B 1 11 '		D (C)		1 < 1 !		

6

BAC22

5

BAC21

4

BAC20

3

BAC19

2

BAC18

0

1

0

R/W

9 BAC!

0

R/W

1

BAC

0

R/W

BAC<sub>1</sub>

Bit:

7

BAC23

Break address register C (BARC) consists of two 16-bit readable/writable registers: by register CH (BARCH) and break address register CL (BARCL). BARCH specifies the (bits 31 to 16) of the address used as a channel C break condition, and BARCL specif half (bits 15 to 0). The address bus connected to the X/Y memory can also be specifie condition by making a setting in the XYEC bit/XYSC bit in break bus cycle register C When XYEC = 0, BAC31 to BAC0 specify the address. When XYEC = 1, the upper (BAC31 to BAC16) of BARC specify the X address bus, and the lower 16 bits (BAC31 to BAC31) and the lower 16 bits (BAC31) and t specify the Y address bus. BARCH and BARCL are initialized to H'0000 by a powerafter a manual reset, their values are undefined.

Rev. 2.00 Mar 09, 2006 pag

REJ09

Note: \* As an X/Y bus access is always a word access, the values of XAB0 and YAB0 is included in the break condition.

#### 6.2.8 **Break Address Mask Register C (BAMRC)**

## **BAMRCH**

Bit:	15	14	13	12	11	10	9
	BAMC31	BAMC30	BAMC29	BAMC28	BAMC27	BAMC26	BAMC2
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	BAMC23	BAMC22	BAMC21	BAMC20	BAMC19	BAMC18	BAMC1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
BAMRCL							
Bit:	15	14	13	12	11	10	9
	BAMC15	BAMC14	BAMC13	BAMC12	BAMC11	BAMC10	BAMC9
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	BAMC7	BAMC6	BAMC5	BAMC4	BAMC3	BAMC2	BAMC1

0

R/W

Rev. 2.00 Mar 09, 2006 page 212 of 906 REJ09B0292-0200

0

R/W

0

R/W

Initial value:

R/W:

RENESAS

0

R/W

0

R/W

0

R/W

0

R/W

XYEC = 0	Address	Upper 16 bits maskable	Lower 16 bits ma	
XYEC = 1	X address (when XYSC = 0)	Maskable	<del></del>	
	Y address (when XYSC = 1	_	Maskable	

(BAMC31 to BAMC16)

(BAMC15 to BAI

BAMCn	Description
0	Channel C break address bit BACn is included in break condition (
1	Channel C break address bit BACn is masked, and not included in
Note: n = 31 to	0 0

Bit 31 to 0:

Rev. 2.00 Mar 09, 2006 pag

REJO

RENESAS

R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
BDRCL							
Bit:	15	14	13	12	11	10	9
	BDC15	BDC14	BDC13	BDC12	BDC11	BDC10	BDC9
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	BDC7	BDC6	BDC5	BDC4	BDC3	BDC2	BDC1
Initial value:	0	0	0	0	0	0	0
RW:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

5

BDC21

0

4

BDC20

0

3

**BDC19** 

0

2

BDC18

0

1

BDC17

0

Break data register C (BDRC) consists of two 16-bit readable/writable registers: break register CH (BDRCH) and break data register CL (BDRCL). BDRCH specifies the upp (bits 31 to 16) of the data used as a channel C break condition, and BDRCL specifies the half (bits 15 to 0). The data bus connected to the X/Y memory can also be specified as condition by making a setting in the XYEC bit/XYSC bit in break bus cycle register C When XYEC = 1, the upper 16 bits (BDC31 to BDC16) of BDRC specify the X data b lower 16 bits (BDC15 to BDC0) specify the Y data bus.

Bit:

Initial value:

7

BDC23

0

6

BDC22

0

#### 6.2.10 **Break Data Mask Register C (BDMRC)**

15

0

R/W

14

0

R/W

13

0

R/W

## **BDMRCH**

Bit:

R/W:

Initial value:

Bit:	7	6	5	4	3	2	1
	BDMC23	BDMC22	BDMC21	BDMC20	BDMC19	BDMC18	BDMC
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
BDMRCL							
Bit:	15	14	13	12	11	10	9
	BDMC15	BDMC14	BDMC13	BDMC12	BDMC11	BDMC10	BDMC
Initial value:	0	0	0	0	0	0	0
Initial value: R/W:		0 R/W	0 R/W	0 R/W	0 R/W		0 R/W
	0	· ·		•	· ·	0	
	0	· ·		•	· ·	0	
R/W:	0 R/W	R/W	R/W	R/W	R/W	0 R/W	
R/W:	0 R/W 7	R/W 6	R/W 5	R/W 4	R/W 3	0 R/W 2	R/W

Rev. 2.00 Mar 09, 2006 pag

RENESAS

Break data mask register C (BDMRC) consists of two 16-bit readable/writable register data mask register CH (BDMRCH) and break data mask register CL (BDMRCL). BD specifies which bits of the break data set in BDRCH are to be masked, and BDMRCL

12

0

R/W

BDMC31 BDMC30 BDMC29 BDMC28 BDMC27 BDMC26 BDMC

11

0

R/W

10

0

R/W

9

0

R/W

REJ09

XYEC = 1	X data (when XYSC = 0)	Maskable	_
	Y data (when XYSC = 1)	_	Maskable
Bit 31 to 0:			

BDMCn	Description	
0	Channel C break data bit BDCn is included in break condition	(Ir
1	Channel C break data bit BDCn is masked, and not included in	con

Notes: 1. n = 31 to 0

- - 2. When including the data bus value in the break condition, specify the operar
  - 3. When specifying byte size, and using odd-address data as a break condition value in bits 7 to 0 of BDRC and BDMRC. When using even-address data as condition, set the value in bits 15 to 8. The unused 8 bits of these registers h effect on the break condition.

	R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Break bus	cycle reg	sister C (E	BBRC) is a	a 16-bit re	adable/wr	itable regi	ster that se	ets five
break conditions: (1) internal bus (C-bus, I-bus)/X memory bus/Y memory bus), (2) C								
cycle/on-o	chip DMA	C (DMA	C, E-DM	AC) cycle	, (3) instru	iction fetc	h/data acc	ess, (4)

6

CPC0

0

Bit:

Initial value:

CPC1

0

value is undefined.

and (5) operand size. BBRC is initialized to H'0000 by a power-on reset; after a manu

5

IDC1

0

4

IDC<sub>0</sub>

0

3

RWC1

0

RWC0

0

1

SZC

0

Bits 15 to 10—Reserved: These bits are always read as 0. The write value should always Bit 9—X/Y Memory Bus Enable C (XYEC): Selects whether the X/Y bus is used as a

break condition. Bit 9: XYEC Description 0 Cache bus or internal bus is selected as condition for channel C ad

1	X/Y bus is selected as condition for channel C address/data
Bit 8—X	Bus/Y Bus Select C (XYSC): Selects whether the X bus or the Y bus is used

BIT 8: X15C	Description
0	X bus is selected as channel C break condition
1	Y bus is selected as channel C break condition

channel C break condition. This bit is valid only when bit XYEC = 1.

The configuration of bits 7 to 0 is the same as for BBRA.



RENESAS

Rev. 2.00 Mar 09, 2006 pag

REJ09

	ETRC7	ETRC6	ETRC5	ETRC4	ETRC3	ETRC2	ETRC1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						

When a channel C execution-times break condition is enabled (by setting the ETBEC b BRCR), this 16-bit register specifies the number of times a channel C break condition of before a user break interrupt is requested. The maximum value is  $2^{12} - 1$  times. Each tich channel C break condition occurs, the value in BETRC is decremented by 1. After the value reaches H'0001, an interrupt is requested when a break condition next occurs.

As exceptions and interrupts cannot be accepted for instructions in a repeat loop comprimore than three instructions, BETRC is not decremented by the occurrence of a break of for an instruction in such a repeat loop (see 4.6, When Exception Sources Are Not Acc

Bits 15 to 12 are always read as 0, and should only be written with 0.

BETRC is initialized to H'0000 by a power-on reset.

Rev. 2.00 Mar 09, 2006 page 218 of 906

REJ09B0292-0200



BARDL							
Bit	15	14	13	12	11	10	9
	BAD15	BAD14	BAD13	BAD12	BAD11	BAD10	BAD
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1
	BAD7	BAD6	BAD5	BAD4	BAD3	BAD2	BAD
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

5

BAD21

0

R/W

4

BAD20

0

R/W

3

BAD19

0

R/W

2

BAD18

0

R/W

1

0

R/W

BAD1

Bit

Initial value

Read/Write

7

BAD23

0

R/W

6

BAD22

0

R/W

Break address register D (BARD) consists of two 16-bit readable/writable registers: b register DH (BARDH) and break address register DL (BARDL). BARDH specifies the (bits 31 to 16) of the address used as a channel D break condition, and BARDL specif half (bits 15 to 0). The address bus connected to the X/Y memory can also be specifie condition by making a setting in the XYED bit/XYSD bit in break bus cycle register I When XYED = 0, BAD31 to BAD0 specify the address. When XYED = 1, the upper (BAD31 to BAD16) of BARD specify the X address bus, and the lower 16 bits (BAD specify the Y address bus. BARDH and BARDL are initialized to H'0000 by a powerafter a manual reset, their values are undefined.

Rev. 2.00 Mar 09, 2006 pag REJ09

RENESAS

Note: \* As an X/Y bus access is always a word access, the values of XAB0 and YAB0 is included in the break condition.

13

0

R/W

12

0

R/W

BAMD31 BAMD30 BAMD29 BAMD28 BAMD27 BAMD26 BAMD2

11

0

R/W

10

0

R/W

9

0

R/W

### Break Address Mask Register D (BAMRD) 6.2.14

14

0

R/W

15

0

R/W

## **BAMRDH**

Bit:

R/W:

Initial value:

Bit:	7	6	5	4	3	2	1
	BAMD23	BAMD22	BAMD21	BAMD20	BAMD19	BAMD18	BAMD1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
BAMRDL							
Bit:	15	14	13	12	11	10	9
	BAMD15	BAMD14	BAMD13	BAMD12	BAMD11	BAMD10	BAMDS
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	BAMD7	BAMD6	BAMD5	BAMD4	BAMD3	BAMD2	BAMD1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Rev. 2.00 Mar 09, 2006 page 220 of 906 REJ09B0292-0200



XYED = 0	Address	Upper 16 bits maskable	Lower 16 bits mas
XYED = 1	X address (when XYSD = 0)	Maskable	<del></del>
	Y address (when XYSD = 1)	_	Maskable

(BAMD31 to BAMD16)

(BAMD15 to BAM

BAMDn	Description				
0	Channel D break address bit BADn is included in break condition				
1	Channel D break address bit BADn is masked, and not included i				
Note: $n = 31 \text{ to } 0$					

Bit 31 to 0:

Rev. 2.00 Mar 09, 2006 pag REJ09

BDRDL								
	Bit:	15	14	13	12	11	10	9
		BDD15	BDD14	BDD13	BDD12	BDD11	BDD10	BDD9
Initial	value:	0	0	0	0	0	0	0
	R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Bit:	7	6	5	4	3	2	1
		BDD7	BDD6	BDD5	BDD4	BDD3	BDD2	BDD1
Initial	value:	0	0	0	0	0	0	0
	R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Break data	register	D (BDRI	O) consists	s of two 16	5-bit reada	ble/writab	le register	s: break

5

BDD21

0

R/W

4

BDD20

0

R/W

3

BDD19

0

R/W

2

BDD18

0

R/W

1

BDD17

0 R/W

register DH (BDRDH) and break data register DL (BDRDL). BDRDH specifies the up (bits 31 to 16) of the data used as a channel D break condition, and BDRDL specifies the half (bits 15 to 0). The data bus connected to the X/Y memory can also be specified as condition by making a setting in the XYED bit/XYSD bit in break bus cycle register D When XYED = 1, the upper 16 bits (BDD31 to BDD16) of BDRD specify the X data by lower 16 bits (BDD15 to BDD0) specify the Y data bus.

Bit:

R/W:

Initial value:

7

BDD23

0

R/W

6

BDD22

0

R/W



## 6.2.16 Break Data Mask Register D (BDMRD)

14

0

R/W

6

0

13

0

R/W

5

0

12

0

R/W

4

0

BDMD23 BDMD22 BDMD21 BDMD20 BDMD19 BDMD18 BDMD

BDMD31 BDMD30 BDMD29 BDMD28 BDMD27 BDMD26 BDMD

11

0

R/W

3

0

10

0

R/W

2

0

9

0

R/W

1

0

15

0

R/W

7

0

## **BDMRDH**

Bit:

R/W:

Bit:

Initial value:

Initial value:

R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
BDMRDL								
Bit:	15	14	13	12	11	10	9	
	BDMD15	BDMD14	BDMD13	BDMD12	BDMD11	BDMD10	BDMD	
Initial value:	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit:	7	6	5	4	3	2	1	
	BDMD7	BDMD6	BDMD5	BDMD4	BDMD3	BDMD2	BDMD	
Initial value:	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Break data mask register D (BDMRD) consists of two 16-bit readable/writable register data mask register DH (BDMRDH) and break data mask register DL (BDMRDL). BI

RENESAS

*NE>V* 

Rev. 2.00 Mar 09, 2006 pag REJ09

XYED = 1	X data (when XYSD = 0)	Maskable	_
	Y data (when XYSD = 1)	_	Maskable
Bit 31 to 0:	Description		

Upper 16 bits maskable

Lower 16 bits mas

(Ir

## Channel D break data bit BDDn is included in break condition

Data

# 0

XYED = 0

1 Channel D break data bit BDDn is masked, and not included in con-Notes: 1. n = 31 to 0

- - 2. When including the data bus value in the break condition, specify the operar 3. When specifying byte size, and using odd-address data as a break condition value in bits 7 to 0 of BDRD and BDMRD. When using even-address data as condition, set the value in bits 15 to 8. The unused 8 bits of these registers h effect on the break condition.

Rev. 2.00 Mar 09, 2006 page 224 of 906

	R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Break bus	cycle reg	gister D (l	BBRD) is	a 16-bit re	adable/wi	ritable regi	ister that so	ets five
break con	ditions: (1	) interna	l bus (C-b	us, I-bus)/	X memor	y bus/Y m	emory bus	s), (2) C
cycle/on-c	hip DMA	C (DMA	C, E-DM	AC) cycle	, (3) instru	action fetc	h/data acc	ess, (4)

IDD1

0

IDD0

0

RWD1

0

RWD0

0

SZD

0

CPD1

0

Initial value:

CPD0

0

value is undefined.

and (5) operand size. BBRD is initialized to H'0000 by a power-on reset; after a manu

Bits 15 to 10—Reserved: These bits are always read as 0. The write value should always

Bit 9—X/Y Memory Bus Enable D (XYED): Selects whether the X/Y bus is used as a break condition.

Bit 9: XYED	Description
0	Cache bus or internal bus is selected as condition for channel D
1	X/Y bus is selected as condition for channel D address/data

Bit 8—X Bus/Y Bus Select D (XYSD): Selects whether the X bus or the Y bus is used channel D break condition. This bit is valid only when bit XYED = 1.

Bit 8: XYSD	Description	
0	X bus is selected as channel D break condition	
1	Y bus is selected as channel D break condition	

The configuration of bits 7 to 0 is the same as for BBRA.



Rev. 2.00 Mar 09, 2006 pag

REJ09

Initial value:	0	0	0	0	0	0	0
R/W:	R/W						

ETRD7 ETRD6 ETRD5 ETRD4 ETRD3 ETRD2 ETRD1

When a channel D execution-times break condition is enabled (by setting the ETBED beak), this 16-bit register specifies the number of times a channel D break condition of before a user break interrupt is requested. The maximum value is  $2^{12} - 1$  times. Each tich channel D break condition occurs, the value in BETRD is decremented by 1. After the value reaches H'0001, an interrupt is requested when a break condition next occurs.

As exceptions and interrupts cannot be accepted for instructions in a repeat loop compr more than three instructions, BETRD is not decremented by the occurrence of a break of for an instruction in such a repeat loop (see 4.6, When Exception Sources Are Not Acc

Bits 15 to 12 are always read as 0, and should only be written with 0.

BETRD is initialized to H'0000 by a power-on reset.

Rev. 2.00 Mar 09, 2006 page 226 of 906

REJ09B0292-0200

RENESAS

Bit:	15	14	13	12	11	10	9
	CMFCC	CMFPC	ETBEC	_	DBEC	PCBC	_
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	CMFCD	CMFPD	ETBED	_	DBED	PCBD	_
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
The break control register (BRCR) is used to make the following settings:							
1. Setting of indep	pendent ch	nannel mo	de or sequ	ential con	dition mod	de for char	nnels A
2. Selection of pro	2. Selection of pre- or post-instruction-execution break in case of an instruction fetch						
3. Selection of whether the data bus is to be included in the comparison conditions fo							

and D

4. Selection of whether an execution-times break is to be set for channels C and D

Bit:

R/W:

Initial value:

**BRCRL** 

23

**CMFCB** 

0

R/W

22

**CMFPB** 

0

R/W

21

0

R/W

20

SEQ1

0

R/W

19

SEQ0

0

R/W

18

**PCBB** 

0

R/W

17

0

R/W

5. Selection of whether a PC trace is to be executed

BRCR also contains flags that are set when a condition is satisfied. BRCR is initialize H'00000000 by a power-on reset; after a manual reset, its value is undefined.

Rev. 2.00 Mar 09, 2006 pag REJ09

RENESAS

1	Oser break interrupt has been generated by a charmer A CFO (	JyCie
'		

Bit 30—DMAC Condition Match Flag A (CMFPA): This flag is set to 1 when an on-cl bus cycle condition, among the break conditions set for channel A, is satisfied. This fla cleared to 0 (if the flag setting is to be checked again after it has once been set, the flag cleared by a write).

Description
User break interrupt has not been generated by a channel A on-chicycle condition (I
User break interrupt has been generated by a channel A on-chip D condition

(Ir

Bits 29 and 28—Reserved: These bits are always read as 0. The write value should alw

Bit 27: PCTE	Description
0	PC trace is not executed
1	PC trace is executed

Bit 26—PC Break Select A (PCBA): Selects whether a channel A instruction fetch cyc

effected before or after execution of the instruction. Bit 26: PCBA Description

0	Channel A instruction fetch cycle break is effected before instruction
	(Ir
1	Channel A instruction fetch cycle break is effected after instruction e

Bits 25 and 24—Reserved: These bits are always read as 0. The write value should alw

Rev. 2.00 Mar 09, 2006 page 228 of 906

REJ09B0292-0200 RENESAS

	Oser break interrupt has been generated by a channel b CFO cyc
•	

Bit 22—DMAC Condition Match Flag B (CMFPB): This flag is set to 1 when an on-o bus cycle condition, among the break conditions set for channel B, is satisfied. This fl cleared to 0 (if the flag setting is to be checked again after it has once been set, the fla cleared by a write).

DIL 22. CIVIFPD	Description
0	User break interrupt has not been generated by a channel B on-ccycle condition
1	User break interrupt has been generated by a channel B on-chip condition

Bit 21—Reserved: This bit is always read as 0. The write value should always be 0.

Bits 20 and 19—Sequence Condition Select (SEO1, SEO0): These bits select indepen se

		s for channels A, B, C, and D.
Bit 20: SEQ1	Bit 19: SEQ0	Description
0	0	Comparison based on independent conditions for channels A, B (
	1	Channel $C \to D$ sequential condition; channels A and B independent
1	0	Channel B $\rightarrow$ C $\rightarrow$ D sequential condition; channel A independe

Channel A  $\rightarrow$  B  $\rightarrow$  C  $\rightarrow$  D sequential condition

Rev. 2.00 Mar 09, 2006 pag

REJ09

Bits 17 and 16—Reserved: These bits are always read as 0. The write value should alw

Bit 15—CPU Condition Match Flag C (CMFCC): This flag is set to 1 when a CPU bus condition, among the break conditions set for channel C, is satisfied. This flag is not clearly (if the flag setting is to be checked again after it has once been set, the flag must be clearly write).

Bit 15: CMFCC	Description
0	User break interrupt has not been generated by a channel C CPU c condition (Ir
1	User break interrupt has been generated by a channel C CPU cycle
<u> </u>	

Bit 14—DMAC Condition Match Flag C (CMFPC): This flag is set to 1 when an on-ch bus cycle condition, among the break conditions set for channel C, is satisfied. This fla cleared to 0 (if the flag setting is to be checked again after it has once been set, the flag cleared by a write).

	cycle condition	(Ir
1	User break interrupt has been generated by a channel C condition	on-chip DN
Bit 13—Ex	recution-Times Break Enable C (ETBEC): Enables a channel C e	xecution-tii

condition. When this bit is 1, a user break interrupt is generated when the number of br conditions that have occurred equals the number of executions specified by the break e times register (BETRC).

Bit 13: ETBEC	Description			
0	Channel C execution-times break condition is disabled	(1		
1	Channel C execution-times break condition is enabled			

Rev. 2.00 Mar 09, 2006 page 230 of 906 REJ09B0292-0200

Bit 14: CMFPC

Description



User break interrupt has not been generated by a channel C on-chip

Bit 10—PC Break Select C (PCBC): Selects whether a channel C instruction fetch cycleffected before or after execution of the instruction.

BIT 10: PCBC	Description
0	Channel C instruction fetch cycle break is effected before instruction (
1	Channel C instruction fetch cycle break is effected after instruction

Bits 9 and 8—Reserved: These bits are always read as 0. The write value should alwa Bit 7—CPU Condition Match Flag D (CMFCD): This flag is set to 1 when a CPU bus condition, among the break conditions set for channel D, is satisfied. This flag is not conditions.

(if the flag setting is to be checked again after it has once been set, the flag must be clewrite).

Description

Description

Bit 7: CMFCD

Bit 6: CMFPD

0	User break interrupt has not been generated by a channel D CF condition		
1	User break interrupt has been generated by a channel D CPU cyc		
Rit 6—DM	AC Condition Match Flag D (CMFPD): This flag is set to 1 when a DMA		

Bit 6—DMAC Condition Match Flag D (CMFPD): This flag is set to 1 when a DMAC condition, among the break conditions set for channel D, is satisfied. This flag is not c (if the flag setting is to be checked again after it has once been set, the flag must be clewrite).

0	User break interrupt has not been generated by a channel D on-ch cycle condition
1	User break interrupt has been generated by a channel D on-chip C condition



Rev. 2.00 Mar 09, 2006 pag REJ09 Bit 4—Reserved: This bit is always read as 0. The write value should always be 0.

Bit 3—Data Break Enable D (DBED): Selects whether a data bus condition is to be inc channel D break conditions.

Bit 3: DBED	Description	
0	Data bus condition is not included in channel D conditions	(1
1	Data bus condition is included in channel D conditions	

Bit 2—PC Break Select D (PCBD): Selects whether a channel D instruction fetch cycle effected before or after execution of the instruction.

Bit 2: PCBD	Description
0	Channel D instruction fetch cycle break is effected before instruction
	(Ir
1	Channel D instruction fetch cycle break is effected after instruction e

Bits 1 and 0—Reserved: These bits are always read as 0. The write value should always



Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

registers contain flags indicating whether the actual branch addresses (in a branch inst repeat, interrupt, etc.) have been saved in BRSR and BRDR, and a 3-bit pointer indica number of cycles from fetch to execution of the last instruction executed. The BRFR I form a FIFO (first-in first-out) queue for PC trace use. The queue is shifted at each bra

The branch flag registers (BRFR) comprise a set of four 16-bit read-only registers. Th

Bits SVF and DVF are initialized by a power-on reset, but bits PID2 to PID0 are not.

Bit 15—Source Verify Flag (SVF): Indicates whether the address and pointer that ena

branch source address to be calculated have been stored in BRSR. This flag is set whe

instruction at the branch destination address is fetched, and reset when BRSR is read. Bit 15: SVF Description 0 BRSR value is invalid 1 BRSR value is valid

Bits 14 to 12—PID2 to PID0: These bits comprise a pointer that indicates the instruct number of the instruction executed immediately before a branch occurred.

PID2 to PID0	Description
Odd	PID indicates instruction buffer number
Even	PID+2 indicates instruction buffer number

Bits 14 to 12:

Bits 11 to 8, 6 to 0—Reserved: These bits are always read as 0. The write value should 0.



See the PC trace description for the method of executing a PC trace using the branch so registers (BRSR), branch destination registers (BRDR), and branch flag registers (BRF

# 6.2.21 Branch Source Registers (BRSR)

# RRSRH

BRSRH							
Bit:	31	30	29	28	27	26	25
	BSA31	BSA30	BSA29	BSA28	BSA27	BSA26	BSA25
Initial value:	Undefined						
R/W:	R	R	R	R	R	R	R
Bit:	23	22	21	20	19	18	17
	BSA23	BSA22	BSA21	BSA20	BSA19	BSA18	BSA17
Initial value:	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefine
R/W:	R	R	R	R	R	R	R
BRSRL							
Bit:	15	14	13	12	11	10	9
	BSA15	BSA14	BSA13	BSA12	BSA11	BSA10	BSA9
Initial value:	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefine
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	BSA7	BSA6	BSA5	BSA4	BSA3	BSA2	BSA1
Initial value:	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefine

R

Rev. 2.00 Mar 09, 2006 page 234 of 906

R

R

REJ09B0292-0200

R/W:



R

R

R

R

# **BRDRH**

Initial value:

each branch.

Bit:

R/W:

Bit:

31

BDA31

R

23

BDA23

30

BDA30

R

22

BDA22

29

BDA29

R

21

BDA21

28

BDA28

R

20

BDA20

Undefined Undefined Undefined Undefined Undefined Undefined

27

BDA27

R

19

BDA19

26

BDA26

R

18

BDA18

25

R

17

BDA1

BDA2

Initial value:	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefine
R/W:	R	R	R	R	R	R	R
BRDRL							
Bit:	15	14	13	12	11	10	9
	BDA15	BDA14	BDA13	BDA12	BDA11	BDA10	BDA9
Initial value:	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefine
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	BDA7	BDA6	BDA5	BDA4	BDA3	BDA2	BDA1
Initial value:	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefine
R/W:	R	R	R	R	R	R	R
The branch des	stination re	gisters (BF	RDR) comp	prise a set	of four 32-	bit read-or	ıly regis

registers store the branch destination fetch addresses used when performing a PC trace BRDR registers form a FIFO (first-in first-out) queue for PC trace use. The queue is s

The BRDR registers are not initialized by a reset.

Rev. 2.00 Mar 09, 2006 pag

REJ09

RENESAS

break bits in the break data register (BDRC/BDRD), and the data to be masked in the data mask register (BDMRC/BDMRD). Set the break bus conditions in the break bus cycle register (BBRA/BBRB/BBRC/F

be masked in the break address mask register (BAMKA/BAMKB/BAMKC/BAMK

Make three settings—CPU cycle/on-chip DMAC cycle select, instruction fetch/data select, and read/write select—for each of BBRA, BBRB, BBRC, and BBRD. A use interrupt will not be generated for a channel for which any one of these settings is 0 Set the respective conditions in the corresponding BRCR register bits.

- 2. When a set condition is satisfied, the UBC sends a user break interrupt request to the controller (INTC). The CPU condition match flag (CMFCA/CMFCB/CMFCC/CM DMAC condition match flag (CMFPA/CMFPB/CMFPC/CMFPD) is also set for th
  - condition for the respective channel. 3. The INTC determines the priority of the user break interrupt. As the priority level of break interrupt is 15, the interrupt is accepted if the level set in the interrupt mask b
    - in the status register (SR) is 14 or less. If the level set in bits I3 to I0 is 15, the user interrupt is not accepted, but is held pending until it can be. For details of priority
      - determination, see section 5, Interrupt Controller (INTC).
  - 4. If the user break interrupt is accepted after its priority is determined, the CPU begin break interrupt exception handling. 5. Whether a set condition is matched or not can be ascertained from the respective co match flag (CMFCA, CMFPA, CMFCB, CMFPB, CMFCC, CMFPC, CMFCD, or
  - These flags are set by a match with the set condition, but are not reset. Therefore, if of a particular flag is to be checked again, the flag must be cleared by writing 0. When an execution-times break is specified for channel C or D, the CMFCC, CMF

CMFCD, or CMFPD flag is set when the number of executions matches the number

Rev. 2.00 Mar 09, 2006 page 236 of 906

executions specified by BETRC or BETRD.

REJ09B0292-0200

performed when it has been confirmed that the instruction has been fetched and is executed. Consequently, a break cannot be set for an overrun-fetched instruction ( instruction fetched but not executed in the event of a branch or interrupt transition

is set for the delay slot of a delayed branch instruction, or for the instruction follow instruction for which interrupts are prohibited, such as LCD, an interrupt is general execution of the next instruction at which interrupts are accepted.

- 3. With the post-execution condition, an interrupt is generated after execution of the set as the break condition, and before execution of the following instruction. As in break cannot be set for an overrun-fetched instruction. If a break is set for a delayer instruction, or for an instruction for which interrupts are prohibited, such as LCD, is generated before execution of the next instruction at which interrupts are accept
- 4. When an instruction fetch cycle is set for channel C or D, break data register C (B) break data register D (BDRD) is ignored. Therefore, break data need not be set for instruction fetch cycle break.
- 5. When an instruction fetch cycle is set, the start address at which that instruction is should be set for the break. A break will not occur if a different address is set. Also will not occur if the address of the lower word of a 32-bit instruction is set.

Rev. 2.00 Mar 09, 2006 pag

REJ09

# Table 6.2 Data Access Cycle Address and Operand Size Comparison Condition

	·
Longword	Bits 31 to 2 of break address register compared with bits 31 to 2 of $$
Word	Bits 31 to 1 of break address register compared with bits 31 to 1 of
Byte	Bits 31 to 0 of break address register compared with bits 31 to 0 of

This means, for example, that if address H'00001003 is set without specifying a size bus cycles that satisfy the break conditions are as follows (assuming that all other care satisfied):

Longword access at address H'00001000

Word access at address H'00001002

Byte access at address H'00001003

Access Size

3. When data value is included in break condition in channel C

Compared Address Bits

operand size in break bus cycle register C (BBRC). When the data value is included break conditions, a break interrupt is generated on a match of the address condition data condition.

When byte data is specified, set the same data in the two bytes comprising bits 15 to

When the data value is included in the break conditions, specify longword, word, or

When byte data is specified, set the same data in the two bytes comprising bits 15 to 0 in break data register C (BDRC) and break data mask register C (BDMRC). I byte is designated, bits 31 to 16 of BDRC and BDMRC are ignored.

Similar conditions apply when the data value is included in the break conditions for

- so that the saved PC value is the address at which the break occurs.
- 2. When instruction fetch (post-instruction-execution) is set as break condition
  - The program counter (PC) value saved to the stack in user break interrupt exception is the address of the next instruction to be executed after the instruction for which condition matched. In this case, the fetched instruction is executed, and a user brea is generated before execution of the next instruction. However, if a setting is made instruction for which interrupts are prohibited, the break is effected before executi next instruction at which interrupts are accepted, so that the saved PC value is the which the break occurs.
- 3. When data access (CPU/on-chip DMAC) is set as break condition The value saved is the start address of the next instruction after the instruction for execution has been completed when user break exception handling is initiated. When data access (CPU/on-chip DMAC) is set as a break condition, the point at w break is to be made cannot be specified. A break is effected before execution of th

#### 6.3.5 X Memory Bus or Y Memory Bus Cycle Break

about to be fetched around the time of the break data access.

A break condition for an X bus cycle or Y bus cycle can only be specified for channel When XYEC in BBRC or XYED in BBRD is set to 1, break addresses and break data memory bus or Y memory bus are selected. Either the X memory bus or the Y memory be selected with the XYSC bit in BBRC or the XYSD bit in BBRD; the X and Y men cannot both be included in the break conditions at the same time. The break condition to X memory bus cycles or Y memory bus cycles by setting the CPU bus master, data cycle, read or write access, and word operand size or no operand size specification.

When an X memory address is selected as a break condition, specify the X memory ad upper 16 bits of BARC and BAMRC or BARD and BAMRD; when a Y memory add selected, specify the Y memory address in the lower 16 bits of BARC and BAMRC of BAMRD. The same method is used to specify X memory data or Y memory data for I BDMRC or BDRD and BMRD.

> Rev. 2.00 Mar 09, 2006 pag REJ09



C have already been met when the break conditions for channels C and D are met at the time, the conditions for channel D are considered to be met and a break occurs.

Channel B to Channel C to Channel D: When SEQ1 in BRCR is set to 1 and SEQ0 is sequential break occurs when the conditions are met for channel B, channel C, and then D, in that order. This causes the BRCR condition match flag for each channel to be set

If the break conditions for channels B and C are met at the same time, and the condition already been met for channel B, the conditions are considered to be met for channel B. conditions for channel B have already been met when the break conditions for channels are met at the same time, the conditions for channel C are considered to be met.

If the break conditions for channels C and D are met at the same time, and the condition already been met for channel C, the conditions are considered to be met for channel C. conditions for channel C have already been met when the break conditions for channels are met at the same time, the conditions for channel D are considered to be met and a b occurs.

channel C, and then channel D, in that order. This causes the BRCR condition match fl channel to be set to 1. If the break conditions for channels A and B are met at the same time, and the condition

Channel A to Channel B to Channel C to Channel D: When SEQ1 in BRCR is set to SEQ0 is set to 1, a sequential break occurs when the conditions are met for channel A,

already been met for channel A, the conditions are considered to be met for channel A. conditions for channel A have already been met when the break conditions for channels are met at the same time, the conditions for channel B are considered to be met.

If the break conditions for channels B and C are met at the same time, and the condition already been met for channel B, the conditions are considered to be met for channel B. conditions for channel B have already been met when the break conditions for channels are met at the same time, the conditions for channel C are considered to be met.

Rev. 2.00 Mar 09, 2006 page 240 of 906

REJ09B0292-0200



break bus cycle register) instruction fetch, a break occurs and the BRCR condition ma set to 1.

Bus X or bus Y may be selected in the sequential break setting, and it is also possible number of executions as a brake condition. For example, if an execution-times break in channels C and D, a user break interrupt will be issued if, after the execution-times se set in BETRC has occurred, the execution-times condition set in BETRD for channel

#### 6.3.7 **PC Traces**

(branch instruction, repeat, or interrupt) occurs the address that enables the branch address to be calculated and the branch destination address are stored in the branch register (BRSR) and branch destination register (BRDR). The address stored in BI branch destination instruction fetch address. The address stored in BRSR is the las fetch address prior to the branch. A pointer indicating the relationship to the instru executed immediately before the branch is stored in the branch flag register (BRFI

1. A PC trace is started by setting the PC trace enable bit (PCTE) to 1 in BRCR. Who

2. The address of the instruction executed immediately before the branch occurred ca calculated from the address stored in BRSR and the pointer stored in BRFR. Design address stored in BRSR as BSA, the pointer stored in BRFR as PID, and the addre

the branch as IA, then IA is found from the following equation:

$$I \Delta = RS\Delta - 2 \vee PI$$

 $IA = BSA - 2 \times PID$ Caution is necessary if an interrupt (branch) occurs before the instruction at the branch destination is executed. In the case illustrated in figure 6.2., the address of instruct executed immediately before the branch, is calculated from the equation IA = BSA However, if branch "branch" is a delayed branch instruction with a delay slot and

destination is a 4n+2 address, branch destination address "Dest" specified by the b instruction is stored directly in BRSR. In this case, therefore, equation IA = BSA not applied, and PID is invalid. BSA is at a 4n+2 boundary in this case only, categ shown in table 6.3.

REJ09



Int: interrupt routine

Figure 6.2 When Interrupt Occurs before Branch Instruction Is Execut

Table 6.3 RSA Values Stored in Exception Handling before Execution of Branch

Table 6.3 BSA Values Stored in Exception Handling before Execution of Branc Destination Instruction

Branch	Branch Destination (Dest)	BSA	Branch Source Address Calculable of BRSR and BRFR	
Delay	4n	4n	Exec = IA = BSA – 2 × PID	
	4n + 2	4n + 2	Dest = BSA	
No delay	4n or 4n + 2	4n	Exec = $IA = BSA - 2 \times PID$	

equations in the table do not take this into account. Therefore, the calculation can b using the values of BSA stored in BRSR and PID stored in BRFR.

3. The location indicated by the address before branch occurrence, IA, differs according to the contraction of the contraction o

If PID is an odd number, the value incremented by 2 indicates the instruction buffer

- kind of branch.

  a. Branch instruction: Branch instruction address
  - h. Dancet lane: 2nd instruction from last in remost las
  - b. Repeat loop: 2nd instruction from last in repeat loop

```
Repeat_Start: inst (1); \rightarrow BRDR inst(2); :
```

inst (n);

c. Interrupt: Instruction executed immediately before interrupt

The address of the first instruction in the interrupt routine is stored in BRDR.

In a repeat loop consisting of no more than three instructions, an instruction fetch of generated. As the branch destination address is unknown, a PC trace cannot be perf

Rev. 2.00 Mar 09, 2006 page 242 of 906

REJ09B0292-0200

Repeat End:



inst (n-1);  $\rightarrow$  Address calculated from BRSR and E

A. Regi	•	BARA = H'00000404 / BAMRA = H'000000000 / BBRA = H'00
		BARB = H'00003080 / BAMRB = H'0000007F / BBRB = H'0000007F / BBRB = H'00000007F / BBRB = H'000000007F / BBRB = H'0000000007F / BBRB = H'00000000000000000000000000000000000
		BARC = H'00008010 / BAMRC = H'000000006 / BBRC = H'0000000000 / BBRC = H'00000000000 / BBRC = H'00000000000000000000000000000000000
		BDRC = H'000000000 / BDMRC = H'000000000
		BARD =H'0000FF04 / BAMRD = H'00000000 / BBRD = H'00
		BDRD = H'000000000 / BDMRD = H'000000000
		BRCR = H'04000400
G .	11.1	
Set o	conditions:	All channels independent
		Channel A: Address: H'00000404; address mask: H'000000

Bus cycle: CPU, instruction fetch (post-execution read (operand size not included in con-Channel B: Address:

H'00003080; address mask: H'000000 Bus cycle: CPU, instruction fetch (pre-execution) read (operand size not included in con-

Channel C: Address:

H'00008010; address mask: H'000000

Data:

H'00000000; data mask: H'00000000 Bus cycle: CPU, instruction fetch (post-execution read (operand size not included in con-H'0000FF04; address mask: H'000000

Channel D: Address: Data:

A user break interrupt is generated after execution of the instruction at address H'C

H'00000000; data mask: H'00000000 Bus cycle: CPU, instruction fetch (pre-execution) read (operand size not included in con-

before execution of instructions at addresses H'00003080 to H'000030FF, after exe instructions at addresses H'00008010 to H'00008016, or before execution of the in address H'0000FF04.

Channel A: Address: H'00027128; address mask: H'0000000

Bus cycle: CPU, instruction fetch (pre-execution),

Channel B: Address: H'00031415; address mask: H'0000000

Bus cycle: CPU, instruction fetch (pre-execution), read (operand size not included in cond

Channel C: Address: H'00037226; address mask: H'0000000 Data: H'00000000; data mask: H'00000000

Bus cycle: CPU, instruction fetch (pre-execution), Channel D: Address: H'0003722E; address mask: H'0000000 H'00000000; data mask: H'00000000 Data:

Bus cycle: CPU, instruction fetch (pre-execution),

On channel A, a user break interrupt is not generated as an instruction fetch is not a cvcle. On channel B, a user break interrupt is not generated as an instruction fetch is perfo

execution of the instruction at address H'0003722E following execution of the instr

BDRC = H'000000000 / BDMRC = H'000000000

BDRD = H'000000000 / BDMRD = H'000000000

even address. A user break interrupt is generated by a channel C and D sequential condition matc

address H'00037226.

C. Register settings: BBRA = H'0000

BBRB = H'0000

BARC = H'00037226 / BAMRC = H'000000000 / BBRC = H'005

BRCR = H'00080000

Rev. 2.00 Mar 09, 2006 page 244 of 906

REJ09B0292-0200

RENESAS

BARD = H'0003722E / BAMRD = H'000000000 / BBRD = H'00

Channel D: Address: H'0003722E; address mask: H'000000 H'00000000; data mask: H'00000000 Data:

Bus cycle: CPU, instruction fetch (pre-execution)

As the channel C break condition is a write cycle, the condition is not matched, an sequential conditions are not satisfied, a user break interrupt is not generated.

**D.** Register settings: BBRA = H'0000

BRCR = H'00102020 / BETRC = H'0005 / BETRD = H'000A

BDRC = H'000000000 / BDMRC = H'000000000

BDRD = H'000000000 / BDMRD = H'000000000

Channel A: Not used

Channel B: Address:

Data:

H'00000500; address mask: H'000000

Data:

H'00000000; data mask: H'00000000

Bus cycle: CPU, instruction fetch (pre-execution)

Channel C: Address: H'00000A00; address mask: H'000000 H'00000000; data mask: H'00000000

Bus cycle: CPU, instruction fetch (pre-execution) Execution-times break enabled (5 times)

Channel D: Address: H'00001000; address mask: H'00000000

H'00000000; data mask: H'00000000 Bus cycle: CPU, instruction fetch (pre-execution) Execution-times break enabled (10 times)

RENESAS

Rev. 2.00 Mar 09, 2006 pag REJ09 BDRC = H'0000A512 / BDMRC = H'000000000BARD = H'1001E000 / BAMRD = H'FFFF0000 / BBRD = H'03

BDRD = H'00004567 / BDMRD = H'000000000BRCR = H'00000808

Set conditions: All channels independent

Channel A: Address: H'00123456; address mask: H'0000000 Bus cycle: CPU, data access, read (operand size no in conditions)

Bus cycle: CPU, data access, read, word

Bus cycle: CPU, data access, write, word

Bus cycle: CPU, data access, write, word

Channel C: Address: H'000ABCDE; address mask: H'00000000

Channel D: Y address: H'1001E000; address mask: H'FFFF000

H'01000000; address mask: H'0000000

H'0000A512; data mask: H'00000000

H'00004567; data mask: H'00000000

Data:

Data:

word read at address H'00123456, or a byte read at address H'00123456.

address from H'000ABC00 to H'000ABCFE.

address H'1001E000 in Y memory space.

Rev. 2.00 Mar 09, 2006 page 246 of 906

REJ09B0292-0200

Channel B: Address:

On channel A, a user break interrupt is generated by a longword read at address H'C

On channel B, a user break interrupt is generated by a word read at address H'01000

On channel C, a user break interrupt is generated when H'A512 is written by word a

On channel D, a user break interrupt is generated when H'4567 is written by word a

RENESAS

Set conditions: All channels independent

Channel A: Address: H'00314156; address mask: H'0000000

Bus cycle: DMAC, instruction fetch, read (operar

included in conditions)

Channel B: Not used

at 1 a 27

Channel C: Not used

Channel D: Address:

Data: H'00007878; data mask: H'00000F0F Bus cycle: DMAC, data access, write, byte

H'00055555; address mask: H'000000

Bus cycle: DMAC, data access, write, byte

On channel D, a user break interrupt is generated when the DMAC writes H'7\* (\*:

On channel A, a user break interrupt is not generated as an instruction fetch is not a DMAC cycle.

is written by byte access to address H'00055555.

# 6.3.9 Usage Notes

- 1. UBC registers can be read and written to only by the CPU.
- 2. Note the following concerning sequential break specifications:
- a. As the CPU has a pipeline structure, the order of instruction fetch cycles and n
  - cycles is determined by the pipeline. Therefore, a break will occur if channel c matches in the bus cycle order satisfy the sequential condition.
  - b. If, of the channels included in a sequential condition, the channel bus cycle conconstituting the first break conditions of adjacent channels are specified as a probreak (PCB bit cleared to 0 in BRCR) and an instruction fetch (designated by the cycle register), note that when the bus cycle conditions for the two channels are simultaneously, a break is effected and the BRCR condition match flags are se

is matched again in the UBC during execution of the exception service routine, exc handling for that break will be executed when the interrupt request mask value in S 14 or below. Therefore, when masking addresses and setting an instruction fetch/po execution condition to perform step-execution, ensure that an address match does n

during execution of the UBC's exception service routine. 5. Note the following when specifying an instruction in a repeat loop that includes a re instruction as a break condition.

When an instruction in a repeat loop is specified as a break condition:

- a. A break will not occur during execution of a repeat loop comprising no more the
- instructions. b. When an execution-times break is set, an instruction fetch from memory will no
- during execution of a repeat loop comprising no more than three instructions. Consequently, the value in the break execution times register (BETRC or BETR be decremented.
- 6. Do not execute a branch instruction immediately after reading a PC trace register (F BRSR, or BRDR).
- 7. If CPU and DMAC bus cycles are set as break conditions when an execution-times been set, BETR will only be decremented once even if CPU and DMAC condition occur simultaneously.
- 8. UBC and H-UDI are used by the emulator. For this reason, the operation of UBC at may differ in some cases between the emulator and the actual device. If UBC and H not used on the user's system, no register setting should be performed.

### 7.1.1 Features

The BSC has the following features:

- Address space is managed as five spaces
  - Maximum linear 32 Mbytes for each of the address spaces CS0 to CS4
  - Memory type (DRAM, synchronous DRAM, burst ROM, etc.) can be specified space.
  - Bus width (8, 16, or 32 bits) can be selected for each space.
  - Wait state insertion can be controlled for each space.
  - Control signals are output for each space.

# • Cache

- Cache area and cache-through area can be selected by access address.
- In cache access, in the event of a cache access miss 16 bytes are read consecut byte units to fill the cache. Write-through mode/write-back mode can be select writes.
- In cache-through access, access is performed according to access size.

## Refresh

- Supports <del>CAS</del>-before-<del>RAS</del> refresh (auto-refresh) and self-refresh.
- Refresh interval can be set by the refresh counter and clock selection.
- Intensive refreshing by means of refresh count setting (1, 2, 4, 6, or 8)

### Direct interface to DRAM

- Row/column address multiplex output.
- Burst transfer during reads, fast page mode for consecutive accesses.
- TP cycle generation to secure  $\overline{RAS}$  precharge time.
- EDO mode
- Direct interface to synchronous DRAM
  - Row/column address multiplex output.

Rev. 2.00 Mar 09, 2006 pag

, 2006 paç REJ0!



Rev. 2.00 Mar 09, 2006 page 250 of 906 REJ09B0292-0200

RENESAS




Figure 7.1 BSC Block Diagram

Rev. 2.00 Mar 09, 2006 pag

REJ09



BS	0	Hi-Z	Indicates start of bus cycle or monitor. With the basic int (device interfaces except for DRAM, synchronous DRAM asserted for a single clock cycle simultaneous with addr. The start of the bus cycle can be determined by this sign
CS0-CS4	0	Hi-Z	Chip select. $\overline{\text{CS3}}$ is not asserted when the CS3 space is space
RD/WR	0	Hi-Z	Read/write signal. Signal that indicates access cycle directly (read/write). Connected to WE pin when DRAM/synchro DRAM is connected
RAS	0	Hi-Z	RAS pin for DRAM/synchronous DRAM
CAS/OE	0	Hi-Z	Open when using DRAM
			Connected to $\overline{\text{OE}}$ pin when using EDO RAM
			Connected to $\overline{\text{CAS}}$ pin when using synchronous DRAM
RD	0	Hi-Z	Read pulse signal (read data output enable signal). Nor connected to the device's $\overline{OE}$ pin; when there is an exte buffer, the read cycle data can only be output when this low
WAIT	I	Don't care	Hardware wait input
BRLS	I	1	Bus release request input
BGR	0	0	Bus grant output
CKE	0	0	Synchronous DRAM clock enable control. Signal for sup synchronous DRAM self-refresh
IVECF	0	0	Interrupt vector fetch
DREQ0	I	1	DMA request 0
DACK0	0	0	DMA acknowledge 0
Rev. 2.00 REJ09B02		9, 2006 page 00	252 of 906  RENESAS

DITS

32-bit data bus. When reading or writing a 16-bit width a

D15-D0; when reading or writing a 8-bit width area, use With 8-bit accesses that read or write a 32-bit width area output the data via the byte position determined by the lo

address bits of the 32-bit bus

D31-D0

I/O

Hi-Z

CAS0	0	Hi-Z	When DRAM is used, corbyte (D7–D0)	nnected to CAS pin for the leas
STATSO,	10	0	Bus master identification	00: CPU 01: DMAC 10: E-DMAC 11: Other
BUSHIZ	I	I	_	on with WAIT signal to place be impedance state without the e
Note: Hi-Z: High impedance		h impedance	cycle.	

When synchronous DRAM is used, connected to DQM

second byte (D23-D16). For ordinary space, indicates

When synchronous DRAM is used, connected to DQM

third byte (D15-D8). For ordinary space, indicates writing

When synchronous DRAM is used, connected to DQM

least significant byte (D7-D0). For ordinary space, indic

When DRAM is used, connected to CAS pin for the mo

When DRAM is used, connected to  $\overline{CAS}$  pin for the sec

When DRAM is used, connected to CAS pin for the thir

Rev. 2.00 Mar 09, 2006 pag

REJ09

DQMUL/

DQMLU/

DQMLL/

WE2

WE<sub>1</sub>

WE0

CAS<sub>3</sub>

CAS<sub>2</sub>

CAS<sub>1</sub>

0

0

0

0

0

0

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Hi-Z

second byte

third byte

to the least significant byte

RENESAS

byte (D31-D24)

(D23-D16)

D8)

write data is H'A55A; no other writes are performed. Initialize the reserved bits.

**Initialization Procedure:** Do not access a space other than CS0 until the settings for the to memory are completed.

R/W

R/W

R/W

H'03F0

H'0000

Abbr.

BCR1

Initial Value Address\*1

Ac

H'FFFFFE0 16

H'FFFFFFF8 16

**Table 7.2** Register Configuration

Name

Bus control register 1

Bus control register 2	BCR2	R/W	H'00FC	H'FFFFFFE4 16
Bus control register 3	BCR3	R/W	H'0F00	H'FFFFFFC 16
Wait control register 1	WCR1	R/W	H'AAFF	H'FFFFFE8 16
Wait control register 2	WCR2	R/W	H'000B	H'FFFFFC0 16
Wait control register 3	WCR3	R/W	H'0000	H'FFFFFFC4 16
Individual memory control register	MCR	R/W	H'0000	H'FFFFFFEC 16
Refresh timer control/status register	RTCSR	R/W	H'0000	H'FFFFFF0 16
Refresh timer counter	RTCNT	R/W	H'0000	H'FFFFFFF4 16

**RTCOR** 

Notes: 1. This address is for 32-bit accesses; for 16-bit accesses add 2.

2. 16-bit access is for read only.

Refresh time constant register

Rev. 2.00 Mar 09, 2006 page 254 of 906 REJ09B0292-0200

RENESAS

The chip has 16-kbyte RAM as on-chip memory. The on-chip RAM is divided into an a Y area, which can be accessed in parallel with the DSP instruction. See the *SH-1/SH Programming Manual* for more information.

There are several spaces for cache control. These include the associative purge space purges, address array read/write space for reading and writing addresses (address tags array read/write space for forced reads and writes of data arrays.

Table 7.3 Address Map

H'22000000-H'23FFFFF

Address	Space	Memory
H'00000000—H'01FFFFF	CS0 space, cache area	Ordinary space or burst ROM
H'02000000-H'03FFFFF	CS1 space, cache area	Ordinary space
H'04000000-H'05FFFFF	CS2 space, cache area	Ordinary space or synchronous DRAM*2
H'06000000-H'07FFFFF	CS3 space, cache area	Ordinary space, synchronous DRAM* <sup>2</sup> , or DRAM
H'08000000-H'09FFFFF	CS4 space, cache area	Ordinary space (I/O device)
H'0A000000-H'0FFFFFF	Reserved*1	
H'10000000-H'1000DFFF	Reserved*1	
H'1000E000-H'1000EFFF	On-chip X RAM area	
H'1000F000-H'1001DFFF	Reserved*1	
H'1001E000-H'1001EFFF	On-chip Y RAM area	
H'1001F000-H'1FFFFFF	Reserved*1	
H'20000000-H'21FFFFF	CS0 space, cache-through area	Ordinary space or burst ROM

CS1 space, cache-through

area

Ordinary space

H'4000000-H'49FFFFF Associative purge space Reserved\*1 H'4A000000-H'5FFFFFF H'60000000-H'7FFFFFF Address array, read/write space Reserved\*1 H'80000000-H'BFFFFFF H'C0000000-H'C0000FFF Data array, read/write space Reserved\*1 H'C0001000-H'DFFFFFF

Reserved

Reserved\*1 H'E0000000-H'FFFEFFF For setting synchronous

H'FFFF0000-H'FFFF0FFF DRAM mode H'FFFF1000-H'FFFF7FFF Reserved\*1

HZAUUUUUU—H3FFFFFF

H'FFFF8000-H'FFFF8FFF For setting synchronous

DRAM mode

H'FFFFC000-H'FFFFBFFF Reserved\*1

H'FFFFC00-H'FFFFFFF On-chip peripheral modules

Notes: 1. Do not access reserved spaces, as operation cannot be guaranteed.

Bank-active mode is supported for CS3 space synchronous DRAM access.

2. Bank-active mode is not supported for CS2 space synchronous DRAM acce precharge mode is always used.

Rev. 2.00 Mar 09, 2006 page 256 of 906 REJ09B0292-0200 RENESAS

Init

R/W:

Bit:

7 6 A1LW1 A1LW0

R

A0LW1

R/W

A0LW0

4

R/W

R/W

3

A4EN

R/W

1

DRAI

R/W

R

2

DRAM2

0

DIAN 1 1 tial value: 1 1 R/W: R/W R/W R/W R/W R/W R/W

Initialize the ENDIAN, BSTROM, PSHR, and DRAM2–DRAM0 bits after a power-of

R/W

5

do not change their values thereafter. To change other bits by writing to them, write the value as they are initialized to. Do not access any space other than CS0 until the regist initialization ends.

Bit 15—Reserved: This bit is always read as 0. The write value should always be 0.

Bits 14 and 13—Long Wait Specification for Area 4 (A4LW1, A4LW0): From 3 to 14 are inserted in CS4 space accesses when the wait control bits (W41, W40) in wait con 2 (WCR2) are set as long wait (i.e., are set to 11) (see table 7.4).

Bit 12—Endian Specification for Area 2 (A2ENDIAN): In big-endian format, the MS data is the lowest byte address and byte data goes in order toward the LSB. For little-e format, the LSB of byte data is the lowest byte address and byte data goes in order to MSB. When this bit is 1, the data is rearranged into little-endian format before transfe

CS2 space is read or written to. It is used when handling data with little-endian process running programs written with conscious use of little-endian format.

Bit 12: A2ENDIAN	Description
0	Big-endian
1	Little-endian

Rev. 2.00 Mar 09, 2006 pag REJ09

Bits 9 and 8—Long Wait Specification for Areas 2 and 3 (AHLW1, AHLW0): When the memory interface setting is made for CS2 and CS3, from 3 to 14 wait cycles are inserted CS3 accesses when the bits specifying the respective area waits in the wait control bits W20 or W31, W30) in wait control register 1 (WCR1) are set as long waits (i.e., are set table 7.4).

Bits 7 and 6—Long Wait Specification for Area 1 (A1LW1, A1LW0): From 3 to 14 ware inserted in area 1 accesses when the wait control bits (W11, W10) in wait control re (WCR1) are set as long wait (i.e., are set to 11) (see table 7.4).

Bits 5 and 4—Long Wait Specification for Area 0 (A0LW1, A0LW0): When the basic

interface setting is made for CS0, from 3 to 14 wait cycles are inserted in CS0 accesses wait control bits (W01, W00) in wait control register 1 (WCR1) are set as long wait (i.e. 11) (see table 7.4).

Bit 3—Endian Specification for Area 4 (A4ENDIAN): In big-endian mode, the most significant of the set of the control of

Bit 3—Endian Specification for Area 4 (A4ENDIAN): In big-endian mode, the most sit byte (MSB) is the lowest byte address, and byte data is aligned in order toward the least byte (LSB). In little-endian mode, the LSB is the lowest byte address, and byte data is a order toward the MSB. When this bit is set to 1, data in read/write accesses to the CS4 rearranged into little endian order before being transferred. This is used for data exchar

little-endian processor or when executing a program written with awareness of little-en

Bit 3: A4ENDIAN	Description
0	Big endian
1	Little endian
-	

1	0	0	CS2 is synchronous DRAM space, CS3 is ordinary
		1	CS2 and CS3 are synchronous DRAM spaces
	1	0	Reserved (do not set)
		1	Reserved (do not set)

Wait Values Corresponding to BCR1 and BCR3 Register Settings (A

spa

AnLW2	AnLW1	AnLW0	Wait Value	
0	0	0	3 cycles inserted	
		1	4 cycles inserted	
	1	0	5 cycles inserted	
		1	6 cycles inserted	
1	0	0	8 cycles inserted	
		1	10 cycles inserted	
	1	0	12 cycles inserted	
		1	14 cycles inserted	(
Note: n =	0 to 4			

**Table 7.4** 

BCR3

AHLW2, AHLW1, and AHLW0 are common to CS2 and CS3.

BCR1

Rev. 2.00 Mar 09, 2006 pag

REJ0

The CS0 space bus size specification is set with pins MD4 and MD3. See section 3 Bus Width of the CS0 Area, for details.						
	Bits 15 to 10—Reserved: These bits are always read as 0. The write value should always 15 and 8—Bus Size Specification for Area 4 (CS4) (A4SZ1, A4SZ0)					
	Bit 9: A4SZ1 Bit 8: A4SZ0 Description					

A2SZ1

1

R/W

A2SZ0

1

R/W

3

A1SZ1

1

R/W

A1SZ0

1

R/W

0

R

DIL 3. A4021	DIL 0. A-020	Description
0	0	Longword (32-bit) size
	1	Byte (8-bit) size
1	0	Word (16-bit) size
	1	Longword (32-bit) size
Bits 7 and 6—B	us Size Specification	on for Area 3 (CS3) (A3SZ1, A3SZ0). Effective of

ordinary space is set.

Bit 7: A3SZ1	Bit 6: A3SZ0	Description	
0	0	Reserved (do not set)	
	1	Byte (8-bit) size	
1	0	Word (16-bit) size	
	1	Longword (32-bit) size	11)

Rev. 2.00 Mar 09, 2006 page 260 of 906 REJ09B0292-0200

Bit:

R/W:

Initial value:

A3SZ1

1

R/W

A3SZ0

1

R/W

RENESAS

Bits 3 and 2—Bus Size Specification for Area 1 (CS1) (A1SZ1, A1SZ0)

14

0

Bit 3: A1SZ1	Bit 2: A1SZ0	Description
0	0	Reserved (do not set)
	1	Byte (8-bit) size
1	0	Word (16-bit) size
	1	Longword (32-bit) size

Bits 1 and 0—Reserved: These bits are always read as 0. The write value should always

# 7.2.3 Bus Control Register 3 (BCR3)

15

0

Bit:

Initial value:

R/W:	R	R	R	R	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	DSWW1	DSWW0	_	_	_	BASEL	EDO
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R	R	R/W	R/W

13

0

12

0

11

A4LW2

1

10

AHLW2

1

9

1

A1LV

Initialize the BASEL, EDO, and BWE bits after a power-on reset and do not write to thereafter. To change other bits by writing to them, write the same value as they are in Do not access any space other than CS0 until the register initialization ends.

Bits 15 to 12—Reserved bits: These bits are always read as 0. The write value should

RENESAS

Rev. 2.00 Mar 09, 2006 pag REJ09


Bit /: DSWW1	BIL 6: D2MM0	Description	
0	0	0 waits	(Ir
	1	1 wait	
1	0	2 waits	
	1	Reserved (do not set)	
-			

Bits 5 to 3—Reserved bits: These bits are always read as 0. The write value should alw

Bit 2—Number of Banks Specification when Using 64M Synchronous DRAM (BASE

64M synchronous DRAM is specified by AMX2-AMX0 in MCR, the number of banks

specified.

Bit 2: BASEL Description

Bit 2: BASEL	Description
0	4 banks
1	2 banks

(Ir

Bit 1—EDO Mode Specification (EDO): Enables EDO mode to be specified when DR specified for CS3 space.

Bit 1: EDO	Description	
0	High-speed page mode	(
1	EDO mode	

/ <b>.</b> 2.4	Wait	Control	Register	I (WC	KI)
----------------	------	---------	----------	-------	-----

15

**IW31** 

1

R/W

14

IW30

0

R/W

Bit:

R/W:

Initial value:

Bit:	7	6	5	4	3	2	1
	W31	W30	W21	W20	W11	W10	W0,
Initial value:	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Do not access a spa-	ce other th	nan CS0 u	ntil the set	ttings for i	register in	itialization	are co

13

**IW21** 

1

R/W

12

**IW20** 

0

R/W

11

IW11

1

R/W

10

**IW10** 

0

R/W

9

IW0

1

R/W

Bits 15 to 8—Idles between Cycles for Areas 3 to 0 (IW31–IW00): These bits specify inserted between consecutive accesses to different CS spaces. Idles are used to preven

conflict between ROM or the like, which is slow to turn the read buffer off, and fast n I/O interfaces. Even when access is to the same space, idle cycles must be inserted wh access is followed immediately by a write access. The idle cycles to be inserted comp specification for the previously accessed space. The set values below show the minim of idle cycles; more cycles than indicated by the Idles between Cycles setting may act inserted.

IW31, IW21, IW11, IW01	IW30, IW20, IW10, IW00	Description
0	0	No idle cycle
	1	One idle cycle inserted
1	0	Two idle cycles inserted
	1	Four idle cycles inserted

Rev. 2.00 Mar 09, 2006 pag REJ09

		register 1, 3 (BCR1, BCR3). External wait input (I
• When CS3 is and W30	is DRAM, the numb	er of CAS assert cycles is specified by wait control
Bit 7: W31	Bit 6: W30	Description
0	0	1 cycle

External wait input enabled with two waits

Complies with the long wait specification of bus

0 3 cycles

1 Reserved (do not set)

When external wait mask bit A3WM in WCR2 is 0 and the number of CAS assert of

2 cycles

When CS2 or CS3 is synchronous DRAM, CAS latency is specified by wait contro and W30, and W21 and W20, respectively
 W31, W21
 W30, W20
 Description

1	0	3 cycles
	1	4 cycles

1 cycle

2 cycles

With synchronous DRAM, external wait input is ignored regardless of any setting.

Rev. 2.00 Mar 09, 2006 page 264 of 906 REJ09B0292-0200

1

1

0

1

1

0

to 2 or more, external wait input is enabled.

Initial value:	0	0	0	0	1	0	1
R/W:	R	R	R	R	R/W	R/W	R/W

IW41

**IW40** 

W4

Bits 15 and 14—Number of External Waits Specification for Area 4 (A4WD1, A4WI bits specify the number of cycles between acceptance of CS4 space external wait negatives or WEn negation.

Bit 15: A4WD1	Bit 14: A4WD0	Description	
0	0	1 cycle	(
	1	2 cycles	
1	0	4 cycles	
	1	Reserved (do not set)	

Bits 12 to 8—External Wait Mask Specification for Areas 0 to 4 (A4WM–A0WM): enable waits to be masked for CS spaces 0 to 4. When a value other than 00 is set in the control bits for CS spaces 0 to 4 (W41–W00), external wait input can be enabled, but input can be masked by setting these bits to 1. With synchronous DRAM, external wa

ignored regardless of the settings.

Bit 13—Reserved bit. This bit is always read as 0. The write value should always be 0

Rev. 2.00 Mar 09, 2006 pag

REJ09

			·
1	Don't care	Don't care	External wait input ignored

Bits 3 and 2—Idles between Cycles for Area 4 (IW41, IW40): These bits specify idle c inserted between cycles in CS4 in the same way as for CS 0 to 3. The set values below

Bits 7 to 4—Reserved bits: These bits are always read as 0. The write value should alw

(II

inserted between cycles in CS4 in the same way as for CS 0 to 3. The set values below minimum number of idle cycles; more cycles than indicated by the Idles between Cycle may actually be inserted.

Bit 3: IW41 Bit 2: IW40 Description

Bit 3: IW41	Bit 2: IW40	Description	
0	0	No idle cycle	
	1	One idle cycle inserted	
1	0	Two idle cycles inserted	(1
	1	Four idle cycles inserted	

Bits 1 and 0—Wait Control for Area 4 (W41, W40): These bits specify waits for CS4 i way as for areas 0 to 3.

Bit 1: W41	Bit 0: W40	Description
0	0	No wait. External wait input disabled without wa
	1	One wait. External wait input enabled with one
1	0	Two waits. External wait input enabled with two
	1	Complies with the long wait specification of bus

enabled

registers 1 and 3 (BCR1, BCR3). External wait

Initial	value:	0	0	0	0	0	0	0
	R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bits 15 and 1	14—Res	erved bits	s: These b	its are alw	ays read a	as 0. The v	vrite value	e shoul

A3SHW1 A3SHW0 A2SHW1 A2SHW0 A1SHW1 A1SHW0 A0SH

Bits 13 to 11—CS4 Address/CS4 to RD/WEn Assertion (A4SW2-A4SW0): These bi number of cycles from address/CS4 output to RD/WEn assertion for the CS4 space.

Bit 13: A4SW2	Bit 12: A4SW1	Bit 11: A4SW0	Description
0	0	0	0.5 cycles
		1	1.5 cycles
	1	0	3.5 cycles
		1	5.5 cycles
1	0	0	7.5 cycles
		1	Reserved (do not set)
	1	0	Reserved (do not set)

Bit 10—Reserved bit: This bit is always read as 0. The write value should always be 0

1

Bits 9 and 8—Area 4 RD/WEn Negation to Address/CS4 Hold (A4HW1, A4HW0): 7 specify the number of cycles from RD/WEn negation to address/CS4 hold for the CS4

Bit 9: A4HW1	Bit 8: A4HW0	Description
0	0	0.5 cycle, CS4 hold cycle = 0 cycles
	1	1.5 cycle, CS4 hold cycle = 1 cycle
1	0	3.5 cycle, CS4 hold cycle = 3 cycles
	1	5.5 cycle. CS4 hold cycle = 5 cycles

RENESAS

Reserved (do not set)

Rev. 2.00 Mar 09, 2006 pag

REJ09



	1	1.5 cycle, CSn* hold cycle = 1 cycle
1	0	2.5 cycle, $\overline{\text{CSn}}^*$ hold cycle = 2 cycles
	1	Reserved (do not set)
Note: * n = 0	to 3	

### 7.2.7 **Individual Memory Control Register (MCR)**

14

RCD0

0

R/W

15

TRP0

0

R/W

Bit:

R/W:

Initial value:

Bit:	7	6	5	4	3	2	1
	AMX2	SZ	AMX1	AMX0	RFSH	RMODE	TRP1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The TRP1-TRP0, RCD1-RCD0, TRWL1-TRWL0, TRAS1-TRAS0, BE, RASD, AM and SZ bits are initialized after a power-on reset. Do not write to them thereafter. When

13

TRWL0

0

R/W

12

TRAS1

0

R/W

11

TRAS0

0

R/W

10

ΒE

0

R/W

9

RASE

0

R/W

them, write the same values as they are initialized to. Do not access CS2 or CS3 until re initialization is completed.

Bits 1 and 15—RAS Precharge Time (TRP1, TRP0): When DRAM is connected, speci minimum number of cycles after RAS is negated before the next assert. When synchron DRAM is connected, specifies the minimum number of cycles after precharge until a b command is output. See section 7.5, Synchronous DRAM Interface, for details.

Bit 1: TRP1	Bit 15: TRP0	Description
0	0	1 cycle
	1	2 cycles
1	0	3 cycles
	1	4 cycles

number of cycles after  $\overline{RAS}$  is asserted before  $\overline{CAS}$  is asserted. When synchronous DI connected, specifies the number of cycles after a bank active (ACTV) command is iss read or write command (READ, READA, WRIT, WRITA) is issued. Bit 0: RCD1 Bit 14: RCD0 **Description** 0 0 1 cycle

1

1	0	3 cycles
	1	Reserved (do not set)
Bits 8 and	13—Write-Precharg	ge Delay (TRWL1, TRWL0): When the synchronous I
in the bank	k active mode, this b	it specifies the number of cycles after the write cycle l
start-up of	f the auto-precharge.	Based on this number of cycles, the timing at which the
command	can be issued is calc	ulated within the bus controller. In bank active mode,
specifies t	he number of cycles	before the precharge command is issued after the writ
iccured Th	is bit is ignored whe	n mamory other than synchronous DP AM is connecte

2 cycles

issued. This bit is ignored when memory other than synchronous DRAM is connected				
Bit 8: TRWL1	Bit 13: TRWL0	Description		
0	0	1 cycle		
	1	2 cycles		
1	0	3 cycles		
	1	Reserved (do not set)		



Rev. 2.00 Mar 09, 2006 pag

REJ09

After an auto-refresh command is issued, a bank active command is not issued for TRA regardless of the TRP bit setting. For synchronous DRAM, there is no RAS assertion p there is a limit for the time from the issue of a refresh command until the next access. T set to observe this limit. Commands are not issued for TRAS cycles when self-refresh i

Bit 12: TRAS1	Bit 11: TRAS0	Description	
0	0	3 cycles	(lı
	1	4 cycles	
1	0	6 cycles	
	1	9 cycles	

Bit 10—Burst Enable (BE)

Bit 10: BE	Description
0	Burst disabled (Ir
1	High-speed page mode during DRAM and ED0 interfacing is enable
	Burst access conditions are as follows:
	<ul> <li>Longword access, cache fill access, or DMAC 16-byte transfer, bus width</li> </ul>
	<ul> <li>Cache fill access or DMAC 16-byte transfer, with 32-bit bus widt</li> </ul>
	During synchronous DRAM access, burst operation is always enabl regardless of this bit

Rev. 2.00 Mar 09, 2006 page 270 of 906

REJ09B0292-0200



performs writes other than to DRAM, see section 7.6.5, Burst Acce

For synchronous DRAM, access ends in the bank active state. Thi valid for area 3. When area 2 is synchronous DRAM, the mode is precharge

Bits 7, 5, and 4—Address Multiplex (AMX2-AMX0)

## For DRAM interface

Bit 7: AMX2	Bit 5: AMX1	Bit 4: AMX0	Description
0	0	0	8-bit column address DRAM
		1	9-bit column address DRAM
	1	0	10-bit column address DRAM
		1	11-bit column address DRAM
1	0	0	Reserved (do not set)
		1	Reserved (do not set)
	1	0	Reserved (do not set)
		1	Reserved (do not set)

Rev. 2.00 Mar 09, 2006 pag

REJ0

			1	64-Mbit DRAM (8 M $\times$ 8 bits)*1,
				128-Mbit DRAM (8 M × 16 bits)*
				256-Mbit DRAM (8 M × 32 bits)*
		1	0	Reserved (do not set)
			1	2-Mbit DRAM (128 k×16 bits)
Notes:	1.	Reserved. Do not set wh	en SZ bit in MCR	is 0 (16-bit bus width).
	2.	See sction 7.5.11 for the method of connection to a 64-Mbit DRAM with a 2 configuration.		

3. See figure 7.2 for the method of connection to a 128-Mbit DRAM with a 4 M configuration.

4. In the case of a 128-Mbit DRAM (8 M × 16-bit), connect to two 128 M bit DI 5. s (8 M × 16-bit) by 32-bit data width as Figure 2.

 $O_{\pm}$  with  $O_{\pm}$  with  $O_{\pm}$  with  $O_{\pm}$ 128-Mbit DRAM (4 M × 32 bits)\*

- 5. See figure 7.4 for the method of connection to a 256-Mbit DRAM with an 8 M configuration.

Rev. 2.00 Mar 09, 2006 page 272 of 906

CKE		CKE
CSn RAS CAS RD/WR		CS RAS CAS WE
D31 :: D0 DQMUU/WE3 DQMUL/WE2 DQMLU/WE1 DQMLL/WE0	; ; ;	I/O31 :: I/O0 DQMUU DQMUL DQMLU DQMLU

Figure 7.2 128 Mbit Synchronous DRAM (4 Mword × 32 bit) Connection E

Rev. 2.00 Mar 09, 2006 pag REJ09




Figure 7.3 128 Mbit Synchronous DRAM (8 Mword × 16 bit) Connection Ex

CKE		CKE
CSn RAS CAS		CS RAS CAS
RD/WR		WE
D31		I/O31
D0 DQMUU/WE3 DQMUL/WE2 DQMLU/WE1 DQMLL/WE0		I/O0 DQMUU DQMUL DQMLU DQMLL
Figure 7.4 256 Mbit S	Synchronous DRAM (8 Mword × 32 bit) C	Connection

Bit 6—Memory Data Size (SZ): For synchronous DRAM and DRAM space, the data BCR2 is ignored in favor of the specification of this bit.

Bit 6: SZ	Description
0	Word (16 bits)
1	Longword (32 bits)

Bit 3—Refresh Control (RFSH): This bit determines whether or not the refresh operat DRAM/synchronous DRAM is performed.

Bit 3: RFSH	Description
0	No refresh
1	Refresh

Bit 2—Refresh Mode (RMODE): When the RFSH bit is 1, this bit selects normal refr refresh. When the RFSH bit is 0, do not set this bit to 1. When the RFSH bit is 1, selfmode is entered immediately after the RMODE bit is set to 1. When the RFSH bit is 1

<del>U</del>	Normanenesii
1	Self-refresh

#### Refresh Timer Control/Status Register (RTCSR) 7.2.8

14

R/W

15

R/W

Bit:

R/W:

Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	CMF	CMIE	CKS2	CKS1	CKS0	RRC2	RRC
Initial value:	0	0	0	0	0	0	0

R/W

13

12

R/W

11

R/W

10

R/W

R/W

Bits 15 to 8—Reserved: These bits are always read as 0. The write value should always

Bit 7—Compare Match Flag (CMF): This status flag, which indicates that the values of and RTCOR match, is set/cleared under the following conditions:

Bit 7: CMF	Description
0	[Clearing condition]
	After RTCSR is read when CMF is 1, 0 is written in CMF
1	[Setting condition]
	RTCNT = RTCOR

Rev. 2.00 Mar 09, 2006 page 276 of 906

REJ09B0292-0200

Bit 5: CKS2	Bit 4: CKS1	Bit 3: CKS0	Description
0	0	0	Count-up disabled
		1	Рф/4
	1	0	Ρφ/16
		1	Рф/64
1	0	0	Ρφ/256
		1	Ρφ/1024
	1	0	Ρφ/2048
		1	Ρφ/4096

Bits 2 to 0—Refresh Count (RRC2–RRC0): These bits specify the number of consecurefreshes to be performed when the refresh timer counter (RTCNT) and refresh time cregister (RTCOR) values match and a refresh request is issued.

Bit 2: RRC2	Bit 1: RRC1	Bit 0: RRC0	Description
0	0	0	1 refresh
		1	2 refreshes
	1	0	4 refreshes
		1	6 refreshes
1	0	0	8 refreshes
		1	Reserved (do not set)
	1	0	Reserved (do not set)
		1	Reserved (do not set)

Initial value:	0	0	0	0	0	0	0
R/W:	R/W						

input clock. RTCNT values can always be read/written by the CPU. When RTCNT ma RTCOR, RTCNT is cleared. Returns to 0 after it counts up to 255.

The 8-bit counter RTCNT counts up with input clocks. The clock select bit of RTCSR

Bits 15 to 8—Reserved: These bits are always read as 0. The write value should always

## 7.2.10 Refresh Time Constant Register (RTCOR)

Bit:	15	14	13	12	11	10	9
		_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
Initial value:	0	0	0	0	0	0	0

R/W

R/W

R/W

R/W

R/W

RTCOR is an 8-bit read/write register. The values of RTCOR and RTCNT are constant compared. When the values correspond, the compare match flag (CMF) in RTCSR is s RTCNT is cleared to 0. When the refresh bit (RFSH) in the individual memory control (MCR) is set to 1, a refresh request signal occurs. The refresh request signal is held unto operation is actually performed. If the refresh request is not processed before the next reprevious request becomes ineffective.

Rev. 2.00 Mar 09, 2006 page 278 of 906

R/W:

R/W

R/W

REJ09B0292-0200



### Access Size and Data Alignment

**Connection to Ordinary Devices** 

7.3.1

Byte, word, and longword are supported as access units. Data is aligned based on the the device. Therefore, reading longword data from a byte-width device requires four r operations. The bus state controller automatically converts data alignment and data lea interfaces. An 8-bit, 16-bit, or 32-bit external device data width can be connected by t mode pins for the CS0 space, or by setting BCR2 for the CS1–CS4 spaces. However, width of devices connected to the respective spaces is specified statically, and the data cannot be changed for each access cycle. Figures 7.5 to 7.7 show the relationship bety data widths and access units.

ı									
	A24-A0	D31	D23	D	15		D7	D0	Data input/output pin
١	000000	7	0	ı			ı		Byte read/write of addre
l	000000	<u>/</u>							•
١	000001		7	0					Byte read/write of addre
١	000002			-	7	0			Byte read/write of addre
١	000003						7	0	Byte read/write of addre
١	000000	15	8 , 7	0					Word read/write of addre
١	000002			_	15	8	7	0	Word read/write of addre
١	000000	31	24   23	16 , 1	15	8	7	0	Longword read/write of

32-bit external device (ordinary)

Figure 7.5 32-Bit External Devices and Their Access Units

REJ09

000002	1		Word read/write or address 2
000000	31	16	
000002	15	0	Longword read/write of address 0

Figure 7.6 16-Bit External Devices and Their Access Units




Figure 7.7 8-Bit External Devices and Their Access Units

### 7.3.2 Connection to Little-Endian Devices

The chip provides a conversion function in CS2, CS4 space for connection to and to may compatibility with devices that use little-endian format (in which the LSB is the 0 position byte data lineup). When the endian specification bit of BCR1 is set to 1, CS2, CS4 space endian. The relationship between device data width and access unit for little-endian for shown in figures 7.8, 7.9, and 7.10. When sharing memory or the like with a little-endian

shown in figures 7.8, 7.9, and 7.10. When sharing memory or the like with a little-ending master, the SH7616 connects D31–D24 to the least significant byte (LSB) of the other and D7–D0 to the most significant byte (MSB), when the bus width is 32 bits. When the

Rev. 2.00 Mar 09, 2006 page 280 of 906 REJ09B0292-0200



		32-bit ex	ternal device	(little-endia	an)
A24-A0	D31	D23	D15	D7	
000000	7	0	ı		
000001		7	0		
000002			7	0	

0 , 15

0 , 15

8

8 , 23

000003

000000

000002

000000

7

7

16,31

0,15

8

24




Figure 7.9 16-Bit External Devices and Their Access Units

Dollar input/output pin

Byte read/write of addre Byte read/write of addre

Byte read/write of addre

Byte read/write of addre

Word read/write of addre

Word read/write of addre

Longword read/write of a

000002 000003	$\frac{7}{15}$ Word read/write of address 2
000000	7 0
000001	Longword read/write of address 0
000002	23 16 Eurigword read/write or address of
000003	31 24

Figure 7.10 8-Bit External Devices and Their Access Units

# 7.4 Accessing Ordinary Space

# 7.4.1 Basic Timing

A strobe signal is output by ordinary space accesses of CS0–CS4 spaces to provide prin SRAM direct connections. Figure 7.11 shows the basic timing of ordinary space access Ordinary accesses without waits end in 2 cycles. The  $\overline{BS}$  signal is asserted for 1 cycle the start of the bus cycle. The  $\overline{CSn}$  signal is negated by the fall of clock T2 to ensure the period. The negate period is thus half a cycle when accessed at the minimum pitch.

The access size is not specified during a read. The correct access start address will be of LSB of the address, but since no access size is specified, the read will always be 32 bits devices and 16 bits for 16-bit devices. For writes, only the  $\overline{\text{WE}}$  signal of the byte that written is asserted. For 32-bit devices,  $\overline{\text{WE}}$  specifies writing to a 4n address and  $\overline{\text{WE}}$ 0 writing to a 4n+3 address. For 16-bit devices,  $\overline{\text{WE}}$ 1 specifies writing to a 2n address an specifies writing to a 2n+1 address. For 8-bit devices, only  $\overline{\text{WE}}$ 0 is used.

When data buses are provided with buffers, the RD signal must be used for data output direction. When RD/WR signals do not perform accesses, the chip stays in read status, danger of conflicts occurring with output when this is used to control the external data

Rev. 2.00 Mar 09, 2006 page 282 of 906 REJ09B0292-0200




Figure 7.11 Basic Timing of Ordinary Space Access

When making a word or longword access with an 8-bit bus width, or a longword acce bit bus width, the bus state controller performs multiple accesses.

When clock ratio  $I\phi$ :  $E\phi$  is other than 1:1, the basic timing shown in figure 7.11 is rewhen clock ratio  $I\phi$ :  $E\phi$  is 1:1, burst access with no  $\overline{CSn}$  negate period is performed figure 7.12.

Rev. 2.00 Mar 09, 2006 pag REJ0







Figure 7.12 Timing of Longword Access in Ordinary Space Using 16-Bit Bus (Clock Ratio I $\phi$ : E $\phi$  = 1 : 1)

Figure 7.13 shows an example of 32-bit data width SRAM connection, figure 7.14 and 16-bit data width SRAM connection, and figure 7.15 an example of 8-bit data width SRAM connection.

Rev. 2.00 Mar 09, 2006 page 284 of 906 REJ09B0292-0200



D24

D23

D16

D15

D8

D7

D0

DQMUU/WE3

DQMUL/WE2

DQMLU/WE1

DQMLL/WE0

Rev. 2.00 Mar 09, 2006 pag

I/O0

WE

A16

Α0  $\overline{\text{CS}}$ 

ŌĒ

I/O7

I/O0

WE

A16

REJ0




Figure 7.14 Example of 16-Bit Data Width SRAM Connection




Figure 7.15 Example of 8-Bit Data Width SRAM Connection

Rev. 2.00 Mar 09, 2006 page 286 of 906 REJ09B0292-0200

and BCR3, a Tw cycle is inserted as a wait cycle as long as the number of specified cywait timing for ordinary access space shown in figure 7.16. The names of the control specify Tw for each CS space are shown in table 7.5.




Figure 7.16 Wait Timing of Ordinary Space Access (Software Wait Or

Rev. 2.00 Mar 09, 2006 paç REJ0



When a wait is specified by software using WCR1 and WCR2 (Wn1, Wn0), and the ex mask bit (AnWM) is cleared to 0 in WCR2, the wait input  $\overline{\text{WAIT}}$  signal from outside is Figure 7.17 shows WAIT signal sampling. A 2-cycle wait is specified as a software wa sampling is performed when the Tw state shifts to the T2 state, so there is no effect eve  $\overline{\text{WAIT}}$  signal is asserted in the T1 cycle or the first Tw cycle. The  $\overline{\text{WAIT}}$  signal is sample. clock fall.

Rev. 2.00 Mar 09, 2006 page 288 of 906

REJ09B0292-0200




Figure 7.17 Wait State Timing of Ordinary Space Access (Wait States from WAIT Signal)




Figure 7.18 Wait State Timing of Ordinary Space in CS4 Space

Rev. 2.00 Mar 09, 2006 page 290 of 906

REJ09B0292-0200




Figure 7.19 **CS** Assertion Period Extension Function

Rev. 2.00 Mar 09, 2006 pag REJ09

### Synchronous DIVAM Internace

**Synchronous DRAM Direct Connection** 

7.5.1

16-Mbit (1 M  $\times$  16, 2 M  $\times$  8, and 4 M  $\times$  4), and 64-Mbit (4 M  $\times$  16 and 8 M  $\times$  8). This supports 64-Mbit synchronous DRAMs internally divided into two or four banks, and or synchronous DRAMs internally divided into two banks. Since synchronous DRAM car selected by the CS signal, CS2 and CS3 spaces can be connected using a common RAS control signal. When the memory enable bits for DRAM and other memory (DRAM2– in BCR1 are set to 001, CS2 is ordinary space and CS3 is synchronous DRAM space. V DRAM2-0 bits are set to 100, CS2 is synchronous DRAM space and CS3 is ordinary s

the bits are set to 101, both CS2 and CS3 are synchronous DRAM spaces.

Seven kinds of synchronous DRAM can be connected: 2-Mbit (128 k  $\times$  16), 4-Mbit (23

and burst read/burst write mode. The burst length depends on the data bus width, comp bursts for a 16-bit width, and 4 bursts for a 32-bit width. The data bus width is specified bit in MCR. Burst operation is always performed, so the burst enable (BE) bit in MCR Switching to burst write mode is performed by means of the BWE bit in BCR3.


Supported synchronous DRAM operating modes are burst read/single write mode (initial

Control signals for directly connecting synchronous DRAM are the  $\overline{RAS}$ ,  $\overline{CAS}/\overline{OE}$ , RI or CS3, DQMUU, DQMUL, DQMLU, DQMLL, and CKE signals. Signals other than CS3 are common to every area, and signals other than CKE are valid and fetched only or CS3 is true. Therefore, synchronous DRAM can be connected in parallel in multiple is negated (to the low level) only when a self-refresh is performed; otherwise it is always (to the high level).

Commands can be specified for synchronous DRAM using the RAS, CAS/OE, RD/WF certain address signals. These commands are NOP, auto-refresh (REF), self-refresh (SE bank precharge (PALL), specific bank precharge (PRE), row address strobe/bank activ read (READ), read with precharge (READA), write (WRIT), write with precharge (WRIT), write with write with precharge (WRIT), write with write with white with whi mode register write (MRS).

Rev. 2.00 Mar 09, 2006 page 292 of 906

REJ09B0292-0200



CHIP

A11

Rev. 2.00 Mar 09, 2006 pag

REJ09

DRA Α9




Figure 7.21 Synchronous DRAM 16-bit Device Connection

## 7.5.2 Address Multiplexing

Addresses are multiplexed according to the MCR's address multiplex specification bits AMX0 and size specification bit SZ so that synchronous DRAMs can be connected to directly without an external multiplex circuit. Table 7.6 shows the relationship between multiplex specification bits and bit output to the address pins.

A24–A16 always output the original value regardless of multiplexing.

When SZ = 0, the data width on the synchronous DRAM side is 16 bits and the LSB of device's address pins (A0) specifies word address. The A0 pin of the synchronous DRA connected to the A1 pin of the SH7616, the rest of the connection proceeding in the sar beginning with the A1 pin to the A2 pin.

When SZ = 1, the data width on the synchronous DRAM side is 32 bits and the LSB of device's address pins (A0) specifies longword address. The A0 pin of the synchronous thus connected to the A2 pin of the SH7616, the rest of the connection proceeding in the order, beginning with the A1 pin to the A3 pin.

Rev. 2.00 Mar 09, 2006 page 294 of 906 REJ09B0292-0200

Address					Row address	A9–A16	A17	A18	A19* <sup>2</sup>	A20
Address   Addr	1	1	0	0		A1–A8	A9	A10	A11	L/H*
Address   Row   A10-A17   A18   A19   A20   A2						A9–A16	A17	A18	A19	A20
address  1	1	1	0	1		A1–A8	A9	A10	A11	L/H*
address  Row A9-A16 A17 A17 A18*2 A2 address  0 0 0 0 Column A1-A8 A9 A10 L/H*1 A2 address  Row A9-A16 A17 A18 A19 A2						A10-A17	A18	A19	A20	A21
address  0 0 0 0 Column A1-A8 A9 A10 L/H* <sup>1</sup> A2 address  Row A9-A16 A17 A18 A19 A2	1	1	1	1		A1–A8	A9	L/H*1	A18*2	A12
address Row A9–A16 A17 A18 A19 A2						A9–A16	A17	A17	A18*2	A20
	0	0	0	0		A1–A8	A9	A10	L/H*1	A20*
audiess					Row address	A9–A16	A17	A18	A19	A20*
								Pov. '	2.00 Ma	ar NO

1

1

0

0

0

0

1

1

1

0

1

Column A1-A8

address

address

Column address

Column

address

Row

Row address Α9

Α9

Α9

A10-A17 A18

A11-A18 A19

A1-A8

A1-A8

A10

A19

A10

A20

A18

A11

A20

A11

A21

L/H\*1 A19\*2 A12

A19\*2 A20

RENESAS

Rev. 2.00 Mar 09, 2006 pag

L/H\*1 A22\*2

L/H\*1 A23\*2

A21

A22

A22\*2

A23\*2

A13

A21

A21

A13

A22

A13

A21

REJ09

L/H\*1 A13

L/H\*1

L/H\*1 A20\*2 A13

A20\*2 A21

				Row address	A9–A16	A17	A18*2 A19	A20	A21	Α
0	1	1	1	Column address	A1–A8	L/H*1	A17*2 A11	A12	A13	Α
				Row address	A9–A16	A16	A17*2 A19	A20	A21	Α
Not	es:			J			not be used.		Z = 0, A	XMΑ

settings 001, 010, and 101 are also reserved and must not be used. L/H is a bit used to specify commands. It is fixed at L or H according to the a mode.

- 2. Bank address specification.
- 3. Bank address specification when using four banks.

#### 7.5.3 **Burst Reads**

Figure 7.22 (a) and (b) show the timing charts for burst reads. In the following example synchronous DRAMs of  $256k \times 16$  bits are connected, the data width is 32 bits and the length is 4. After a Tr cycle that performs ACTV command output, a READA comman in the Tc cycle, read data is accepted in cycles Td1 to Td4, and the end of the read sequ

waited for in the Tde cycle. One Tde cycle is issued when  $I\phi: E\phi \neq 1:1$ , and two cycle :  $E\phi = 1$ : 1. Tap is a cycle for waiting for the completion of the auto-precharge based of READA command within the synchronous DRAM. During this period, no new access are issued to the same bank. Accesses of the other bank of the synchronous DRAM by space are possible. Depending on the TRP1, TRP0 specification in MCR, the chip dete

Figure 7.22 (a) and (b) show examples of the basic cycle. Because a slower synchronous connected, setting WCR1 and MCR bits can extend the cycle. The number of cycles from ACTV command output cycle Tr to the READA command output cycle Tc can be spec bits RCD1 and RCD0 in MCR. 00 specifies 1 cycle, 01 specifies 2 cycles, and 10 speci cycles. For 2 or 3 cycles, a NOP command issue cycle Trw for the synchronous DRAM

between the Tr cycle and the Tc cycle. The number of cycles between the READA con

number of Tap cycles and does not issue a command to the same bank during that period

Rev. 2.00 Mar 09, 2006 page 296 of 906 REJ09B0292-0200



01, W31/W30 is 01, and TRP1/TRP0 is 01.

When the data width is 16 bits, 8 burst cycles are required for a 16-byte data transfer. fetch cycle goes from Td1 to Td8.

Synchronous DRAM CAS latency is up to 3 cycles, but the CAS latency of the bus sta can be specified up to 4. This is so that circuits containing latches can be installed bet




Figure 7.22 (a) Basic Burst Read Timing (Auto-Precharge) Io: Eo other th






Figure 7.22 (b) Basic Burst Read Timing (Auto-Precharge)  $I\phi : E\phi = 1$ :

Rev. 2.00 Mar 09, 2006 page 298 of 906

REJ09B0292-0200




Figure 7.23 (a) Burst Read Wait Specification Timing (Auto-Precharg Iφ: Eφ other than 1:1

Rev. 2.00 Mar 09, 2006 pag

REJ0




Figure 7.23 (b) Burst Read Wait Specification Timing (Auto-Precharge) Io : F

Rev. 2.00 Mar 09, 2006 page 300 of 906 REJ09B0292-0200

Decause the synchronous Divari is set to the ourst read mode, the read data output ed the required data is received. To avoid data conflict, an empty read cycle is performed Td4 after the required data is read in Td1 and the device waits for the end of synchron operation.

When the data width is 16 bits, the number of burst transfers during a read is 8. Data i cache-through and other DMA read cycles only in the Td1 and Td2 cycles (of the 8 cycles) Td1 to Td8) for longword accesses, and only in the Td1 cycle for word or byte access

Empty cycles tend to increase the memory access time, lower the program execution s lower the DMA transfer speed, so it is important to avoid accessing unnecessary cache areas and to use data structures that enable 16-byte unit transfers by placing data on 16 boundaries when performing DMA transfers that specify synchronous DRAM as the s

Rev. 2.00 Mar 09, 2006 pag

REJ09




Figure 7.24 (a) Single Read Timing (Auto-Precharge) Ιφ: Εφ other than 1

Rev. 2.00 Mar 09, 2006 page 302 of 906 REJ09B0292-0200

26




Figure 7.24 (b) Single Read Timing (Auto-Precharge)  $I\phi$ :  $E\phi = 1:1$ 

## 7.5.5 Single Writes

accesses. After the ACTV command Tr, a WRITA command is issued in Tc to perfor precharge. In the write cycle, the write data is output simultaneously with the write cowment with an auto-precharge, the bank is precharged after the completion of the command within the synchronous DRAM, so no command can be issued to that bank precharge is completed. For that reason, besides a Tap cycle to wait for the precharge accesses, a Trw1 cycle is added to wait until the precharge is started, and the issuing commands to the same bank is delayed during this period. The number of cycles in the can be specified using the TRWL1 and TRWL0 bits in MCR.

Synchronous DRAM writes are executed as single writes or burst writes according to specification by the BWE bit in BCR3. Figure 7.25 shows the basic timing chart for s.






Figure 7.25 Basic Single Write Cycle Timing (Auto-Precharge)

#### 7.5.6 Burst Write Mode

Burst write mode can be selected by setting the BWE bit to 1 in BCR3. The basic timir burst write access is shown in figure 7.26 (a) and (b). This example assumes a 32-bit burst and a burst length of 4. In the burst write cycle, the WRITA command that performs at precharge is issued in Tc1 following the ACTV command Tr cycle. The first 4 bytes of are output simultaneously with the WRITA command in Tc1, and the remaining 12 bytes are output consecutively in Tc2, Tc3, and Tc4. In a write with auto-precharge, as with a

write, a Trw1 cycle that provides the waiting time until precharge is started is inserted of the write data, followed by a Tap cycle for the precharge wait in a write access. The

Rev. 2.00 Mar 09, 2006 page 304 of 906 REJ09B0292-0200



and copy-back should be selected for the cache setting. Also, in DMA transfer, it is in use a data structure that allows transfer in 16-bit units.




Figure 7.26 (a) Basic Burst Write Timing (Auto-Precharge) Ιφ : Εφ other th






Figure 7.26 (b) Basic Burst Write Timing (Auto-Precharge) I $\phi$ : E $\phi$  = 1

### 7.5.7 Bank Active Function

address. When the RASD bit in MCR is set to 1, read/write accesses are performed using commands without auto-precharge (READ, WRIT). In this case, even when the access completed, no precharge is performed. This function is not supported in the CS2 space bank active function is used, no precharge is performed when the access is completed. accessing the same row address in the same bank, a READ or WRIT command can be immediately without calling an ACTV command, just like the  $\overline{RAS}$  down mode of the

A synchronous DRAM bank function is used to support high-speed accesses of the sam

high-speed page mode. Synchronous DRAM is divided into two banks, so one row add can stay active. When the next access is to a different row address, a PRE command is to precharge the bank, and access is performed by an ACTV command and READ or V command in order, after the precharge is completed. With successive accesses to differ

Rev. 2.00 Mar 09, 2006 page 306 of 906 REJ09B0292-0200

determined by the proportion of accesses to the same row address (P1) and the average cycles from the end of one access to the next access (tA). When tA is longer than tAP, waiting for the precharge during a read becomes invisible. If tA is longer than tRWL + delay waiting for the precharge also becomes invisible during writes. The difference bank active mode and basic access speeds in these cases is the number of cycles between of access and the issue of the read/write command:  $(tRP + tRCD) \times (1 - P1)$  and tRCD

respectively.

The time that a bank can be kept active, tRAS, is limited. When the period will be proprogram execution, and it is not assured that another row address will be accessed with the cache, the synchronous DRAM must be set to auto-refresh and the refresh cycle method that maximum value tRAS or less. This enables the limit on the maximum active period bank to be ensured. When auto-refresh is not being used, some measure must be taken program to ensure that the bank does not stay active for longer than the prescribed per

Figure 7.27 (a) and (b) show burst read cycles that is not an auto-precharge cycle, figure 7.29 (a) and (b) show burst read cycles to a same row address, figure 7.29 (a) and (b) show burst read cycles to a same row address, figure 7.29 (a) and (b) show burst read cycles to a same row address, figure 7.29 (a) and (b) show burst read cycles to a same row address, figure 7.29 (a) and (b) show burst read cycles that is not an auto-precharge cycle, figure 7.29 (a) and (b) show burst read cycles to a same row address, figure 7.29 (a) and (b) show burst read cycles to a same row address, figure 7.29 (a) and (b) show burst read cycles to a same row address.

cycles to different row addresses, figure 7.30 shows a write cycle without auto-precha 7.31 shows a write cycle to a same row address, and figure 7.32 shows a write cycle to row addresses.

In figure 7.28, a cycle that does nothing, Tnop, is inserted before the Tc cycle that issue READ command. Synchronous DRAMs have a 2 cycle latency during reads for the Designals that specify bytes. If the Tc cycle is performed immediately without inserting cycle, the DQMxx signal for the Td1 cycle data output cannot be specified. This is where cycle is inserted. When the CAS latency is 2 or more, however, the Tnop cycle is not

when the bank active mode is set, the access will start with figure 7.27 or figure 7.30 figure 7.28 or figure 7.31 for as long as the same row address continues to be accessed accesses to the respective banks of the CS3 space are considered. Accesses to other C during this period do not affect this operation. When an access occurs to a different ro

while the bank is active, figure 7.29 or figure 7.32 will be substituted for figures 7.28

Rev. 2.00 Mar 09, 2006 pag

REJ09






Figure 7.27 (a) Burst Read Timing (No Precharge) Iφ: Εφ other than 1

Rev. 2.00 Mar 09, 2006 page 308 of 906 REJ09B0292-0200




Figure 7.27 (b) Burst Read Timing (No Precharge)  $I\phi : E\phi = 1 : 1$ 

RENESAS




Figure 7.28 (a) Burst Read Timing (Bank Active, Same Row Address)

Ιφ: Εφ other than 1:1

Rev. 2.00 Mar 09, 2006 page 310 of 906

REJ09B0292-0200




Figure 7.28 (b) Burst Read Timing (Bank Active, Same Row Address) I : E




Figure 7.29 (a) Burst Read Timing (Bank Active, Different Row Address Iφ: Εφ other than 1:1

Rev. 2.00 Mar 09, 2006 page 312 of 906 REJ09B0292-0200




Figure 7.29 (b) Burst Read Timing (Bank Active, Different Row Addresses) Io

Rev. 2.00 Mar 09, 2006 pag

REJO




Figure 7.30 Single Write Mode Timing (No Precharge)




Figure 7.31 Single Write Mode Timing (Bank Active, Same Row Address)




Figure 7.32 Single Write Mode Timing (Bank Active, Different Row Addre

Rev. 2.00 Mar 09, 2006 page 316 of 906

REJ09B0292-0200

the interval determined by the input clock selected by the CKS2–CKS0 bits in RTCSI value set in RTCOR. Set the CKS2–CKS0 bits and RTCOR so that the refresh interval specifications of the synchronous DRAM being used are satisfied. First, set RTCOR, and the RMODE and RFSH bits in MCR, then set the CKS2–CKS0 and RRC2–RRC0 RTCSR. When a clock is selected with the CKS2–CKS0 bits, RTCNT starts counting value at that time. The RTCNT value is constantly compared to the RTCOR value, and two values match, a refresh request is made, and the number of auto-refreshes set in R

are performed. RTCNT is cleared to 0 at that time and the count up starts again. Figur

First, a PALL command is issued during the Tp cycle to change all the banks from acc precharge states. Then number of idle cycles equal to one less than the value set in TR TRP0 are inserted, and a REF command is issued in the Trr cycle. After the Trr cycle.

the timing for the auto-refresh cycle.

commands are output for the number of cycles specified in the TRAS bit in MCR. The must be set to satisfy the refresh cycle time specifications (active/active command del the synchronous DRAM. When the set value of the TRP1 and TRP0 bits in MCR is 2 NOP cycle is inserted between the Tp cycle and Trr cycle.

During a manual reset, no refresh request is issued, since there is no RTCNT count-ur.

During a manual reset, no refresh request is issued, since there is no RTCNT count-up a refresh properly, make the manual reset period shorter than the refresh cycle interva RTCNT to (RTCOR -1) so that the refresh is performed immediately after the manual cleared.




Figure 7.33 Auto-Refresh Timing

refresh addresses within the synchronous DRAM. It is started up by setting the RMOD RFSH bits to 1. The synchronous DRAM is in self-refresh mode when the CKE signal low. During the self-refresh, the synchronous DRAM cannot be accessed. To clear the set the RMODE bit to 0. After self-refresh mode is cleared, issuing of commands is protected the number of cycles specified in the TRAS1 and TRAS0 bits in MCR. Figure 7.34 shorefresh timing. Settings must be made so that self-refresh clearing and data retention are performed correctly, and auto-refreshing is performed without delay at the correct interself-refresh mode is entered while the synchronous DRAM is set for auto-refresh or with the standby mode with a manual reset or NMI, auto-refresh can be re-started if RFSH is RMODE is 0 when the self-refresh mode is cleared. When time is required between cleaself-refresh mode and starting the auto-refresh mode, this time must be reflected in the RTCNT setting. When the RTCNT value is set to RTCOR – 1, the refresh can be started immediately.

**Self-Refreshes:** The self-refresh mode is a type of standby mode that produces refresh

If the standby function of the chip is used to enter the standby mode after the self-refreset, the self-refresh state continues; the self-refresh state will also be maintained after refrom a standby using an NMI. A manual reset cannot be used to exit the self-refresh state

During a power-on reset, the bus state controller register is initialized, so the self-refresended.

Rev. 2.00 Mar 09, 2006 page 318 of 906 REJ09B0292-0200

If a bus arbitration request occurs during a self-refresh, the bus is not released until the is cleared.




Figure 7.34 Self-Refresh Timing

overlap that occurs when memory spaces CS2 and CS3 are connected to SDRAM (table 3).

Second Access

 Table 7.7
 Cases of Overlap Between Tap Cycle and Next Access

Nο

First Access

	NO.	I IISt Access	Second Access
	1	Space CS3, auto precharge	Access to different space among CS0, CS1, CS2,
	2	_mode	Access to different bank in CS3
	3	Space CS2, auto precharge	Access to different space among CS0, CS1, CS2,
	4	mode	Access to different bank in CS2
		access Tr Tc Td1	\text{Td2} \text{Td3} \text{Td4} \text{Tde} \text{Tap} \text{Tap} \text{Tap}
			V T_ V T_ T

Figure 7.35 Conceptual Diagram of Overlap (Conditions: SDRAM Connected to (RAS Precharge Time Set to 2 Cycles) and SDRAM Connected to CS3 Spa

CS3 space

Overlap



H'FFFF0000 or X + H'FFFF8000 is used depends on the specifications of the synchro DRAM. Use a value in the range H'000 to H'FFF for X. Data is ignored at this time, t is written using word as the size.

Write any data in word size to the following addresses to select the burst read single v supported by the chip, a CAS latency of 1 to 3, a sequential wrap type, and a burst len (depending on whether the width is 16 bits or 32 bits).

H'FFFF0426

H'FFFF08C8

H'FFFF00C8

### • Burst Read/Single Write

CAS latency 1

CAS latency 3

For 16 bits:

	3	H'FFFF0446 H'FFFF0466	(H'FFFF8446) (H'FFFF8466)
For 32 bits:	J	H'FFFF0848 H'FFFF0888	(H'FFFF8848) (H'FFFF8888)

To set burst read, burst write, CAS latency 1 to 3, wrap-type sequential, and burst leng (depending on whether the width is 16 bits or 32 bits), arbitrary data is written to the fi

# Burst Read/Burst Write

addresses, using the word size.

16-bit width:	CAS latency 1 CAS latency 2 CAS latency 3	H'FFFF0026 H'FFFF0066	(H'FFFF8026) (H'FFFF8066)
32-bit width:	CAS latency 1	H'FFFF0048	(H'FFFF8048)
	CAS latency 2	H'FFFF0088	(H'FFFF8088)

Figure 7.36 shows the mode register setting timing.

CAS latency 3

RENESAS

(H'FFFF80C8)

(H'FFFF8426)

(H'FFFF88C8)

address comparator.

Synchronous DRAM requires a fixed idle time after powering on before the all-bank prommand is issued. Refer to the synchronous DRAM manual for the necessary idle time, the pulse width of the reset signal is longer than the idle time, the mode register may be immediately without problem. However, care is required if the pulse width of the reset shorter than the idle time.




Figure 7.36 Synchronous DRAM Mode Write Timing

Rev. 2.00 Mar 09, 2006 page 322 of 906

REJ09B0292-0200



A12	
	i
A2	
CKIO	
CKE	
CSn	
RAS	
CAS/OE RD/WR	
D31	
	÷
<b>.</b>	
D0 DQMUU/WE3	
DQMUU/WE3	
DQMLU/WE1	
DOM L/WEO	

Figure 7.37 64 Mbit Synchronous DRAM (2 Mword × 32-bit) Connection F

**Bus Status Controller (BSC) Register Settings:** Set the individual bits in the memor register (MCR) as follows.

MCR (bit 6) SZ = 1MCR (bit 7) AMX2 = 0

A13

MCR (bit 5) AMX1 = 0

MCR (bit 4) AMX0 = 0

Synchronous DRAM Mode Settings: To make mode settings for the synchronous D

to address X+H'FFFF0000 or X+H'FFFF8000 from the CPU. (X represents the setting Whether to use X+H'FFFF0000 or X+H'FFFF8000 determines on the synchronous DI

RENESAS

Rev. 2.00 Mar 09, 2006 pag REJ09

A11

A10

A0 CLK CKE CS RAS CAS WE I/O31

I/O0 DQMUL DQMUL DQMLU DQMLL DRAMs can be connected, since CAS is used to control byte access. The RAS, CAS3–RD/WR signals are used to connect the DRAM. When the data width is 16 bits, CAS3, are not used. In addition to ordinary read and write access, burst access using high-spec mode is also supported.




Figure 7.38 Example of DRAM Connection (32-Bit Data Width)

Rev. 2.00 Mar 09, 2006 page 324 of 906

REJ09B0292-0200




Figure 7.39 Example of DRAM Connection (16-Bit Data Width)

## 7.6.2 Address Multiplexing

When the CS3 space is set to DRAM, addresses are always multiplexed. This allows be require multiplexing of row and column addresses to be connected directly without address multiplexing circuits. There are four ways of multiplexing, which can be select the AMX1–AMX0 bits in MCR. Table 7.8 illustrates the relationship between the AM bits and address multiplexing. Address multiplexing is performed on address output p The original addresses are output to pins A24–A16. During DRAM accesses, AMX2 so set it to 0.

Table 7.8 Relationship between AMX1-AMX0 and Address Multiplexing

AMX1	AMX0	No. of Column Address Bits	Row Address Output	Column Address C
0	0	8 bits	A23–A9	A15–A1
	1	9 bits	A24-A10	A15–A1
1	0	10 bits	A24-A11*1	A15–A1
	1	11 hits	A24-A12*2	A15-A1

Notes: 1. Address output pin A15 is high.

2. Address output pins A15 and A14 are high.






Figure 7.40 Basic Access Timing

Rev. 2.00 Mar 09, 2006 page 326 of 906

REJ09B0292-0200

a Trw cycle by means of the RCD1, RCD0 bit in MCR. The number of cycles from  $\overline{C}$ to the end of access can be extended from 1 cycle to 3 cycles by setting the W31/W30 WCR1. When external wait mask bit A3WM in WCR2 is cleared to 0 and bits W31 a WCR1 are set to a value other than 00, the external wait pin is also sampled, so the nu cycles can be further increased. When bit A3WM in WCR2 is set to 1, external wait in

In either case, when consecutive accesses occur, the Tp cycle access overlaps the Tc2 previous access. In DRAM access, BS is not asserted, and so RAS, CASn, RD, etc., sl used for  $\overline{WAIT}$  pin control.

ignored regardless of the setting of W31 and W30 in WCR1. Figure 7.42 shows the time

state control using the  $\overline{WAIT}$  pin.

REJ09




Figure 7.41 Wait State Timing

Rev. 2.00 Mar 09, 2006 page 328 of 906 REJ09B0292-0200

3200




Figure 7.42 External Wait State Timing

### 7.6.5 Burst Access

In addition to the ordinary mode of DRAM access, in which row addresses are output access and data is then accessed, DRAM also has a high-speed page mode for use who continuously accessing the same row that enables fast access of data by changing only address after the row address is output. Select ordinary access or high-speed page mode.






Figure 7.43 Burst Access Timing

Rev. 2.00 Mar 09, 2006 page 330 of 906

REJ09B0292-0200






Figure 7.44 RAS Down Mode Same Row Access Timing




Figure 7.45 RAS Down Mode Different Row Access Timing

## **7.6.6 EDO Mode**

In addition to the kind of DRAM in which data is output to the data bus only while the signal is asserted in a data read cycle, there is another kind provided with an EDO mod while both  $\overline{RAS}$  and  $\overline{OE}$  are asserted, once the  $\overline{CASn}$  signal is asserted data is output to bus until  $\overline{CASn}$  is next asserted, even though  $\overline{CASn}$  is negated during this time.

Rev. 2.00 Mar 09, 2006 page 332 of 906

REJ09B0292-0200



by 1/2 cycle, making it at the rise of the CKIO clock.




Figure 7.46 Example of EDO DRAM Connection (32-Bit Data Width

RD/WR D15			WE I/O15
1	:	::	
D0 CAS1			I/O0 UCAS
CAS0			LCAS
CAS/OE			

Figure 7.47 Example of EDO DRAM Connection (16-Bit Data Width)




Figure 7.48 DRAM EDO Mode Ordinary Access Timing




Figure 7.49 DRAM EDO Mode Burst Access Timing

# 7.6.7 DRAM Single Transfer

between DACKn assertion and  $\overline{CASn}$  assertion in a write in DMA single address transformation. Inserting wait states allows the data setup time for external device memory. Figure 7.50 write cycle timing in DMA single transfer mode when DSWW1/DSWW0 = 01 and RAThe DMA single transfer mode read cycle is the same as a CPU or DMA dual transfer cycle.

Wait states equivalent to the value set in bits DSWW1 and DSWW0 in BCR3 can be in

Rev. 2.00 Mar 09, 2006 page 336 of 906 REJ09B0292-0200




Figure 7.50 DMA Single Transfer Mode Write Cycle Timing (RAS Down Mode, Same Row Address)

### 7.6.8 Refreshing

RFSH bits to 1.

The bus state controller includes a function for controlling DRAM refreshing. Distribute refreshing using a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle can be performed by clearing the R 0 and setting the RFSH bit to 1 in MCR. Consecutive refreshes can be generated by SRC2–RRC0 in RTCSR. If DRAM is not accessed for a long period, self-refresh moduses little power consumption for data retention, can be activated by setting both the F

**CAS-Before-RAS Refreshing:** Refreshing is performed at intervals determined by th selected by bits CKS2–CKS0 in RTCSR, and the value set in RTCOR. The RTCOR value of bits CKS2–CKS0 in RTCSR should be set so as to satisfy the refresh interval



MCR. As with ordinary accesses, the specification of the  $\overline{RAS}$  precharge time in the re follows the setting of bits TRP1 and TRP0 in MCR.




Figure 7.51 DRAM CAS-before-RAS Refresh Cycle Timing

During the self-refresh, DRAM cannot be accessed. Self-refreshing is cleared by clearing RMODE bit to 0. Self-refresh timing is shown in figure 7.52. Settings must be made so refresh clearing and data retention are performed correctly, and  $\overline{CAS}$ -before- $\overline{RAS}$  refreshmediately performed at the correct intervals. When self-refreshing is started from the which  $\overline{CAS}$ -before- $\overline{RAS}$  refreshing is set, or when exiting standby mode by means of a reset or NMI, auto-refreshing is restarted if RFSH is set to 1 and RMODE is cleared to self-refresh mode is cleared. If the transition from clearing of self-refresh mode to start refresh takes time, this time should be taken into consideration when setting the initial

RTCNT. When the RTCNT value is set to RTCOR-1, the refresh can be started immed

**Self-Refreshing:** A self-refresh is started by setting both the RMODE bit and the RFSI

Rev. 2.00 Mar 09, 2006 page 338 of 906 REJ09B0292-0200






Figure 7.52 DRAM Self-Refresh Cycle Timing

# 7.6.9 Power-On Sequence

When DRAM is used after the power is turned on, there is a requirement for a waiting during which accesses cannot be performed (100  $\mu$ s or 200  $\mu$ s minimum) followed by prescribed number of dummy  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycles (usually 8). The bus sta (BSC) does not perform any special operations for the power-on reset, so the required sequence must be implemented by the initialization program executed after a power-o

# 7.7 Burst ROM Interface

interface is used to permit fast access to ROMs that have the nibble access function. F shows the timing of nibble accesses to burst ROM. Set for two wait cycles. The access the same as an ordinary access, but when the first cycle ends, only the address is chan CSO signal is not negated, enabling the next access to be conducted without the T1 cy for ordinary space access. From the second time on, the T1 cycle is omitted, so access faster than ordinary accesses. Currently, the nibble access can only be used on 4-address access to the conducted without the T1 cycle is omitted.

Set the BSTROM bit in BCR1 to set the CS0 space for connection to burst ROM. The

This function can only be utilized for word or longword reads to 8-bit ROM and long 16-bit ROM. Mask ROMs have slow access speeds and require 4 instruction fetches f widths and 16 accesses for cache filling. Limited support of nibble access was thus ad alleviate this problem. When connecting to an 8-bit width ROM, a maximum of 4 con



T1	Tw	T2	Tw	T2
8-bit bus	-width lor	ngword ac	ccess	
T1	Tw	T2	Tw	T2
8-bit bus	-width wo	rd acces	S	
T1	Tw	T2		
8-bit bus	-width by	te access	•	
T1	Tw	T2	Tw	T2
16-bit bu	s-width Id	ngword a	access	
T1	Tw	T2		
16-bit bu	s-width w	ord acce	ss	
T1	Tw	T2		
16-bit bu	s-width b	yte acces	ss	
T1	Tw	T2		
32-bit bu	s-width Id	ngword a	access	
T1	Tw	T2		
32-bit bu	s-width w	ord acce	ss	
T1	Tw	T2		

Figure 7.53 Data Width and Burst ROM Access (1 Wait State)

T2

 $\mathsf{Tw}$ 

Tw

T2




Figure 7.54 Burst ROM Nibble Access (2 Wait States)




Figure 7.55 Burst ROM Nibble Access (No Wait States)

Rev. 2.00 Mar 09, 2006 page 342 of 906 REJ09B0292-0200

followed infinediately by a read access to a different CS space, and if a read access is immediately by a write from the chip. When the chip is writing continuously, the data always from the chip to other memory, and there are no particular problems. Neither i particular problem if the following read access is to the same CS space, since data is of the same data buffer. The number of idle cycles to be inserted into the access cycle wl from another CS space, or performing a write, after a read from the CS3 space, is spec IW31 and IW30 bits in WCR1. Likewise, IW21 and IW20 specify the number of idle CS2 reads, IW11 and IW10 specify the number after CS1 reads, and IW01 and IW00 number after CS0 reads. The number of idle cycles after a CS4 read is specified by the

IW40 bits in WCR2. From 0, 1, 2, or 4 cycles can be specified. When there is already between accesses, the number of empty cycles is subtracted from the number of idle c insertion. When a write cycle is performed immediately after a read access, 1 idle cyc even when 0 is specified for waits between access cycles.

When the chip shifts to a read cycle immediately after a write, the write data becomes impedance when the clock rises, but the RD signal, which indicates read cycle data or is not asserted until the clock falls. The result is that no idles are inserted into the cycl

When bus arbitration is being performed, an empty cycle is inserted for arbitration, so inserted between cycles.

Rev. 2.00 Mar 09, 2006 pag

REJ09




Figure 7.56 Idles between Cycles

The chip has three internal bus masters, the CPU, the DMAC and the E-DMAC. Whe synchronous DRAM or DRAM is connected and refresh control is performed, the refr becomes a fourth master. In addition to these, there are also bus requests from externa The priority for bus requests when they occur simultaneously is as follows.

in the following explanation, external devices requesting the bus are called slaves.



However, only one E-DMAC channel can hold the bus during one bus-mastership cyc

The E-DMAC has two channels to handle both transmission and reception. Arbitratic the channels is performed automatically within the E-DMAC module, with bus maste alternating between the transmit channel and the receive channel. For arbitration betw DMAC channels, either fixed priority mode or round robin mode can be selected by n priority mode bit (PR) in the DMA operation register (DMAOR).

When the bus is being passed between slave and master, all bus control signals are ne the bus is released to prevent erroneous operation of the connected devices. When the transferred, also, the bus control signals begin bus driving from the negated state. The slave passing the bus between them drive the same signal values, so output buffer con avoided. A pull-up resistance is required for the bus control signals to prevent malfund by external noise when they are at high impedance.

Bus permission is granted at the end of the bus cycle. When the bus is requested, the bus permission is granted at the end of the bus cycle. released immediately if there is no ongoing bus cycle. If there is a current bus cycle, t released until the bus cycle ends. Even when a bus cycle does not appear to be in prog viewed from off-chip, it is not possible to determine immediately whether the bus has released by looking at  $\overline{CSn}$  or other control signals, since a bus cycle (such as wait ins between access cycles) may have been started internally. The bus cannot be released of transfers for cache filling, DMAC 16-byte block transfers (16 + 16 = 32-byte transfers

address mode), or E-DMAC 16-byte block transfers. Likewise, the bus cannot be release the read and write cycles of a TAS instruction. Arbitration is also not performed betw



peripheral modules are possible even if the external bus is not held.

Figures 7.57 (a) and 7.57 (b) show the timing charts in the cases that bus requests occur simultaneously from the E-DMAC, DMAC, and CPU. These cases are based on the fol settings:

- The CS2 and CS3 spaces are set for synchronous DRAM.
- The CAS latency is one cycle.
- The E-DMAC is enabled at both the transmitter and receiver (the buffer and descrip CS3 space).
- The DMAC is enabled in only one channel that is set to auto-request mode, cycle-si and 16-byte dual-address transmission (CS2 space).
- Burst read and single write are set to synchronous DRAM.

Rev. 2.00 Mar 09, 2006 page 346 of 906

REJ09B0292-0200




Figure 7.57 (a) Bus Arbitration Timing

(E-DMAC Read → DMAC 16-Byte Transmission → CPU Read)

RENESAS




Figure 7.57 (b) Bus Arbitration Timing (E-DMAC Write → DMAC 16-Byte Transmission → CPU Read)

Rev. 2.00 Mar 09, 2006 page 348 of 906 REJ09B0292-0200

signals DACK0 and DACK1.

When the DRAM has finished precharging, the bus is released. The synchronous DRA issues a precharge command to the active bank. After this is completed, the bus is release sequence is as follows. First, the address bus and data bus been specific bus release sequence is as follows.

impedance synchronously with a rise of the clock. Half a cycle later, the bus use enable asserted synchronously with a fall of the clock. Thereafter the bus control signals  $(\overline{BS} \ \overline{CASn}, \overline{WEn}, \overline{RD}, \overline{RD}/\overline{WR})$  become high impedance at a rise of the clock. These bus of signals are driven high at least 2 cycles before they become high impedance. Sampling request signals occurs at the clock fall.

The sequence when the bus is taken back from the slave is as follows. When the negatis detected at a clock fall, high-level driving of the bus control signals starts half a cycle bus use enable signal is then negated at the next clock fall. The address bus and data starting at the next clock rise. The bus control signals are asserted and the bus cycle as from the same clock rise at which the address and data signals are driven, at the earlier

7.58 shows the timing of bus arbitration.

To reduce the overhead due to arbitration with a user-designed slave, a number of confaccesses may be attempted. In this case, to insure dependable refreshing, the design means for the slave to release the bus before it has held it for a period exceeding the refresh of SH7616 is provided with the REFOUT pin to send a signal requesting the bus while refresh execution is being kept waiting. REFOUT is asserted while refresh execution is being until the bus is acquired. When the external slave device receives this signal and release the bus is returned to the chip and refreshing can be executed.

control signals

Figure 7.58 Bus Arbitration

#### 7.10 Additional Items

#### **7.10.1** Resets

negation is simultaneous with turning the output buffer off. All control registers are initialized, when a manual reset is performed, the currently executing bus cycle only is and then the chip waits for an access. When a cache-filling or DMAC/E-DMAC 16-byte executing, the CPU, DMAC, or E-DMAC that is the bus master ends the access in a lounit, since the access request is canceled by the manual reset. This means that when a manual reset, the RTCNT does not count up, so no refresh request is generated, and a ris not initiated. To preserve the data of the DRAM and synchronous DRAM, the pulse

The bus state controller is completely initialized only in a power-on reset. All signals a immediately negated, regardless of whether or not the chip is in the middle of a bus cycle.

The bus-release operation of this LSI during a manual reset is described below.

manual reset must be shorter than the refresh interval.

- BRLS signal is asserted before transition to manual reset state and continues to be a during manual reset
- In this LSI, the BGR signal is continuously asserted to retain the bus-release state.
   BRLS signal is asserted before transition to manual reset state and negated during negatives.
- BRLS signal is asserted during manual reset
  In this LSI, the BGR signal is not asserted until the manual reset is released.

In this LSI, the BGR signal is negated to acquire the bus.

Rev. 2.00 Mar 09, 2006 page 350 of 906 REJ09B0292-0200

The DMAC can access on-chip memory other than cache memory, but cannot access memory. When the DMAC causes a write to external memory, the external memory of the cache contents may be different. When external memory contents are rewritten by transfer, the cache memory must be purged by software if there is a possibility that the that address is present in the cache.

from the internal bus, but not the other way around. This results in the following.

When the CPU starts a read access, if the access is to a cache area, a cache search is fit performed. This takes one cycle. If there is data in the cache, it fetches it and complete If there is no data in the cache, a cache filling is performed via the internal bus, so four consecutive longword reads occur. For misses that occur when byte or word operands or branches occur to odd word boundaries (4n + 2 addresses), the filling is always per longword accesses on the chip-external interface. In the cache-through area, the access

For cache-through areas and on-chip peripheral module read cycles, after an extra cycle determine the cycle, the read cycle is started through the internal bus. Read data is a CPU through the cache bus.

actual access address. When the access is an instruction fetch, the access size is always

When write cycles access the cache area, the cache is searched. When the data of the address is found, it is written here. The actual write occurs in parallel to this via the in write-through mode. In write-back mode, the actual write is not performed until a reploperation occurs for the relevant address. When the right to use the internal bus is held notified that the write is completed without waiting for the end of the actual off-chip with the right to use the internal bus is not held, as when it is being used by the DMAC or this a wait until the bus is acquired before the CPU is notified of completion.

Accesses to cache-through areas and on-chip peripheral modules work the same as in area, except for the cache search and write.

Because the bus state controller has one level of write buffer, the internal bus can be a another access even when the chip-external bus cycle has not ended. After a write has performed to low-speed memory off the chip, performing a read or write with an on-c



write cycle. When both the source address and destination address of the DMA are exte to the chip, however, it must wait until the completion of the previous write cycle before the next read cycle.

The E-DMAC can perform access involving external memory, but not access involving chip memory or peripheral modules.

#### 7.10.3 STATS1 and STATS0 Pins

output from these pins show the external access status. Encoded output is provided for following categories: CPU (cache hit/cache disable), DMAC (external access only), E-and Others (refresh, internal access, etc..). All output is synchronized with the address The encoding patterns are shown in table 7.9, and the output timing in figure 7.59.

The SH7616 has two pins, STATS1 and STATS0, to identify the bus master status. The

**Table 7.9 Encoding Patterns** 

STATS1	STATS0
0	0
	1
1	0
	1
	STATS1 0 1

Rev. 2.00 Mar 09, 2006 page 352 of 906 REJ09B0292-0200

# Figure 7.59 STATS Output Timing

### 7.10.4 BUSHiZ Specification

The  $\overline{\text{BUSHiZ}}$  pin is needed when the SH7616 is connected to a PCI controller via a PCI and the PCI master and SH7616 share local memory on the SH7616 bus. By using the combination with the  $\overline{\text{WAIT}}$  pin, it is possible to place the bus and specific control significant high-impedance state while keeping the SH7616's internal state halted. The condition establishing the high-impedance state, the applicable pins, and the bus timing (figure shown below. See the Application Note for an example of PCI bridge connection.

- High-impedance conditions: Not dependent on BCR settings etc. when  $\overline{WAIT} = L$  $\overline{BUSHiZ} = L$
- Applicable pins: A[24:0], D[31:0], CS3, RD/WR, RD, RAS, CAS/OE, DQMLL/VDQMLU/WE1, DQMUL/WE2, DQMUU/WE3 (total of 66 pins)




Figure 7.60 BUSHiZ Bus Timing

- 1. Can be used when memory is shared by the CPU and an external device.
- 2. When BUSHiZ is asserted after asserting WAIT, the CPU appears to release the b
- 3. When it becomes possible to access the shared memory, BUSHiZ is negated.
- 4. When the data is ready,  $\overline{WAIT}$  is negated.

This procedure allows the CPU and an external device to share memory.

Rev. 2.00 Mar 09, 2006 pag

9, 2006 paç REJ09



delayed on the system side.

Cases in which a synchronous DRAM write and normal space access occur consecutive shown in table 7.10.

# Table 7.10 access sequence

Write to Synchronous DRAM	Normal Space Access
CPU	DMA
DMA	CPU
DMA	DMA

Note: When an access by the CPU is performed immediately after a write by the CPU, the accesses are not consecutive.

Rev. 2.00 Mar 09, 2006 page 354 of 906 REJ09B0292-0200




Figure 7.61 Normal Space Access Immediately after Synchronous DRAM



When connecting an external device to the synchronous DRAM, not only CSnN and D also other instructions for the synchronous DRAM such as CSnN, RASN, CASN and F must be recognized for the estimation of an access sequence.

In some cases, it is difficult to specify read and write cycles only with CSnN and DAC

Rev. 2.00 Mar 09, 2006 page 356 of 906

REJ09B0292-0200

supported for cache operation.

Four 32-bit accesses are required to update a line. Since the number of entries is 64, the (A9 to A4) in each address determine the entry. A four-way set associative configurates on up to four different instructions/data can be stored in the cache even when entry admatch. To efficiently use four ways having the same entry address, replacement is proon a pseudo-LRU (least-recently used) replacement algorithm.

Each line of cache memory consists of 16 bytes. Cache memory is always updated in

The cache configuration is shown in figure 8.1, and addresses in figure 8.2.




Figure 8.1 Cache Configuration



#### 8.1.1 **Register Configuration**

Table 8.1 shows the cache register configuration.

Table 8.1 **Register Configuration** 

Name	Abbrev.	R/W	Initial Value	Addres
Cache control register	CCR	R/W	H'00	H'FFFF

#### 8.2 **Register Description**

#### 8.2.1 Cache Control Register (CCR)

The cache control register (CCR) is used for cache control. CCR must be set and the ca be initialized before use. CCR is initialized to H'00 by a power-on reset or manual rese

Bit:	7	6	5	4	3	2	1
	W1	W0	WB	CP	TW	OD	ID
Initial value:	0	0	0	0	0	0	0
₽\\\/·	R/M	₽/M	RΛΛ	RΛΛ	RΛΛ	R/M	RΛΛ

Bits 7 and 6—Way Specification Bit (W1, W0): W1 and W0 specify the way when an array is directly accessed by address specification.

Bit 7: W1	Bit 6: W0	Description	
0	0	Way 0	(Ir
	1	Way 1	
1	0	Way 2	
	1	Way 3	

Rev. 2.00 Mar 09, 2006 page 358 of 906

REJ09B0292-0200

and LRU information of all ways are initialized to 0. After initialization is completed, reverts to 0. The CP bit always reads 0.

Description

Normal operation

Bit 4: CP

0

1	Cache purge
Note:	Always read 0.
Rit 3	_Two_Way Mode (TW): TW is the two_way mode hit. The cache operates as:

Two-Way Mode (TW): TW is the two-way mode bit. The cache operates as a associative cache when TW is 0 and as a two-way set associative cache and 2-kbyte R TW is 1. In the two-way mode, ways 2 and 3 are cache and ways 0 and 1 are RAM. W are read or written by direct access of the data array according to address space specif

	•	•	•	•	-
Bit 3: TW	Description				
0	Four-way mode				
1	Two-way mode				

Bit 2—Data Replacement Disable Bit (OD): OD is the bit for disabling data replacem this bit is 1, data fetched from external memory is not written to the cache even if ther miss. Cache data is, however, read or updated during cache hits. OD is valid only when

Bit 2: OD	Description
0	Normal operation
1	Data not replaced even when cache miss occurs in data access

REJ09

Bit 0—Cache Enable Bit (CE): CE is the cache enable bit. Cache can be used when CE

Bit 0: CE	Description	
0	Cache disabled	ıl)
1	Cache enabled	

# 8.3 Address Space and the Cache

The address space is divided into six partitions. The cache access operation is specified addresses. Table 8.2 lists the partitions and their cache operations. For more informatio address spaces, see section 7, Bus State Controller. Note that the spaces of the cache are cache-through area are the same.

**Table 8.2** Address Space and Cache Operation

Addresses		
A31-A29	Partition	Cache Operation
000	Cache area	Cache is used when the CE bit in
001	Cache-through area	Cache is not used
010	Associative purge area	Cache line of the specified address (disabled)
011	Address array read/write area	Cache address array is accessed
110	Data array read/write area	Cache data array is accessed dire
111	I/O area	Cache is not used

REJ09B0292-0200



is called a cache hit (when any one of the way tag addresses and the tag address of the output from the CPU match). In proper use, the tag addresses of each way differ from and the tag address of only one way will match. When none of the way tag addresses called a cache miss. Tag addresses of entries with valid bits of 0 will not match in any

When a cache hit occurs, data is read from the data array of the way that was matched the entry address, the byte address within the line, and the access data size, and is sent The address output on the cache address bus is calculated in the CPU's instruction exe and the results of the read are written during the CPU's write-back stage. The cache and cache data bus both operate as pipelines in concert with the CPU's pipeline struct address comparison to data read requires 1 cycle; since the address and data operate as consecutive reads can be performed at each cycle with no waits (figure 8.3).




Figure 8.3 Read Access in Case of a Cache Hit



it is also output to the cache data bus and the read data is sent to the CPO.

The internal address bus and internal data bus also function as pipelines, just like the ca (figure 8.4).




Figure 8.4 Read Access in Case of a Cache Miss

Rev. 2.00 Mar 09, 2006 page 362 of 906

REJ09B0292-0200






Figure 8.5 Write Access (Write-Through)

Rev. 2.00 Mar 09, 2006 pag

REJ09




Figure 8.6 Write Access in Case of a Cache Hit (Write-Back)

When a cache miss occurs, the way for replacement is determined using the LRU infor the write address from the CPU is written in the address array for that way. Simultaneo valid bit and update bit are set to 1. Since the 16 bytes of data for replacing the data arr simultaneously read when the data on the cache bus is written to the cache, the address cache address bus is output to the internal address bus and 4 longwords are read consect The access order is such that, for the address output to the internal address, the byte address from the cache comes last. The read data on the internal data bus is written sequentially cache data array.

The internal address bus and internal data bus also function as pipelines, just like the ca (figure 8.7).

Rev. 2.00 Mar 09, 2006 page 364 of 906 REJ09B0292-0200




Figure 8.7 Write Access in Case of a Cache Miss (Write-Back)

When the update bit of an entry to be replaced in write-back mode is 1, write-back to memory is necessary. To improve performance, the entry to be replaced is first transfer write-back buffer, and fetching of the new entry into the cache is given priority over the back. When the new entry has been fetched into the cache, the write-back buffer context written back to external memory. The cache can be accessed during this write-back.

The write-back buffer can hold one cache line (16 bytes) of data and its address. The of the write-back buffer is shown in figure 8.8.




Figure 8.8 Write-Back Buffer Configuration



operation is the same as the write shown in figure 6.5.




Figure 8.9 Reading Cache-Through Areas

#### 8.4.4 The TAS Instruction

The TAS instruction reads data from memory, compares it to 0, reflects the result in the the status register (SR), and sets the most significant bit to 1. It is an instruction that wr same address. Accesses to the cache area are handled in the same way as ordinary data

#### 8.4.5 Pseudo-LRU and Cache Replacement

bytes) of memory and replaced. It is therefore necessary to decide which of the four wa replaced. It can generally be expected that a way that has been infrequently used recent unlikely to be used next. This algorithm for replacing ways is called the least recently t replacement algorithm, or LRU. The hardware to implement it, however, is complex. F

When a cache miss occurs during a read, the data of the missed address is read from 1 l

Rev. 2.00 Mar 09, 2006 page 366 of 906 REJ09B0292-0200



replacement occurs after a cache miss. Table 8.3 shows the rewrite values; table 8.4 sl the way to be replaced is selected.

After a cache purge by means of the CP bit in CCR, all the LRU information is zeroiz initial order of use is way  $3 \rightarrow \text{way } 2 \rightarrow \text{way } 1 \rightarrow \text{way } 0$ . Thereafter, the way is select to the order of access in the program. Since the replacement will not be correct if the linappropriate value, the address array write function can be used to rewrite. When this sure not to write a value other than 0 as the LRU information.

When the OD bit or ID bit in CCR is 1, cache replacement is not performed even if a occurs during data read or instruction fetch. Instead of replacing, the missed address dand directly transferred to the CPU.

The two-way mode of the cache set by CCR's TW bit can only be implemented by rep 2 and 3. Comparisons of address array tag addresses are carried out on all four ways e way mode, so the valid bits of ways 1 and 0 must be cleared to 0 before beginning oper two-way mode.

Writing for the tag address and valid bit for cache replacement does not wait for the rememory to be completed. If a memory access is aborted due to a reset, etc., during repthere will be a discrepancy between the cache contents and memory contents, so a purperformed.




Figure 8.10 LRU Information and Access Sequence



Table 8.4 Selection Conditions for Replaced Way

	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Е
Way 0	1	1	1	_	_	_
Way 1	0	_	_	1	1	_
Way 2	_	0	_	0	_	1
Way 3	_	_	0	_	0	0

Note: —: Don't care.

#### 8.4.6 Cache Initialization

Purges of the entire cache area can only be carried out by writing 1 to the CP bit in CC. 1 to the CP bit initializes the valid bit of the address array, and all bits of the LRU infor 0. Cache purges are completed in 1 cycle, but additional time is required for writing to Always initialize the valid bit and LRU before enabling the cache.

When the cache is enabled, instructions are read from the cache even during writing to means that the prefetched instructions are read from the cache. To do a proper purge, w CCR's CE bit, then disable the cache and purge. Since CCR's CE bit is cleared to 0 by reset or manual reset, the cache can be purged immediately by a reset.

# 8.4.7 Associative Purges

Associative purges invalidate 1 line (16 bytes) corresponding to specific address content the contents are in the cache.

When the contents of a shared address are rewritten by one CPU in a multiprocessor coor a configuration in which the chip's internal E-DMAC (or DMAC) and CPU share more address must be invalidated in the cache of the other CPU if it is present there.

Rev. 2.00 Mar 09, 2006 page 368 of 906

REJ09B0292-0200



Associative pu	ırge:				
Bit	31 29 28		10 9	9 4	3
Address	010	Tag address		Entry address	-
Number of bits	3	19		6	4

Figure 8.11 Associative Purge Access

## 8.4.8 Cache Flushing

and CPU share memory, the rewritten data must be written back to the main memory, cache contents invalidated, before the bus is granted by the CPU in the chip to another (external master, E-DMAC, or DMAC). The chip does not support an instruction or p flushing the contents of specific addresses, so in order to execute a cache flush it is ne perform reads in a 4-kbyte space (cache area) other than the address space to be flushed cache, and intentionally create cache misses. For this purpose, cache accesses should be every 16 bytes. By this means, write-backs are generated and the contents written to the CPU in the chip are written back to the main memory, enabling flushing to be exelled the time for rereading data to be left in the cache. Therefore, if the overhead due to us write-back method is of concern when constructing a system in which a number of mamemory, the shared area should be made a cache-through area in order to maintain co

When the CPU rewrites the contents of a specific shared address in the cache by write multiprocessor configuration or a configuration in which the chip's internal E-DMAC

## 8.4.9 Data Array Access

or longword access can be used on the data array. Data array accesses are completed is a read and 2 cycles for a write. Since only the cache bus is used, the operation can proparallel even when another master, such as the DMAC, is using the bus. The data array accesses are completed in a read and 2 cycles for a write.

The cache data array can be read or written directly via the data array read/write area.

Rev. 2.00 Mar 09, 2006 pag REJ09



Data array r	read/write:						
Bit 31	28			12 11 10	9	3	0
Address 1	110	-	Tag address	W	Entry address	ВА	
Number of bits 3	,		19		6	4	
Bit		31					
Data				Data		:	
Num	ber of bits			32		•	
BA: Byte address within line		n line	W: Way specific	ation			
· ·							

Figure 8.12 Data Array Access

## 8.4.10 Address Array Access

The address array of the cache can be accessed so that the contents fetched to the cache checked for purposes of program debugging or the like. The address array is mapped of H'60000000 to H'600003FF. Since all of the ways are mapped to the same addresses, we selected by rewriting the W1 and W0 bits in CCR. The address array can only be access longwords.

When the address array is read, the tag address, LRU information, and valid bit are out. When the address array is written to, the tag address, and valid bit are written from the address bus. The write address must therefore be calculated before the write is perform information is written from the cache data bus, but 0 must always be written to prevent malfunctions.

Rev. 2.00 Mar 09, 2006 page 370 of 906 REJ09B0292-0200




Figure 8.13 Address Array Access

## 8.5 Cache Use

### 8.5.1 Initialization

Cache memory is not initialized in a reset. Therefore, the cache must be initialized by before use. The cache is initialized by zeroizing all address array valid bits and LRU i The address array write function can be used to initialize each line, but it is simpler to once by writing 1 to the CP bit in CCR. Figure 8.14 shows how to initialize the cache.

MOV.W	#H'FE92, R1	
MOV.B	@R1, R0	;
AND	#H'FE, RO	;
MOV.B	#R0, @R1	; Cache disable
OR	#H'10, R0	
MOV.B	R0, @R1	; Cache purge
OR	#H'01, R0	
MOV.B	R0, R1	; Cache enable

Figure 8.14 Cache Initialization

Rev. 2.00 Mar 09, 2006 pag REJ09



An associative purge is used to purge specific lines. Since cache lines are 16 bytes long performed in a 16-byte units. The four ways are checked simultaneously, and only line data corresponding to specified addresses are purged. When addresses do not match, the specified address is not fetched to the cache, so no purge occurs.

```
; Purging 32 bytes from address R3

MOV.L #H'40000000, R0

XOR R1, R1

MOV.L R1, @(R0, R3)

ADD #16, R3

MOV.L R1, @(R0, R3)
```

Figure 8.15 Purging Specific Addresses

When it is troublesome to purge the cache after every DMA transfer, it is recommended OD bit in CCR be set to 1 in advance. When the OD bit is 1, the cache operates as each only for instructions. However, when data is already fetched into cache memory, specificache memory must be purged for DMA transfers.

### 8.5.3 Cache Data Coherency

The cache memory does not have a snoop function. This means that when data is share bus master other than the CPU, software must be used to ensure the coherency of data. purpose, the cache-through area can be used, or a cache purge can be performed with p logic using write-through.

When the cache-through area is to be used, the data shared by the bus masters is placed cache-through area. This makes it easy to maintain data coherency, since access of the through area does not fetch data into the cache. When the shared data is accessed repeat the frequency of data rewrites is low, a lower access speed can adversely affect perform

Rev. 2.00 Mar 09, 2006 page 372 of 906 REJ09B0292-0200



always be used for a TAS instruction read.

When the update unit is small, specific addresses can be purged, so only the relevant a purged. When the update unit is larger, it is faster to purge the entire cache rather than the addresses in order, and then read the data that previously existed in the cache again external memory.

When write-back is used, coherency can be maintained by executing write-backs (flus memory by means of intentional cache miss reads, but since executing flushing incurs overhead, use of write-through or accessing the cache-through area is recommended in which a number of masters share memory.

## 8.5.4 Two-Way Cache Mode

The 4-kbyte cache can be used as 2-kbyte RAM and 2-kbyte mixed instruction/data caby setting the TW bit in CCR to 1. Ways 2 and 3 become cache, and ways 0 and 1 because of the cache, and the cache of the cache of

Initialization is performed by writing 1 to the CP bit in CCR, in the same way as with valid bit, and LRU bits are cleared to 0.

When LRU information is initialized to zero, the initial order of use is way  $3 \rightarrow \text{way } 2$  way 3 or way 2 is selected for replacement in accordance with the LRU information. To conditions for updating the LRU information are the same as for four-way mode, excellent of ways is two.

When designated as 2-kbyte RAM, ways 0 and 1 are accessed by data array access. Fishows the address mapping.




Figure 8.16 Address Mapping of 2-kbyte RAM in the Two-Way Mode

# 8.6 Usage Notes

## **8.6.1 Standby**

Disable the cache before entering the standby mode for power-down operation. After refrom standby, initialize the cache before use.

## 8.6.2 Cache Control Register

Changing the contents of CCR also changes cache operation. The chip makes full use operations, so it is difficult to synchronize access. For this reason, change the contents control register simultaneously when disabling the cache or after the cache is disabled. changing the CCR contents, perform a CCR read.

Rev. 2.00 Mar 09, 2006 page 374 of 906

REJ09B0292-0200

receive Ethernet DMACs (E-DMACs) in the SH7616, and carries out high-speed data and from memory.

## 9.1.1 Features

The EtherC has the following features:

- Transmission and reception of Ethernet/IEEE802.3 frames
- Supports 10/100 Mbps transfer
- Supports full-duplex and half-duplex modes
- Conforms to IEEE802.3u standard MII (Media Independent Interface)
- Magic Packet detection and Wake On LAN (WOL) signal output
- CAM (Content Addressable Memory) match signal input function




Figure 9.1 Configuration of Ethernet Controller (EtherC)

**Transmit Controller:** Transmit data is stored in the transmit FIFO from memory via t E-DMAC. The transmit controller assembles this data into an Ethernet/IEEE802.3 fram outputs to the MII. After passing through the MII, the transmit data is sent onto the line LSI. The main functions of the transmit controller are as follows:

- Frame assembly and transmission
- CRC calculation and provision to frames
- Data retransmission in case of a collision (up to 15 times)
- Compliant with MII in IEEE802.3u standard
- Byte-nibble conversion supporting PHY-LSI speed

Rev. 2.00 Mar 09, 2006 page 376 of 906 REJ09B0292-0200

- Nibble-byte conversion supporting PHY-LSI speed
- Magic Packet monitoring
- CAM (Content Addressable Memory) match signal input function

Command/Status Interface: This interface provides various command/status registe the EtherC, and performs access to PHY-LSI internal registers via the MII.

RENESAS

Rev. 2.00 Mar 09, 2006 pag

REJ09

				reference signal
	RX-CLK	Receive clock	Input	RX-DV, ERXD0 to ERXD3, RX-E reference signal
	TX-EN	Transmit enable	Output	Indicates that transmit data is rea ETXD0 to ETXD3
	ETXD0- ETXD3	Transmit data (4-bit)	Output	4-bit transmit data
	TX-ER	Transmit error	Output	Notifies PHY-LSI of error during t
	RX-DV	Receive data valid	Input	Indicates that there is valid receiv ERXD0 to ERXD3
	ERXD0- ERXD3	Receive data (4-bit)	Input	4-bit receive data
	RX-ER	Receive error	Input	Identifies error state occurring du reception
	CRS	Carrier detect	Input	Carrier detection signal
	COL	Collision detect	Input	Collision detection signal
	MDC	Management data clock	Output	Reference clock signal for informations transfer via MDIO
	MDIO	Management data input/output	Input/ output	Bidirectional signal for exchange management information betwee PHY
Other	LNKSTA	Link status	Input	Inputs link status from PHY-LSI
	EXOUT	General-purpose external output	Output	External output pin
	WOL	Wake-On-LAN	Output	Magic packet reception
	CAMSEN	CAM input	Input	CAM match signal input function

I ype

MII

viation

TX-CLK

Name

Transmit clock

1/0

Input

Function

TX-EN, ETXD0 to ETXD3, TX-ER

CRC e	rror frame receive counter register	CEFCR	R/W			
Frame	receive error counter register	FRECR	R/W			
Too-sh	ort frame receive counter register	TSFRCR	R/W			
Too-lor	ng frame receive counter register	TLFRCR	R/W			
Residu	al-bit frame counter register	RFCR	R/W			
Multica	st address frame counter register	MAFCR	R/W			
Notes:	All registers must be accessed as	32-bit units.				
Reserved bits in a register should only be written with						
	The value read from a reserved bit	is not guarar	iteed.			
	1. Individual bits are cleared by wi	riting 1.				

2. Cleared by a write to the register.

EtherC status register

PHY interface register

PHY status register

MAC address high register

MAC address low register

Receive flame length register

Lost carrier counter register

Transmit retry over counter register

Single Collision detect counter register

Delay Collision detect counter register

Carrier not detect counter register

Illegal frame length counter register

EtherC interrupt permission register



**ECSR** 

PIR

MAHR

MALR

**RFLR** 

PSR

TROCR

**SCDCR** 

CDCR

LCCR

**CNDCR** 

**IFLCR** 

**ECSIPR** 

R/W\*1

R/W

R/W

R/W

R/W

R/W

R/W\*2

with 0.

R

H'00000000

H'00000000

H'0000000X

H'00000000

Rev. 2.00 Mar 09, 2006 pag

H'F

H'F

H'F H'F

H'F

H'F

H'F

H'F

H'F

H'F

H'F

H'F

H'F

H'F

H'F

H'F

H'F

H'F

H'F

REJ09

	_	_	_	PRCEF	_	_
Initial value:	0	0	0	0	0	0
R/W:	R	R	R	R/W	R	R
Bit:	7	6	5	4	3	2
	_	RE	TE	_	ILB	ELB
Initial value:	0	0	0	0	0	0
R/W:	R	R/W	R/W	R	R/W	R/W

13

12

11

14

10

9 **MPDE** 0 R/W

> 1 DM 0

R/W

The EtherC mode register specifies the operating mode of the Ethernet controller. The this register are normally made in the initialization process following a reset.

Notes: Operation mode settings must not be changed while the transmitting and receiv functions are enabled. To modify bits other than the ECMR's RE and TE bits, f procedures below.

- 1. Return EtherC and E-DMAC to their initial state by means of the software r (SWR) in the E-DMAC mode register (EDMR), and make new settings.
- 2. Set the RE and TE bits to 0 to disable them before modifying bits. Since a fi be transmitted or received, wait for at least a maximum frame transfer time changing bits other than the RE and TE bits.

Bits 31 to 13—Reserved: These bits are always read as 0. The write value should always

Rev. 2.00 Mar 09, 2006 page 380 of 906

Bit:

15

REJ09B0292-0200



Bits 11 and 10—Reserved: These bits are always read as 0. The write value should always read as 0.

Bit 9—Magic Packet Detection Enable (MPDE): Enables or disables Magic Packet de hardware to allow activation from the Ethernet. When the Magic Packet is detected, it to the EtherC status register and the WOL pin notifies peripheral LSIs that the Magic been received.

0	Magic Packet detection is not enabled
1	Magic Packet detection is enabled

Bits 8 and 7—Reserved: These bits are always read as 0. The write value should alwa

Bit 6—Receiver Enable (RE): Enables or disables the receiver.

Description

Description

the frame is completed.

Bit 9: MPDE

Bit 6: RE

	Para Para
0	Receiver is disabled (
1	Receiver is enabled
Note:	If a switch is made from the receiver-enabled state (RE = 1) to the receiver-disa

(RE = 0) while a frame is being received, the receiver will not be disabled until

Bit 5—Transmitter Enable	(TE): Enables	or disables the	transmitter.

Bit 5:	TE Description
0	Transmitter is disabled
1	Transmitter is enabled
Motor	If a quitable made from the transmitter enabled state $(T\Gamma = 1)$ to the transmit

Note: If a switch is made from the transmitter-enabled state (TE = 1) to the transmitter state (TE = 0) while a frame is being transmitted, the transmitter will not be disatransmission of the frame is completed.

Rev. 2.00 Mar 09, 2006 pag REJ0



Bit 2—External Loop Back Mode (ELB): The value in this register is output directly to SH7616's general-purpose external output pin (EXOUT). This is used for loopback mo directives, etc., in the PHY-LSI, using the EXOUT pin.

0	Low-level output from EXOUT pin
1	High-level output from EXOUT pin
Note:	In order for PHY loopback to be implemented using this function, the PHY-LSI pin corresponding to the EXOLIT pin

Bit 1—Duplex Mode (DM): Specifies the EtherC transfer method.

Description

Bit 1:	DM Description	
0	Half-duplex transfer is specified	(
1	Full-duplex transfer is specified	
Note:	When internal loopback mode is specified (ILB = 1), full-duplex transfer (DM =	=

Bit 0—Promiscuous Mode (PRM): Setting this bit enables all Ethernet frames to be rec

Dit o Tronnisc	dous Mode (1 1011). Setting this off chaoles an Ethernet 1	raines to	00 100
Bit 0: PRM	Description		
0	EtherC performs normal operation		(lı

EtherC performs promiscuous mode operation 1

"All Ethernet frames" means all receivable frames, irrespective of differences or Note: enabled/disabled status (destination address, broadcast address, multicast bit, e

Rev. 2.00 Mar 09, 2006 page 382 of 906 REJ09B0292-0200

used.

Bit 2: ELB



Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W*	R/W
Note: * The flag is	cleared by	writing 1.	Writing 0	does not	affect the	flag.	

— — LCHNG

The EtherC status register shows the internal status of the EtherC. This status informa reported to the CPU by means of interrupts. Individual bits are cleared by writing 1 to bits that generate an interrupt, the interrupt can be enabled or disabled by means of the corresponding bit in the EtherC status interrupt permission register (ECSIPR).

Bits 31 to 3—Reserved: These bits are always read as 0. The write value should always

Bit 2—LINK Signal Changed (LCHNG): Indicates that the LNKSTA signal input fro LSI has changed from high to low, or from low to high. This bit is cleared by writing Writing 0 to this bit has no effect.

0		LNKSTA signal change has not been detected (
1		LNKSTA signal change (high-to-low or low-to-high) has been deter
Notes:	1.	The current link status can be checked by referencing the LMON bit in the interface status register (PSR).
	2.	Signal variation may be detected when the LNKSTA function is selected by

Description

Bit 2: LCHNG

control register (PACR) of the pin function controller (PFC).

Bit 1—Magic Packet Detection (MPD): Indicates that a Magic Packet has been detect line. This bit is cleared by writing 1 to it. Writing 0 to this bit has no effect.

Description	
Magic Packet has not been detected	(
Magic Packet has been detected	
	Magic Packet has not been detected



i iii-Loi uscu.

#### 9.2.3 **EtherC Interrupt Permission Register (ECSIPR)**

Bit:	31	30	29		11	10	9
			_		_	_	
Initial value:	0	0	0		0	0	0
R/W:	R	R	R		R	R	R
Bit:	7	6	5	4	3	2	1
			_	_	_	LCHNGI P	MPDIP
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W

This register enables or disables the interrupt sources indicated by the EtherC status reg bit in this register enables or disables the interrupt indicated by the corresponding bit in status register.

Bits 31 to 3—Reserved: These bits are always read as 0. The write value should always

Bit 2— LINK Signal Changed Interrupt Permission (LCHNGIP): Controls interrupt no by the LINK Signal Changed bit.

Bit 2: LCHNGIP	Description	
0	Interrupt notification by LCHNG bit in ECSR is disabled	(1
1	Interrupt notification by LCHNG bit in ECSR is enabled	

Rev. 2.00 Mar 09, 2006 page 384 of 906

REJ09B0292-0200



the Illegal Carrier Detection bit.

Bit 0: ICDIP	Description	
0	Interrupt notification by ICD bit in ECSR is disabled	(
1	Interrupt notification by ICD bit in ECSR is enabled	

# 9.2.4 PHY Interface Register (PIR)

Bit:

R/W:

R

Initial value:	0	0	0		0	0	0
R/W:	R	R	R		R	R	R
Bit:	7	6	5	4	3	2	1
	_	_		_	MDI	MDO	MME
Initial value:	0	0	0	0	*	0	0

R

R

R

R/W

R/W

Note: \* Undefined

PIR provides a means of accessing PHY-LSI internal registers via the MII.

R

Bits 31 to 4—Reserved: These bits are always read as 0. The write value should always

Bit 3— MII Management Data-In (MDI): Indicates the level of the MDIO pin.

Bit 2— MII Management Data-Out (MDO): Outputs the value set to this bit by the M

when the MMD bit is 1.

Bit 1— MII Management Mode (MMD): Specifies the data read/write direction with MII. Read direction is indicated by 0, and write direction by 1.

Bit:	15	14	13	12	11	10	9
	MA31	MA30	MA29	MA28	MA27	MA26	MA25
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						
Bit:	7	6	5	4	3	2	1
	MA23	MA22	MA21	MA20	MA19	MA18	MA17
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						
The upper 32 bits of the 48-bit MAC address are set in MARH. The setting in this regis normally made in the initialization process after a reset.							
Note: The MAC address setting must not be changed while the transmitter and receiv enabled. First return the EtherC and E-DMAC modules to their initial state by 1							

IVI<del>/\4</del>/

0

R/W

23

**MA39** 

0

R/W

Initial value:

Initial value:

R/W:

Bit:

R/W:

IVIA40

0

R/W

22

MA38

0

R/W

IVIA43

0

R/W

21

**MA37** 

0

R/W

IVI<del>/\44</del>

0

R/W

20

MA36

0

R/W

IVIA43

0

R/W

19

**MA35** 

0

R/W

IVIA42

0

R/W

18

MA34

0

R/W

1VI/<del>14</del> I

0

R/W

17

**MA33** 

0

R/W

the SWR bit in the E-DMAC mode register (EDMR), then make the new setting Bits 31 to 0—MAC Address Bits 47 to 16 (MA47 to MA16): Used to set the upper 32 MAC address.

If the MAC address to be set in the SH7616 is 01-23-45-67-89-AB (hexadecim

value set in this register is H'01234567.

Rev. 2.00 Mar 09, 2006 page 386 of 906 REJ09B0292-0200

Initial value:
R/W:
Bit:
Dit.
Initial value:
R/W:

Bit:	7	
	MA7	
lue:	0	

R/W

MA15

0

R/W

MA14

0

R/W

6

0

R/W

5 MA6 MA5

**MA13** 

0

R/W

0

R/W

The lower 16 bits of the 48-bit MAC address are set in MARL. The setting in this reg

MA4

**MA11** 

0

R/W

3

MA3

0

R/W

**MA12** 

0

R/W

4

0

R/W

2 MA2

0

R/W

**MA10** 

0

R/W

1 MA1 0

R/W

MA9

0

R/W

The MAC address setting must not be changed while the transmitter and recei enabled. First return the EtherC and E-DMAC modules to their initial state by

normally made in the initialization process after a reset.

the SWR bit in the E-DMAC mode register (EDMR), then make the new setti Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always

Bits 15 to 0—MAC Address Bits 15 to 0 (MA15 to MA0): Used to set the lower 16 b MAC address.

If the MAC address to be set in the SH7616 is 01-23-45-67-89-AB (hexadecin value set in this register is H'000089AB.

Rev. 2.00 Mar 09, 2006 pag

REJ09

Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	RFL7	RFL6	RFL5	RFL4	RFL3	RFL2	RFL1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
This register specif	fies the ma	aximum fr	ame lengt	h (in bytes	s) that can	be receive	ed by the
Bits 31 to 12—Res	served: Th	ese bits ar	e always r	read as 0.	Γhe write	value shou	ıld alway
Bits 11 to 0—Rece	eive Frame	e Length (1	RFL)				
H'000-H'5EE	1,5	18 bytes					
H'5EF	1,5	19 bytes					
H'5F0	1,52	20 bytes					
:	:						
H'7FF	2,04	47 bytes					

Notes: 1. The frame length refers to all fields from the destination address up to and ir

2. When data that exceeds the specified value is received, the part of the data

RFL11

RFL10

RFL9

higher than the specified value is discarded. Frame contents from the destination address up to and including the data ar transferred to memory. CRC data is not included in the transfer.

CRC data.

H'800-H'FFF

Rev. 2.00 Mar 09, 2006 page 388 of 906 REJ09B0292-0200

2,048 bytes

Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

PSR enables interface signals from the PHY-LSI to be read.

2

Bit 0— Link Monitor (LMON): The link status can be read by connecting the LINK s from the PHY-LSI. For information on the polarity, refer to the specifications for the be connected.

Bits 31 to 1—Reserved: These bits are always read as 0. The write value should always

Note: The LMON bit is set to 0 when the LNKSTA pin is at high level, and it is set the LNKSTA pin is at low level.

Initial value:	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2
	TROC7	TROC6	TROC5	TROC4	TROC3	TROC2
Initial value:	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W

TROC15 TROC14 TROC13 TROC12 TROC11 TROC10

TROCS

0 R/W

1 TROC1 0 R/W

in 16 retransmission attempts. When 16 transmission attempts have failed, TROCR is i by 1. When the value in this register reaches H'FFFF (65,535), the count is halted. The value is cleared to 0 by a write to this register (the write value is immaterial).

TROCR is a 16-bit counter that indicates the number of frames that were unable to be t

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always Bits 15 to 0—Transmit Retry Over Count 15 to 0 (TROC15 to TROC0): These bits ind number of frames that were unable to be transmitted in 16 retransmission attempts.

Rev. 2.00 Mar 09, 2006 page 390 of 906 REJ09B0292-0200

Initial value:	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
D:t.	7	0	_	4	•	0	4	
Bit:	/	6	5	4	3	2	1	
	COSDC7	COSDC6	COSDC5	COSDC4	COSDC3	COSDC2	COSDC	
Initial value:	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	R/W: R/W R/W R/W R/W R/W R/W R/W R/W Bits 31 to 0— Collision Detect Count 31 to 0 (COSDC31 to COSDC0): These bits incommumber of collisions from a start of transmission.							

Initial value:

Initial value:

R/W:

Bit:

R/W:

Bit:

0

R/W

23

0

R/W

15

0

R/W

22

0

R/W

14

0

R/W

21

0

R/W

13

0

R/W

20

0

R/W

12

COSDC15 COSDC14 COSDC13 COSDC12 COSDC11 COSDC10 COSDC

COSDC23 COSDC22 COSDC21 COSDC20 COSDC19 COSDC18 COSDC

0

R/W

19

0

R/W

11

0

0

R/W

18

0

R/W

10

0

Rev. 2.00 Mar 09, 2006 pag

0

R/W

17

0 R/W

9

0

REJ09

	COLDC1	COLDC1	COLDC1	COLDC1	COLDC1	COLDC1	
	5	4	3	2	1	0	
Initial value:	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	
Bit:	7	6	5	4	3	2	
	COLDC7	COLDC6	COLDC5	COLDC4	COLDC3	COLDC2	
Initial value:	0	0	0	0	0	0	

COLDC9

0

R/W

1 COLDC1

0

R/W

CDCR is a 16-bit counter that indicates the number of collisions that occurred on the li counting from a point 512 bits after the start of data transmission. When the value in th reaches H'FFFF (65,535), the count is halted. The counter value is cleared to 0 by a writegister (the write value is immaterial).

R/W

R/W

R/W

R/W

R/W

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always

Bits 15 to 0—Collision Detect Count 15 to 0 (COLDC15 to COLDC0): These bits indicount of collisions from a point 512 bits after the start of data transmission.

R/W

R/W:

Initial value:	0
R/W:	R/W
Bit:	7
	LCC7
Initial value:	0
R/W:	R/W

LCC15

LCC14

0

R/W

6

LCC6

Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
LCCR is a 16-bit of	counter tha	at indicates	s the numb	oer of time	es the carr	ier was los	st durin

LCC13

0

R/W

5

LCC5

LCC12

0

R/W

4

LCC4

LCC11

0

R/W

3

LCC3

LCC10

0

R/W

2

LCC2

Rev. 2.00 Mar 09, 2006 pag

REJ09

LCC

LCC.

0 R/W

transmission. When the value in this register reaches H'FFFF (65,535), the count is ha counter value is cleared to 0 by a write to this register (the write value is immaterial).

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always

Bits 15 to 0—Lost Carrier Count 15 to 0 (LCC15 to LCC0): These bits indicate the nu times the carrier was lost during data transmission.

	R/W:	R/W	R/W	R/W	R/W	R/W	
	Bit:	7	6	5	4	3	
		CNDC7	CNDC6	CNDC5	CNDC4	CNDC3	
I	nitial value:	0	0	0	0	0	
	R/W:	R/W	R/W	R/W	R/W	R/W	

0

while the preamble was being sent. When the value in this register reaches H'FFFF (65 count is halted. The counter value is cleared to 0 by a write to this register (the write valuemmaterial).

CNDCR is a 16-bit counter that indicates the number of times the carrier could not be of

0

CNDC15 CNDC14 CNDC13 CNDC12 CNDC11 CNDC10 CNDC9

0

0

R/W

2

CNDC2

0

R/W

0

R/W

1

CNDC'

0

R/W

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always lits 15 to 0—Carrier Not Detect Count 15 to 0 (CNDC15 to CNDC0): These bits indicate number of times the carrier was not detected.

Rev. 2.00 Mar 09, 2006 page 394 of 906

REJ09B0292-0200

Initial value:

0



RW:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	IFLC7	IFLC6	IFLC5	IFLC4	IFLC3	IFLC2	IFLC <sup>2</sup>
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
IFLCR is a 16-bit of	counter th	at indicate	s the num	ber of time	es transmi	ssion of a	packet

IFLC13

0

IFLC14

0

IFLC15

0

Initial value:

IFLC12

0

IFLC11

0

**IFLC** 

0

IFLC10

0

length of less than four bytes was attempted during data transmission. When the value register reaches H'FFFF (65,535), the count is halted. The counter value is cleared to to this register (the write value is immaterial).

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always

Bits 15 to 0—Illegal Frame Length Count 15 to 0 (IFLC15 to IFLC0): These bits indi count of illegal frame length transmission attempts.

Rev. 2.00 Mar 09, 2006 pag

REJ09

Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	CEFC7	CEFC6	CEFC5	CEFC4	CEFC3	CEFC2	CEFC

CEFC15 CEFC14 CEFC13 CEFC12 CEFC11 CEFC10 CEFC9

0

R/W

0

R/W

0

R/W

0

R/W

CEFCR is a 16-bit counter that indicates the number of times a frame with a CRC error received. When the value in this register reaches H'FFFF (65,535), the count is halted. value is cleared to 0 by a write to this register (the write value is immaterial).

0

R/W

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always

Bits 15 to 0—CRC Error Frame Count 15 to 0 (CEFC15 to CEFC0): These bits indicat of CRC error frames received.

When the Permit Receive CRC Error Frame bit (PRCEF) is set to 1 in the Ethe Register (ECMR), CEFCR is not incremented by reception of a frame with a C

Initial value:

R/W:

0

R/W

0

R/W

Initial value:

R/W:

Bit:

7	

0

R/W

R/W 6

0

0 R/W

5

FREC15 FREC14 FREC13 FREC12 FREC11 FREC10

0 R/W

4

0 R/W

3

0 R/W

2

0

Rev. 2.00 Mar 09, 2006 pag

REJ09

R/W

FREC

0

1

0

R/W

FREC

FREC6 FREC5 FREC4 FREC3 FREC2 FREC7 Initial value: 0 0 0 0 0 R/W: R/W R/W R/W R/W R/W R/W FRECR is a 16-bit counter that indicates the number of frames input from the PHY-L

a receive error was indicated by the RX-ER pin. FRECR is incremented each time this becomes active. When the value in this register reaches H'FFFF (65,535), the count is counter value is cleared to 0 by a write to this register (the write value is immaterial).

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always

Bits 15 to 0—Frame Receive Error Count 15 to 0 (FREC15 to FREC0): These bits inc count of errors during frame reception.

Initial value:	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3
	TSFC7	TSFC6	TSFC5	TSFC4	TSFC3
Initial value:	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W

TSFC15 | TSFC14 | TSFC13 | TSFC12 |

TSFC11

TSFC10

0

R/W

2

TSFC2

0

R/W

TSFC9

0

R/W

1

TSFC1

0

R/W

TSFRCR is a 16-bit counter that indicates the number of frames of fewer than 64 bytes been received. When the value in this register reaches H'FFFF (65,535), the count is ha counter value is cleared to 0 by a write to this register (the write value is immaterial).

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always

Bits 15 to 0—Too-Short Frame Receive Count 15 to 0 (TSFC15 to TSFC0): These bits the count of frames received with a length of less than 64 bytes.

Initial value:
R/W:
Bit:
Dit.
Initial value:
R/W:

Bit:	7
	TLFC7
lue:	0

TLFC15

0

R/W

R/W 6

TLFC14

0

R/W 5

TLFC13

0

R/W

TLFC12

0

4

TLFC4

0

R/W

0 R/W

3

TLFC3

0

R/W

TLFC11

0 R/W **TLFC** 

0

R/W

1 **TLFC** 

0

R/W

TLFC10

2

TLFC2

0

R/W

Rev. 2.00 Mar 09, 2006 pag

REJ09

TLFC6 TLFC5 Initial value: 0 0 R/W: R/W R/W R/W TLFRCR is a 16-bit counter that indicates the number of frames received with a lengt

the value specified by the receive frame length register (RFLR). When the value in the reaches H'FFFF (65,535), the count is halted. The counter value is cleared to 0 by a w register (the write value is immaterial).

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always

Bits 15 to 0—Too-Long Frame Receive Count 15 to 0 (TLFC15 to TLFC0): These bits 15 to 0—Too-Long Frame Receive Count 15 to 0 (TLFC15 to TLFC0): These bits 15 to 0—Too-Long Frame Receive Count 15 to 0 (TLFC15 to TLFC0): These bits 15 to 0 (TLFC15 to TLFC0): The second to 15 to 0 (TLFC15 to TLFC0): The second to 15 to 0 (TLFC15 to TLFC0): The second to 15 to 0 (TLFC15 to TLFC0): The second to 15 to 0 (TLFC15 to TLFC0): The second to 15 to 0 (TLFC15 to TLFC0): The second to 15 to 0 (TLFC15 to TLFC05): The second to 15 to the count of frames received with a length exceeding the value in RFLR.

Notes: If the value specified by RFLR is 1518 bytes, TLFRCR is incremented by rec frame with a length of 1519 bytes or more.

TLFRCR is not incremented when a frame containing residual bits is received case, the reception of the frame is indicated in the residual-bit frame counter r (RFCR).

R/W:	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2
	RFC7	RFC6	RFC5	RFC4	RFC3	RFC2
Initial value:	0	0	0	0	0	0
RW:	R/W	R/W	R/W	R/W	R/W	R/W

RFC13

0

RFC12

0

RFC11

0

RFC10

0

RFC9

0

R/W

1

RFC1 0 R/W

RFC15

0

Initial value:

RFC14

0

RFCR is a 16-bit counter that indicates the number of frames received containing resid (less than an 8-bit unit). When the value in this register reaches H'FFFF (65,535), the c halted. The counter value is cleared to 0 by a write to this register (the write value is in

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always

Bits 15 to 0—Residual-Bit Frame Count 15 to 0 (RFC15 to RFC0): These bits indicate of frames received containing residual bits.

R/W:	R/W	R/W	R/W
Bit:	7	6	5
	MAFC7	MAFC6	MAFC5
Initial value:	0	0	0
R/W:	R/W	R/W	R/W

the count of multicast frames received.

0

0

Initial value:

MAFCR is a 16-bit counter that indicates the number of frames received with a multion specified. When the value in this register reaches H'FFFF (65,535), the count is halted

MAFC15 MAFC14 MAFC13 MAFC12 MAFC11 MAFC10

0

R/W

4

MAFC4

0

R/W

0

R/W

3

MAFC3

0

R/W

0

MAFC

0

R/W

MAFC

0

R/W

0

R/W

2

MAFC2 0

R/W

Rev. 2.00 Mar 09, 2006 pag

REJ09

counter value is cleared to 0 by a write to this register (the write value is immaterial).

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always Bits 15 to 0—Multicast Address Frame Count 15 to 0 (MAFC15 to MAFC0): These b

Notes: 1. In actual EtherC operation, frame transmission and reception is performed continuously in combination with the E-DMACs. For details of continuous

see the description of E-DMAC operation. 2. The receive data transferred to memory by the receive data E-DMAC does in

CRC data.

#### 9.3.1 **Transmission**


The main transmit functions of the EtherC are as follows:

- Frame generation and transmission: Monitors the line status, then adds the preamble CRC to the data to be transmitted, and sends it to the MII
- CRC generation: Generates the CRC for the data field, and adds it to the transmit fr
- Transmission retry: when a collision is detected in the collision window (during the transmission of the 512-bit data that includes the preamble and SFD from the start of transmission), transmission is retried up to 15 times based on the back-off algorithm

The state transitions of the EtherC transmitter are shown in figure 9.2.

Rev. 2.00 Mar 09, 2006 page 402 of 906 REJ09B0292-0200





Notes: 1. Transmission retry processing includes both jam transmission that depends on collision detection a adjustment of transmission intervals based on the back-off algorithm.

Transmission is retried only when data of 512 bits or less (including the preamble and SFD) is trans When a collision is detected during the transmission of data greater than 512 bits, only jam is trans

transmission based on the back-off algorithm is not retried.

Figure 9.2 EtherC Transmitter State Transitions

- 1. When the transmit enable (TE) bit is set, the transmitter enters the transmit idle sta
- When a transmit request is issued by the transmit E-DMAC, the EtherC sends the after a transmission delay equivalent to the frame interval time.

Note: If full-duplex transfer is selected, which does not require carrier detection, the sent as soon as a transmit request is issued by the transmit E-DMAC.

3. The transmitter sends the SFD, data, and CRC sequentially. At the end of transmis transmit E-DMAC generates a transmission complete interrupt (TC).

Rev. 2.00 Mar 09, 2006 pag REJ09



The Edicie receiver separates a received frame into preamore, STD, data, and CNC, an from DA (destination address) to the CRC data are transferred to the receive E-DMAC

receive functions of the EtherC are as follows:

Receive frame header check: Checks the preamble and SFD, and discards a frame v invalid pattern

- Receive frame data check: Checks the data length in the header, and reports an erro
- the data length is less than 64 bytes or greater than the specified number of bytes Receive CRC check: Performs a CRC check on the frame data field, and reports an
- in the case of an abnormality Line status monitoring: Reports an error status if an illegal carrier is detected by me
- fault detection signal from the PHY-LSI
- Magic Packet monitoring: Detects a Magic Packet from all receive frames

The state transitions of the EtherC receiver are shown in figure 9.3.

Rev. 2.00 Mar 09, 2006 page 404 of 906 REJ09B0292-0200




Figure 9.3 EtherC Receiver State Transitions

- 1. When the receive enable (RE) bit is set, the receiver enters the receive idle state.
- 2. When an SFD (start frame delimiter) is detected after a receive packet preamble, t starts receive processing.
- 3. If the destination address matches the receiver's own address, or if broadcast or m transmission or promiscuous mode is specified, the receiver starts data reception.
- 4. Following data reception, the receiver carries out a CRC check. The result is indic status bit in the descriptor after the frame data has been written to memory.
- 5. After one frame has been received, if the receive enable bit is set (RE = 1) in the E register, the receiver prepares to receive the next frame.




Figure 9.4 (a) MII Frame Transmit Timing (Normal Transmission)




Figure 9.4 (b) MII Frame Transmit Timing (Collision)

Rev. 2.00 Mar 09, 2006 page 406 of 906

REJ09B0292-0200




Figure 9.4 (c) MII Frame Transmit Timing (Transmit Error)




Figure 9.4 (d) MII Frame Receive Timing (Normal Reception)




Figure 9.4 (e) MII Frame Receive Timing (Receive Error (1))




Figure 9.4 (f) MII Frame Receive Timing (Receive Error (2))

Rev. 2.00 Mar 09, 2006 pag REJ0



Access Type		MII Management Frame							
Item	PRE	ST	OP	PHYAD	REGAD	TA	DATA		
Number of bits	32	2	2	5	5	2	16	l	
Read	11	01	10	00001	RRRRR	Z0	DD	l	
Write	11	01	01	00001	RRRRR	10	DD		

PRE: 32 consecutive 1s

ST: Write of 01 indicating start of frame
OP: Write of code indicating access type

PHYAD: Write of 0001 if the PHY-LSI address is 1 (seguential write starting with the MS

This bit changes depending on the PHY-LSI address.

REGAD: Write of 0001 if the register address is 1 (sequential write starting with the MSB This bit changes depending on the PHY-LSI register address.

TA: Time for switching data transmission source on MII interface

(a) Write: 10 written

(b) Read: Bus release (notation: Z0) performed

DATA: 16-bit data. Sequential write or read from MSB

(a) Write: 16-bit data write

(b) Read: 16-bit data read

IDLE: Wait time until next MII management format input

(a) Write: Independent bus release (notation: X) performed

(b) Read: Bus already released in TA; control unnecessary

Figure 9.5 MII Management Frame Format

MII Register Access Procedure: The program accesses MII registers via the PHY into register (PIR). Access is implemented by a combination of 1-bit-unit data write, 1-bit-uread, bus release, and independent bus release. Examples 1 through 4 below show the raccess timing. The timing will differ depending on the PHY-LSI type.

Rev. 2.00 Mar 09, 2006 page 408 of 906 REJ09B0292-0200




Figure 9.6 (a) 1-Bit Data Write Flowchart




Figure 9.6 (b) Bus Release Flowchart (TA in Read in Figure 9.5)

Rev. 2.00 Mar 09, 2006 pag REJ09






Figure 9.6 (c) 1-Bit Data Read Flowchart




Figure 9.6 (d) Independent Bus Release Flowchart (IDLE in Write in Figure

Rev. 2.00 Mar 09, 2006 page 410 of 906 REJ09B0292-0200

The procedure for using the WOL function with the SH/616 is as follows.

- 1. Disable interrupt source output by means of the various interrupt enable/mask regi
- Set the Magic Packet detection enable bit (MPDE) in the EtherC mode register (Ec
   Set the Magic Packet detection interrupt enable bit (MPDIP) in the EtherC interrupt register (ECSIPR) to the enable setting.
- 4. If necessary, set the CPU operating mode to sleep mode or set supporting function standby mode.
- When a Magic Packet is detected, an interrupt is sent to the CPU. The WOL pin no peripheral LSIs that the Magic Packet has been detected.

packet that has received data previously and the EtherC is notified of the restatus. To return to normal operation from the interrupt processing, initializand E-DMAC by using the software reset bit (SWR) in the E-DMAC mode (EDMR).

Notes: 1. When the Magic Packet is detected, data is stored in the receive FIFO by the

(EDMR).With a Magic Packet, reception is performed regardless of the destination result, this function is valid, and the WOL pin enabled, only in the case of the destination address specified by the format in the Magic Packet.

Rev. 2.00 Mar 09, 2006 pag

REJ09

**Sleep Mode:** In sleep mode, the operation of the CPU and DSP is halted. The EtherC, supporting functions, and external pins continue to operate. Recovery from sleep mode carried out by means of an interrupt from the EtherC or a supporting module, or a reset control external pins and the WOL pin by means of Magic Packet reception, the relevant

Note: In order to specify recovery by means of a magic packet, supporting function in sources should be masked before sleep mode is entered. See section 9.3.5, Mag Detection, for the setting procedure.

**Standby Mode:** In standby mode, the on-chip oscillation circuit is halted. Consequentle is not supplied to the EtherC, and interrupts from the EtherC and other supporting mode be reported. It is therefore not possible to restore normal operation by these means, and

Notes: This mode can be selected to halt all functions including the EtherC. However, interrupt, power-on reset, or manual reset is necessary in order to restore normal

When the SH7616 has been placed in standby mode, the CPU, DSP, and bus st

**Module Standby Mode:** Module standby mode allows individual supporting modules halted. However, due to the nature of its function, the operation of the EtherC cannot b During normal operation, module standby mode can be used to halt unnecessary suppo functions. The CPU and DSP continue to operate in this mode.

Rev. 2.00 Mar 09, 2006 page 412 of 906 REJ09B0292-0200

be set beforehand.

WOL function cannot be used.




Figure 9.7 CAM Circuit Connection

Table 9.3 shows types of frames received and discarded in the two states of the CAM! The CAM holds the MAC address besides this LSI. When the MAC address which is from the PHY-LSI is matched with the destination address held in the CAM, the CAM is asserted. The EtherC recognizes that the CAMSEN signal has been asserted then re

frame for the reception.

Some of the frame's data will have already been stored in the receive FIFO when the signal is asserted. Therefore, when the E-DMAC is requested that the received data be the E-DMAC discards the frame. The frame must be discarded before DMA transfer so the E-DMAC starts transferring to main memory by DMA when at least 16 bytes of d in the receive FIFO. In this case, according to the MII receive signal timing, the RX-E asserted and the CAMSEN signal must be asserted within 35 clock cycles of the start

Rev. 2.00 Mar 09, 2006 pag REJ09



matched)	Multicast address	Discarded	Discarded
	CAM MAC addresses	Received	Discarded
Negated	SH7616 MAC address	Received	Received
(address is not	Broadcast address	Received	Received
matched)	Multicast address	Received	Received
	CAM MAC addresses	Discarded	Received




Figure 9.8 CAM Signal Timing




Figure 9.9 Example of Connection to AM79C873

REJ09




Figure 9.10 Example of Connection to DP83843

Rev. 2.00 Mar 09, 2006 page 416 of 906 REJ09B0292-0200

controlled by the E-DMAC itself using descriptors. This lightens the load on the CPU efficient data transfer control to be achieved.

## 10.1.1 Features

The E-DMAC has the following features:

- The load on the CPU is reduced by means of a descriptor management system
- Transmit/receive frame status information is indicated in descriptors
- Achieves efficient system bus utilization through the use of block transfer (16-byte
- Supports single-frame/multi-buffer operation

Note: The E-DMAC cannot access peripheral modules.



Rev. 2.00 Mar 09, 2006 pag REJ0




Figure 10.1 Configuration of E-DMAC, and Descriptors and Buffers

Rev. 2.00 Mar 09, 2006 page 418 of 906 REJ09B0292-0200

transmission can be carried out.

**Reception:** For each start of a receive DMA transfer, the receive E-DMAC fetches a buffer address from the top of the receive descriptor list. When receive data is stored in FIFO, the E-DMAC transfers this data to the receive buffer. When reception of one for finished, the E-DMAC performs a receive status write and fetches the receive buffer at the next descriptor. By repeating this sequence, consecutive frames can be received.

## 10.1.4 Register Configuration

The E-DMAC has the seventeen 32-bit registers shown in table 10.1.

Notes: 1. All registers must be accessed as 32-bit units.

- 2. Reserved bits in a register should only be written with 0.
- 3. The value read from a reserved bit is not guaranteed.

Receive I	RBWAR	R	
Receive of	RDFAR	R	
Transmit	buffer read address register	TBRAR	R
Transmit	TDFAR	R	
	<ul> <li>Individual bits are cleared by wri</li> <li>Cleared by reading the register.</li> </ul>	ting 1.	

Receive descriptor list address register

EtherC/E-DMAC status register

EtherC/E-DMAC status interrupt

Transmit FIFO threshold register

E-DMAC operation control register

Transmit/receive status copy enable

Receive missed-frame counter register

permission register

FIFO depth register

Receiver control register

register

Rev. 2.00 Mar 09, 2006 page 420 of 906



R/W

R/W\*1

R/W

R/W

R/W\*2

R/W

R/W

R/W

R/W

**RDLAR** 

EESR

**EESIPR** 

TRSCER

**RMFCR** 

**TFTR** 

**FDR** 

**RCR** 

**EDOCR** 

H'F

H'00000000

their initial state by means of the software reset bit (SWR) in this register, the settings.

11

R

R/W

10

R

Rev. 2.00 Mar 09, 2006 pag

REJ09

9

R

29

Initial value:	0	0	0		0	0	0
R/W:	R	R	R		R	R	R
Bit:	7	6	5	4	3	2	1
	_	_	DL1	DL0	_	_	_
Initial value:	0	0	0	0	0	0	0

R/W

Bit:

R/W:

31

R

30

R

Bits 31 to 6—Reserved: These bits are always read as 0. The write value should always

Bits 5 and 4—Descriptor Length 1, 0 (DL1, DL0): These bits specify the descriptor le

Bit 5: DL1	Bit 4: DL0	Description	
0	0	16 bytes	(
	1	32 bytes	
1	0	64 bytes	
	1	Reserved (setting prohibited)	

Bits 3 to 1—Reserved: These bits are always read as 0. The write value should always

- Ine Etnero and E-DMAO are initialized in 16 internal clocks. Therefore, beto accessing registers in the EtherC and E-DMAC, 16 internal clocks must be v
  - 3. The E-DMAC's TDLAR, RDLAR, and RMFCRL registers are not initialized. A EtherC and E-DMAC registers are initialized.

## 10.2.2 E-DMAC Transmit Request Register (EDTRR)

The E-DMAC transmit request register issues transmit directives to the E-DMAC.

E	3it:	31	30	29		11	10	9
		_	_				_	
Initial valu	ıe:	0	0	0		0	0	0
R/	W:	R	R	R		R	R	R
E	Bit:	7	6	5	4	3	2	1
			_	_		_	_	_
Initial valu	ıe:	0	0	0	0	0	0	0

Bits 31 to 1—Reserved: These bits are always read as 0. The write value should always

R

R

R

R

R

R

Bit 0—Transmit Request (TR): When 1 is written to this bit, the E-DMAC reads a desc in the case of an active descriptor, transfers the data in the transmit buffer to the EtherC

Bit 0: TR	Description
0	Transmission-halted state. Writing 0 does not stop transmission. Te transmission is controlled by the active bit in the transmit descriptor
1	Start of transmission. The relevant descriptor is read and a frame is the transmit active bit set to 1

When transmission of one frame is completed, the next descriptor is read. If the descriptor active bit in this descriptor has the "active" setting, transmission is cor the transmit descriptor active bit has the "inactive" setting, the TR bit is cleared a operation of the transmit DMAC is halted.

Rev. 2.00 Mar 09, 2006 page 422 of 906

REJ09B0292-0200

R/W:

R



Bit:	7	6	5	4	3	2	1
		_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

Bits 31 to 1—Reserved: These bits are always read as 0. The write value should always

Bit 0—Receive Request (RR): When 1 is written to this bit, the E-DMAC reads a desethen transfers receive data to the buffer in response to receive requests from the Ether

Bit 0: RR	Description
0	After frame reception is completed, the receiver is disabled
1	A receive descriptor is read, and transfer is enabled

Notes: In order to receive a frame in response to a receive request, the receive describit in the receive descriptor must be set to "active" beforehand.

- 1. When the receive request bit is set, the E-DMAC reads the relevant receive
- 2. If the receive descriptor active bit in the descriptor has the "active" setting, prepares for a receive request from the EtherC.
- When one receive buffer of data has been received, the E-DMAC reads the
  descriptor and prepares to receive the next frame. If the receive descriptor
  the descriptor has the "inactive" setting, the RR bit is cleared and operation
  receive DMAC is halted.

Bit:	7	6	5	4	3	2	1	
	TDLA7	TDLA6	TDLA5	TDLA4	TDLA3	TDLA2	TDLA1	
Initial value:	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bits 31 to 0—Transmit Descriptor Start Address 31 to 0 (TDLA31 to TDLA0) : These only be written with $0$ .								
Notes: The lower				ng to the s	pecified d	escriptor l	ength.	
•	16-byte boundary: $TDLA[3:0] = 0000$							
32-byte bo	undary: T	DLA[4:0]	= 00000					

64-byte boundary: TDLA[5:0] = 000000

Rev. 2.00 Mar 09, 2006 page 424 of 906

R/W:

Bit:

R/W:

Bit:

R/W:

Initial value:

Initial value:

R/W

23

TDLA23

0

R/W

15

TDLA15

0

R/W

R/W

22

TDLA22

0

R/W

14

TDLA14

0

R/W

R/W

21

TDLA21

0

R/W

13

TDLA13

0

R/W

This register must not be written to during transmission. Modifications to this r

R/W

20

TDLA20

0

R/W

12

TDLA12

0

R/W

R/W

19

TDLA19

0

R/W

11

TDLA11

0

R/W

R/W

18

TDLA18

0

R/W

10

TDLA10

0

R/W

R/W

17

0

R/W

9

TDLA9

0

R/W

TDLA1

REJ09B0292-0200 RENESAS

should only be made while transmission is disabled.

Bit:	7	6	5	4	3	2	1
	RDLA7	RDLA6	RDLA5	RDLA4	RDLA3	RDLA2	RDLA
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bits 31 to 0—Rece Notes: The lower 16-byte bo 32-byte bo 64-byte bo	bits are se undary: R undary: R	t as follow DLA[3:0] DLA[4:0]	vs accordin = 0000 = 00000	ng to the s		,	ength.

be modified while reception is disabled.

R/W:

Bit:

R/W:

Bit:

R/W:

Initial value:

Initial value:

R/W

23

0

R/W

15

0

R/W

RDLA23 RDLA22

RDLA15 RDLA14

R/W

22

0

R/W

14

0

R/W

R/W

21

RDLA21

0

R/W

13

RDLA13

0

R/W

R/W

20

RDLA20

0

R/W

12

RDLA12

0

R/W

R/W

19

RDLA19

0

R/W

11

RDLA11

0

R/W

R/W

18

RDLA18

0

R/W

10

RDLA10

0

R/W

R/W

17

0

R/W

9

0

R/W

REJ09

RDLA

**RDLA** 

Modifications made to this register during reception are invalid. This register

Bit:	23	22	21	20	19	18	17
		ECI	TC	TDE	TFUF	FR	RDE
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9
	_		_	ITF	CND	DLC	CD
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	RMAF		RFAR	RRF	RTLF	RTSF	PRE
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R	R/W	R/W	R/W	R/W	R/W
Bits 31 to 25—Res	served: Th	ese bits ar	e always r	ead as 0.	The write	value shot	ıld alwa
			•				•

Bit 24: RFCOF Description

counter has overflowed.

0

1

Note:

Initial value:

R/W:

0

R

0

R

0

R

0

R

0

R

0

R

0

R

(Ir

C	verflows and the ninth frame is discarded. Discarded frames are counted by the
fi	rame counter register. The eight frames in the receive FIFO are retained, and

Rev. 2.00 Mar 09, 2006 page 426 of 906

Bit 24—Receive Frame Counter Overflow (RFCOF): Indicates that the receive FIFO fi

Receive frame counter has not overflowed

Receive frame counter overflow (interrupt source)

The receive FIFO in the E-DMAC can hold up to eight frames. If a ninth frame is when there are already eight frames in the receive FIFO, the receive frame cour

REJ09B0292-0200 RENESAS

1	Etner C status interrupt source detected (interrupt source)
Note:	EESR is a read-only register. When this register is cleared by a source in ECSI EtherC, this bit is also cleared.
	—Frame Transmit Complete (TC): Indicates that all the data specified by the transfer status is written back to the

EtherC status interrupt source not detected

descriptor has been transmitted to the EtherC. The transfer status is written back to the descriptor. When 1-frame transmission is completed for 1-frame/1-buffer processing, last data in the frame is transmitted and the transmission descriptor valid bit (TACT) is descriptor is not set for multiple-frame buffer processing, transmission is completed a set to 1. After frame transmission, the E-DMAC writes the transmission status back to descriptor.

Bit 21	: TC	Description	
0		Transfer not complete, or no transfer directive	
1		Transfer complete (interrupt source)	
Note:		s sent onto the line by the PHY-LSI from the EtherC via the MII	, the a

Bit 20—Transmit Descriptor Exhausted (TDE): Indicates that the transmission descrip (TACT) in the descriptor is not set when the E-DMAC reads the transmission descrip

previous descriptor is not the last one of the frame for multiple- buffer frame processiresult, an incomplete frame may be transmitted.

Description

Rit 20: TDF

0

Dit 20	. IDE Description	
0	"1" transmit des	criptor active bit (TACT) detected (
1	"0" transmit des	criptor active bit (TACT) detected (interrupt source
Note:	When transmission descripto	r empty (TDE = 1) occurs, execute a software res

transmission. In this case, the address that is stored in the transmit descriptor I register (TDLAR) is transmitted first.



Bit 18—Frame Received (FR): Indicates that a frame has been received and the received has been updated. This bit is set to 1 each time a frame is received.

Note: The actual receive frame status is indicated in the receive status field in the des

Bit 18: FR	Description	
0	Frame not received	(I
1	Frame received (interrupt source)	

Bit 17—Receive Descriptor Exhausted (RDE): This bit is set if the receive descriptor a (RACT) setting is "inactive" (RACT = 0) when the E-DMAC reads a receive descripto

Bit 17: RDE	Description
0	"1" receive descriptor active bit (RACT) detected (
1	"0" receive descriptor active bit (RACT) detected (interrupt source)

Note: When receive descriptor empty (RDE = 1) occurs, receiving can be restarted by RACT = 1 in the receive descriptor and initiating receiving.

Bit 16—Receive FIFO Overflow (RFOF): Indicates that the receive FIFO has overflow frame reception.

Bit 16: RFOF	Description	
0	Overflow has not occurred	(
1	Overflow has occurred (interrupt source)	

Notes: 1. If there are a number of receive frames in the receive FIFO, they will not be memory correctly. The status of the frame that caused the overflow is written

the receive descriptor. 2. Whether E-DMAC operation continues or halts after overflow is controlled by DMAC operation control register (EDOCR).

Rev. 2.00 Mar 09, 2006 page 428 of 906 REJ09B0292-0200

Bit 11—Carrier Not Detect (CND): Indicates the carrier detection status.

Bit 11: CND	Description	
0	A carrier is detected when transmission starts	(
1	Carrier not detected (interrupt source)	

Bit 10—Detect Loss of Carrier (DLC): Indicates that loss of the carrier has been detected frame transmission.

Bit 10: DLC	Description	
0	Loss of carrier not detected	
1	Loss of carrier detected (interrupt source)	

Bit 9—Collision Detect (CD): Indicates that a collision has been detected during fram transmission.

Bit 9: CD	Description	
0	Collision not detected	
1	Collision detected (interrupt source)	

Bit 8—Transmit Retry Over (TRO): Indicates that a retry-over condition has occurred frame transmission. Total 16 transmission retries including 15 retries based on the bac algorithm are failed after the EtherC transmission starts.

Bit 8: TRO	Description	
0	Transmit retry-over condition not detected	
1	Transmit retry-over condition detected (interrupt source)	
1	<u> </u>	_



Bit 5—Receive Frame Discard Request Assertion (RFAR): Indicates that a frame discard has been asserted by the EtherC as a result of a signal from the CAM, however, it is not discard the frame in the E-DMAC.

Bit 5: RFAR	Description
0	Receive frame discard request assertion has not been received (
1	Receive frame discard request assertion has been received (inter-

Bit 4—Receive Residual-Bit Frame (RRF): Indicates that a residual-bit frame has been

Bit 4: RRF	Description	
0	Residual-bit frame has not been received	(
1	Residual-bit frame has been received (interrupt source)	

Bit 3—Receive Too-Long Frame (RTLF): Indicates that a frame of 1519 bytes or long received.

	Bit 3: RTLF Description	Bi
(	0 Too-long frame has not been received	0
;)	1 Too-long frame has been received (interrupt source)	1
=		0

Bit 2—Receive Too-Short Frame (RTSF): Indicates that a frame of fewer than 64 bytes received.

Bit 2: RTSF	Description	
0	Too-short frame has not been received	(
1	Too-short frame has been received (interrupt source)	

Rev. 2.00 Mar 09, 2006 page 430 of 906 REJ09B0292-0200

B0292-0200



BITU: CERF	Description	ı
0	CRC error not detected	(
1	CRC error detected (interrupt source)	

	_	ECIIP	TCIP	TDEIP
Initial value:	0	0	0	0
R/W:	R	R/W	R/W	R/W
Bit:	15	14	13	12
	_	_	_	ITFIP
Initial value:	0	0	0	0
R/W:	R	R	R	R/W
Bit:	7	6	5	4
	RMAFIP	_	RFARIP	RRFIP
Initial value:	0	0	0	0
R/W:	R/W	R	R/W	R/W
31 to 25—Res	served: Th	ese bits ar	e always r	ead as 0.

Bits 3 0. The write value should alway

Receive frame counter overflow interrupt is disabled

Receive frame counter overflow interrupt is enabled

Bit 24—Receive Frame Counter Overflow Interrupt Permission (RFCOFIP): Enables the frame counter overflow interrupt.

0

1

iiillai value. R/W:

Bit:

R

23

R

22

R

21

R

20

R

19

TFUFIP

0

R/W

11

**CNDIP** 

0

R/W

3

**RTLFIP** 

0

R/W

R

18

**FRIP** 

0

R/W

10

**DLCIP** 

0

R/W

2

**RTSFIP** 

0

R/W

R

17

**RDEIP** 

0

R/W

9

CDIP

0

R/W

1

**PREIP** 

0

R/W

(Ir

Bit 24: RFCOFIP Description

Rev. 2.00 Mar 09, 2006 page 432 of 906

REJ09B0292-0200



Bit 21—Frame Transmit Complete Interrupt Permission (TCIP): Enables the frame tracomplete interrupt.

Bit 21: TCIP	Description
0	Frame transmit complete interrupt is disabled
1	Frame transmit complete interrupt is enabled

Bit 20—Transmit Descriptor Exhausted Interrupt Permission (TDEIP): Enables the tradescriptor exhausted interrupt.

•	•
Bit 20: TDEIP	Description
0	Transmit descriptor exhausted interrupt is disabled
1	Transmit descriptor exhausted interrupt is enabled

Bit 19—Transmit FIFO Underflow Interrupt Permission (TFUFIP): Enables the transfunderflow interrupt.

0	Transmit FIFO underflow interrupt is disabled
1	Transmit FIFO underflow interrupt is enabled

Description

Bit 19: TFUFIP

Bit 18—Frame Received Interrupt Permission (FRIP): Enables the frame received in

Bit 18—Frame Received Interrupt Permission (FRIP): Enables the frame received in		
Bit 18: FRIP	Description	
0	Frame received interrupt is disabled	
1	Frame received interrupt is enabled	

overflow interrupt.

0

Bit 16: RFOFIP	Description	
0	Receive FIFO overflow interrupt is disabled	(Ir
1	Receive FIFO overflow interrupt is enabled	
	served: These bits are always read as 0. The write value should ansmit Frame Interrupt Permission (ITFIP): Enables the illegation	
Bit 12: ITFIP	Description	

Bit 11—Carrier Not Detect Interrupt Permission (CNDIP): Enables the carrier not dete

Illegal transmit frame interrupt is disabled

Illegal transmit frame interrupt is enabled

(Ir

Bit 11: CNDIP	Description	
0	Carrier not detect interrupt is disabled	(Ir
1	Carrier not detect interrupt is enabled	

Bit 10—Detect Loss of Carrier Interrupt Permission (DLCIP): Enables the detect loss of interrupt.

Bit 10: DLCIP	Description	
0	Detect loss of carrier interrupt is disabled	(
1	Detect loss of carrier interrupt is enabled	

Rev. 2.00 Mar 09, 2006 page 434 of 906 REJ09B0292-0200

0	Transmit retry over interrupt is disabled (
1	Transmit retry over interrupt is enabled
	Iulticast Address Frame Interrupt Permission (RMAFIP): Enables th
multicast address	паше инетирг.
Bit 7: RMAFIP	Description
	•
	Description

Bits 6—Reserved: This bit is always read as 0. The write value should always be 0.

Bit 5—Receive Frame Discard Request Assertion Interrupt Permission (RFARIP): En receive frame discard request assertion interrupt.

Description

Bit 8: TROIP

Bit 5: RFARIP	Description
0	Receive frame discard request assertion interrupt is disabled
1	Receive frame discard request assertion interrupt is enabled

Bit 4—Receive Residual-Bit Frame Interrupt Permission (RRFIP): Enables the receive frame interrupt.

Bit 4: RRFIP	Description
0	Receive residual-bit frame interrupt is disabled
1	Receive residual-bit frame interrupt is enabled

frame interrupt.

Bit 2: RTSFIP	Description				
0	Receive too-short frame interrupt is disabled	(1			
1	Receive too-short frame interrupt is enabled				

Bit 1—PHY-LSI Receive Error Interrupt Permission (PREIP): Enables the PHY-LSI reinterrupt.

Bit 1: PREIP	Description	
0	PHY-LSI receive error interrupt is disabled	(
1	PHY-LSI receive error interrupt is enabled	

Bit 0—CRC Error on Received Frame Interrupt Permission (PREIP): Enables the CRC received frame interrupt.

occived frame interrupt.				
Bit 0: CERFIP	Description			
0	CRC error on received frame interrupt is disabled	(Ir		
1	CRC error on received frame interrupt is enabled			

31	30	29		19	18	17
_	_			_	_	_
0	0	0		0	0	0
R	R	R		R	R	R
15	14	13	12	11	10	9
_	_	_	_	_	_	_
0	0	0	0	0	0	0
R	R	R	R	R	R	R
	0 R 15 —	—	—     —       0     0       R     R       15     14       13     —       0     0	—     —       0     0       R     R       15     14       13     12       —     —       0     0       0     0	—     —     —       0     0     0      0       R     R     R      R       15     14     13     12     11       —     —     —     —       0     0     0     0     0	—     —     —     —       0     0     0      0     0       R     R     R     R     R     R       15     14     13     12     11     10       —     —     —     —     —       0     0     0     0     0     0

reset, all one are created to o.

Bit:

7

6

RMAFCE 0 Initial value: 0 0 0 0 0 0 R/W: R/W R R R R R R

5

4

3

Bits 31 to 8—Reserved: These bits are always read as 0. The write value should always

Bit 7—Multicast Address Frame Receive (RMAF): Bit Copy Enable (RMAFCE)

Bit 7: RMAFCE	Description
0	Enables the RMAF bit status to be indicated in the RFS7 bit in the descriptor.
1	Disables occurrence of corresponding source to be indicated in the the receive descriptor.

For the corresponding bit sources, see section 10.2.6, EtherC/E-DMAC Status Register

Bits 6 to 0—Reserved: These bits are always read as 0. The write value should always



Rev. 2.00 Mar 09, 2006 pag REJ09

2

1

Initial value:	0	0	0	
R/W:	R	R	R	
Bit:	15	14	13	12
	MFC15	MFC14	MFC13	MFC12
Initial value:	0	0	0	0
R/W:	R	R	R	R

7

MFC7

0

R

Bit:

R/W:

Initial value:

6

MFC6

0

R

5

MFC5

0

R

0

R

10

MFC10

0

R

2

MFC2

0

R

0 R

11

MFC11

0

R

3

MFC3

0

R

4

MFC4

0

R

0

R

9

MFC9

0

R

1

MFC1

0

R

Initial value:	0	0	0		0	0
R/W:	R	R	R		R	R
Bit:	15	14	13	12	11	10
	_	_	_	_	_	TFT10
Initial value:	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W
Bit:	7	6	5	4	3	2
	TFT7	TFT6	TFT5	TFT4	TFT3	TFT2
Initial value:	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W
31 to 11—Res	served: Th	ese bits sh	ould only	be written	n with 0.	

29

19

18

17

0 R

9 TFT 0 R/W

1 TFT′ 0 R/W

Bits

Bit:

31

30

Rev. 2.00 Mar 09, 2006 pag REJ09

H'1F	124 bytes
H'20	128 bytes
:	:
H'3F	252 bytes
H'40	256 bytes
:	:
H'7F	508 bytes
H'80	512 bytes
:	:
H'FF	1023 bytes
H'100	1024 bytes
:	:
H'1FF	2047 bytes

H'200 2048 bytes Note: Note: When setting a transmit FIFO, the FIFO must be set to a smaller value that specified value of the FIFO's capacity.

Rev. 2.00 Mar 09, 2006 page 440 of 906 REJ09B0292-0200



	_	_	_	_	_
Initial value:	0	0	0	0	0
R/W:	R	R	R	R	R
Bit:	7	6	5	4	3
	_	_	_	_	_
Initial value:	0	0	0	0	0
DMM	D	D	D	D	D

14

Bits 31 to 11—Reserved: These bits are always read as 0. The write value should always

13

12

11

10

TFD2

0

R/W

2

RFD2

0

R/W

9

TFD'

0

R/W

1

RFD<sup>1</sup>

0

R/W

Bit 10 to 8—Transmit FIFO Depth (TFD): Specifies 256 bytes to 2 kbytes in 256-byte

depth (size) of the transmit FIFO. The setting cannot be changed after transmission/re

started.

Bits 10 to 8: TED2 to TED0 Description

Bit:

Dit3 10 to 0. 11 D2 to 11 D0	Description	
H'0	256 bytes	(
H'1	512 bytes	
:	I	
H'7	2048 bytes	

Bits 7 to 3—Reserved: These bits are always read as 0. The write value should always

## 10.2.12 Receiver Control Register (RCR)

RCR specifies the control method for the RE bit in ECMR when a frame is received.

Note: When setting this register, do so in the receiving-halt state.

Bit:	31	30	29		11	10	9
	_	_	_		_	_	_
Initial value:	0	0	0		0	0	0
R/W:	R	R	R		R	R	R
Bit:	7	6	5	4	3	2	1
	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

Bits 31 to 1—Reserved: These bits are always read as 0. The write value should always

Bit 0—Receive Enable Control (RNC)

Bit 0: RNC	Description
0	When reception of one frame is completed, the E-DMAC writes the status into the descriptor and clears the RR bit in EDRRR (Ir
1	When reception of one frame is completed, the E-DMAC writes the status into the descriptor, reads the next descriptor, and prepares to the next frame*

Note: \* This setting is normally used for continuous frame reception.

Rev. 2.00 Mar 09, 2006 page 442 of 906

REJ09B0292-0200



Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W

Bits 31 to 4, and 0—Reserved: These bits are always read as 0. The write value should 0.

Bit 3—FIFO Error Control (FEC): Specifies E-DMAC operation when transmit FIFO or receive FIFO overflow occurs.

Bit 3: FEC	Description
0	E-DMAC operation continues when underflow or overflow occurs (
1	E-DMAC operation halts when underflow or overflow occurs

Bit 2—Address Error Control (AEC): Indicates detection of an illegal memory addres attempted E-DMAC transfer.

Bit 2:	AEC Description
0	Illegal memory address not detected (normal operation)
1	Illegal memory address detected. Can be cleared by writing 0
Note:	This error occurs if the memory address setting in the descriptor used by the E

illegal.

Bit 1—E-DMAC Halted (EDH): When the SH7616's NMI input pin is asserted, E-DM operation is halted.

Bit 1: EDH	Description						
0	The E-DMAC is operating normally						
1	The E-DMAC has been halted by NMI pin assertion. E-DMAC op						
	restarted by writing 0						



EDH

15	14	13	12	11	10	9			
RBWA15	RBWA14	RBWA13	RBWA12	RBWA11	RBWA10	RBWA9			
0	0	0	0	0	0	0			
R	R	R	R	R	R	R			
7	6	5	4	3	2	1			
RBWA7	RBWA6	RBWA5	RBWA4	RBWA3	RBWA2	RBWA'			
0	0	0	0	0	0	0			
R	R	R	R	R	R	R			
Bits 31 to 0—Receiving-buffer write address (RBWA): This bit can only be read. Write disabled.  Note: The buffer write processing result from the E-DMAC and the value read by the									
	RBWA15 0 R 7 RBWA7 0 R	RBWA15 RBWA14  0 0  R R  7 6  RBWA7 RBWA6  0 0  R R	RBWA15 RBWA14 RBWA13           0         0         0         0         0         RR         R         R         R         7         6         5         RBWA7 RBWA6 RBWA5         RBWA5         0         0         R	RBWA15 RBWA14 RBWA13 RBWA12           0         0         0         0         0         0         RBWA12         RBWA12 <td>RBWA15 RBWA14 RBWA13 RBWA12 RBWA11           0         0         0         0         0           R         R         R         R         R           7         6         5         4         3           RBWA7 RBWA6 RBWA5 RBWA4 RBWA3         0         0         0         0           R         R         R         R         R           eiving-buffer write address (RBWA): This bit can         This bit can</td> <td>RBWA15         RBWA14         RBWA13         RBWA12         RBWA11         RBWA10           0         0         0         0         0         0         0         0         0         0         RBWA10         RBWA10</td>	RBWA15 RBWA14 RBWA13 RBWA12 RBWA11           0         0         0         0         0           R         R         R         R         R           7         6         5         4         3           RBWA7 RBWA6 RBWA5 RBWA4 RBWA3         0         0         0         0           R         R         R         R         R           eiving-buffer write address (RBWA): This bit can         This bit can	RBWA15         RBWA14         RBWA13         RBWA12         RBWA11         RBWA10           0         0         0         0         0         0         0         0         0         0         RBWA10         RBWA10			

Initial value:

Initial value:

R/W:

Bit:

R/W:

0

R

23

0

R

0

R

22

0

R

Rev. 2.00 Mar 09, 2006 page 444 of 906 REJ09B0292-0200 RENESAS

may not be the same.

RBWA31 RBWA30 RBWA29 RBWA28 RBWA27 RBWA26 RBWA2

0

R

20

0

R

RBWA23 RBWA22 RBWA21 RBWA20 RBWA19 RBWA18 RBWA1

0

R

19

0

R

0

R

18

0

R

0

R

17

0

R

0

R

21

0

R

RW:	R	R	R	R	R	R	R	
Bit:	7	6	5	4	3	2	1	
	RDFA7	RDFA6	RDFA5	RDFA4	RDFA3	RDFA2	RDFA	
Initial value:	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R	
Bits 31 to 0—Receiving-descriptor fetch address (RDFA): This bit can only be read. V disabled.								
Note: The descriptor fetch processing result from the E-DMAC and the value read b register may not be the same.								

0

R

23

0

R

15

0

0

R

22

RDFA23 RDFA22 RDFA21

0

R

14

RDFA15 RDFA14 RDFA13

0

0

R

21

0

R

13

0

0

R

20

0

R

12

0

0

R

19

0

R

11

0

RDFA20 RDFA19

RDFA12 RDFA11

Initial value:

Initial value:

Initial value:

R/W:

Bit:

R/W:

Bit:

0

R

18

0

R

10

RDFA10

0

Rev. 2.00 Mar 09, 2006 pag

RDFA18 RDFA

0

R

17

0

R

9

0

REJ09

RDFA

	TBRA23	TBRA22	TBRA21	TBRA20	TBRA19	TBRA18	TBRA1		
Initial value:	0	0	0	0	0	0	0		
R/W:	R	R	R	R	R	R	R		
Bit:	15	14	13	12	11	10	9		
	TBRA15	TBRA14	TBRA13	TBRA12	TBRA11	TBRA10	TBRA9		
Initial value:	0	0	0	0	0	0	0		
R/W:	R	R	R	R	R	R	R		
Bit:	7	6	5	4	3	2	1		
	TBRA7	TBRA6	TBRA5	TBRA4	TBRA3	TBRA2	TBRA1		
Initial value:	0	0	0	0	0	0	0		
R/W:	R	R	R	R	R	R	R		
Bits 31 to 0—Transmission-buffer read address (TBRD): This bit can only be read. Wr									

disabled.

The buffer read processing result from the E-DMAC and the value read by the may not be the same.

Rev. 2.00 Mar 09, 2006 page 446 of 906 REJ09B0292-0200

iiillai value. R/W:

Bit:

R

23

R

22

R

21

R

20

R

19

R

18

R

17

R/W:	R	R	R	R	R	R	R	
Bit:	7	6	5	4	3	2	1	
	TDFA7	TDFA6	TDFA5	TDFA4	TDFA3	TDFA2	TDFA	
Initial value:	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R	
Bits 31 to 0—Transmission-descriptor fetch address (TDFA): This bit can only be rea disabled.								
Note: The descriptor fetch processing result from the E-DMAC and the value read be register may not be the same.								

0

R

23

TDFA23

0

R

15

TDFA15

0

Initial value:

Initial value:

Initial value:

R/W:

Bit:

R/W:

Bit:

0

R

21

TDFA21

0

R

13

TDFA13

0

0

R

22

TDFA22

0

R

14

TDFA14

0

0

R

19

TDFA19

0

R

11

TDFA11

0

0

R

20

TDFA20

0

R

12

TDFA12

0

0

R

18

TDFA18

0

R

10

TDFA10

0

0

R

17

0

R

9

0

REJ09

TDFA

TDFA<sup>-</sup>

### 10.3.1 Descriptor List and Data Buffers

Before starting transmission/reception, the communication program creates transmit an descriptor lists in memory. The start addresses of these lists are then set in the transmit descriptor list start address registers.

### **Transmit Descriptor**

Figure 10.2 shows the relationship between a transmit descriptor and the transmit buffer. According to the specification in this descriptor, the relationship between the transmit transmit buffer can be defined as one frame/one buffer or one frame/multi-buffer.

- Notes: 1. The descriptor's start address setting must be aligned with an address bound corresponds with the descriptor's length as set by the E-DMAC mode regist (EDMR).
  - 2. The transmit buffer's start address setting must be aligned with a longword However, when SDRAM is connected, the setting must be aligned with a 16 boundary.




Figure 10.2 Relationship between Transmit Descriptor and Transmit Bu

Rev. 2.00 Mar 09, 2006 page 448 of 906

REJ09B0292-0200



Indicates that valid data has not been written to the transmit buffer or this bit has been reset by a write-back operation on termination frame transfer processing (completion or suspension of transmission).
If this state is recognized in an E-DMAC descriptor read, the E-DM terminates transmit processing and transmit operations cannot be restart is necessary)
The transmit descriptor is valid
Indicates that valid data has been written to the transmit buffer by frame transfer processing has not yet been executed, or that frame in progress
When this state is recognized in an E-DMAC descriptor read, the E

continues with the transmit operation

1

transmit descriptor list. After completion of the corresponding buffer transfer, the E-D references the first descriptor. This specification is used to set a ring configuration for descriptors.

Bit 30: TDLE Description

Bit 30—Transmit Descriptor List Last (TDLE): Indicates that this descriptor is the last

Bit 30: TDLE	Description
0	This is not the last transmit descriptor list
1	This is the last transmit descriptor list

Bits 29 and 28—Transmit Frame Position 1, 0 (TFP1, TFP0): These two bits specify trelationship between the transmit buffer and transmit frame.

Contents of transmit buffer indicated by this descriptor are equivaframe (one frame/one buffer)

Note: In the preceding and following descriptors, a logically positive relationship must maintained between the settings of this bit and the TDLE bit.

Bit 27—Transmit Frame Error (TFE): Indicates that one or other bit of the transmit frame indicated by bits 26 to 0 is set.

0	No error during transmission
1	An error of some kind occurred during transmission (see bits 26 to 0
Bits 26 to 0	—Transmit Frame Status 26 to 0 (TFS26 to TFS0): These bits indicate the

Note: This bit is set to 1 when any of Transmit Frame Status bits 4 to 0 is set. Who

during frame transmission.

Bit 27: TFE

- TFS26 to TFS9—Reserved
- TFS8—Teransmit Abort Detect

set, the Transmit Frame Error bit (bit 27: TFE) is set to 1.

Description

- TFS7 to TFS5—Reserved
  - TFS4—Illegal Transmit Frame (corresponds to ITF bit in EESR)
  - TFS3—Carrier Not Detect (corresponds to CND bit in EESR)
- TFS2—Detect Loss of Carrier (corresponds to DLC bit in EESR)
- TFS1—Collision Detect (corresponds to CD bit in EESR)
- TFS0—Transmit Retry Over (corresponds to TRO bit in EESR)

Bits 15 to 0—Reserved: The bits are always read as 0. The write value should always

**Transmit Descriptor 2 (TD2):** Specifies the 32-bit transmit buffer start address.

Note: The transmit buffer's start address setting must be aligned with a longword be However, when SDRAM is connected, the setting must be aligned with a 16-b boundary.

Bits 31 to 0—Transmit Buffer Address (TBA)

## **Receive Descriptor**

regardless of the receive frame length. Finally, the actual receive frame length is report lower 16 bits of RD1 in the descriptor. Data transfer to the receive buffer is performed automatically by the E-DMAC to give a one frame/one buffer or one frame/multi-buff configuration according to the size of one received frame.

Figure 10.3 shows the relationship between a receive descriptor and the receive buffer reception, the E-DMAC performs data rewriting up to a receive buffer 16-byte bounds

Notes: 1. The descriptor's start address setting must be aligned with an address bour corresponds with the descriptor's length as set by the E-DMAC mode regist (EDMR).

2. The receive buffer's start address setting must be aligned with a longword However, when SDRAM is connected, the setting must be aligned with a boundary. Make the setting so that the size of the receive buffer is aligned byte boundary.

Example: H'0500 (= 1280 bytes)

Padding (4 bytes)

# Figure 10.3 Relationship between Receive Descriptor and Receive Buffe

Receive Descriptor 0 (RD0): RD0 indicates the receive frame status. The CPU and E-RD0 to report the frame transmission status.

Bit 31—Receive Descriptor Active (RACT): Indicates that this descriptor is active. The resets this bit after receive data has been transferred to the receive buffer. On completic receive frame processing, the CPU sets this bit to prepare for reception.

Bit 31: RACT	Description
0	The receive descriptor is invalid
	Indicates that the receive buffer is not ready (access disabled by E-this bit has been reset by a write-back operation on termination of E frame transfer processing (completion or suspension of reception)
	If this state is recognized in an E-DMAC descriptor read, the E-DMA terminates receive processing and receive operations cannot be con
	Reception can be restarted by setting RACT to 1 and executing recinitiation.
1	The receive descriptor is valid
	Indicates that the receive buffer is ready (access enabled) and proc frame transfer from the FIFO has not been executed, or that frame t progress
	When this state is recognized in an E-DMAC descriptor read, the E-continues with the receive operation

Rev. 2.00 Mar 09, 2006 page 452 of 906 REJ09B0292-0200



Bits 29 and 28—Receive Frame Position 1, 0 (RFP1, RFP0): These two bits specify the relationship between the receive buffer and receive frame.


Bit 29:	Bit 28:	
RFP	RFP	Description
0	0	Frame reception for receive buffer indicated by this descriptor of (frame is not concluded)
	1	Receive buffer indicated by this descriptor contains end of frame concluded)
1	0	Receive buffer indicated by this descriptor is start of frame (fram concluded)
	1	Contents of receive buffer indicated by this descriptor are equivarianne (one frame/one buffer)

Bit 27—Receive Frame Error (RFE): Indicates that one or other bit of the receive fram indicated by bits 26 to 0 is set. Whether or not the multicast address frame receive infe which is part of the frame status, is copied into this bit is specified by the transmit/rec copy enable register.

Bit 27: RFE	Description
0	No error during reception
1	An error of some kind occurred during reception (see bits 26 to 0

Bits 26 to 0—Receive Frame Status 26 to 0 (RFS26 to RFS0): These bits indicate the during frame reception.

- RFS26 to RFS10—Reserved
- RFS9—Receive FIFO Overflow (corresponds to RFOF bit in EESR)
- RFS8—Reserve Abort Detect



REJ09



- Kr 52—Keecive 100-short riame (corresponds to Kr 51 of in Elisit) • RFS1—PHY-LSI Receive Error (corresponds to PRE bit in EESR)
  - - RFS0—CRC Error on Received Frame (corresponds to CERF bit in EESR)

Note: 1. Only HD6417616 is effective. HD6417615 is Reserved bit.

Receive Descriptor 1 (RD1): Specifies the receive buffer length (maximum 64 kbytes

Bits 31 to 16—Receive Buffer Length (RBL): These bits specify the maximum transfer

length in the corresponding receive buffer. Notes: The transfer byte length must align with a 16-byte boundary (bits 19 to 16 clear The maximum receive frame length with one frame per buffer is 1,514 bytes, e the CRC data. Therefore, for the receive buffer length specification, a value of

(H'05F0) that takes account of a 16-byte boundary is set as the maximum received

The receive data transferred to the receive buffer does not include the 4-byte C

The receive buffer's start address setting must be aligned with a longword bour

length. Bits 15 to 0—Receive Data Length (RDL): These bits specify the data length of a receive stored in the receive buffer.

the end of the frame. The receive frame length is reported as the number of wor data bytes) not including this CRC data.

**Receive Descriptor 2 (RD2):** Specifies the 32-bit receive buffer start address.

However, when SDRAM is connected, the setting must be aligned with a 16-by boundary.

Bits 31 to 0—Receive Buffer Address (RBA)

Note:

Rev. 2.00 Mar 09, 2006 page 454 of 906 REJ09B0292-0200

following processing is carried out according to the TFP value.

- TFP = 00 or 01 (frame continuation):
   Descriptor write-back is performed after DMA transfer.
- 2. TFP = 01 or 11 (frame end):Descriptor write-back is performed after completion of frame transmission.

The E-DMAC continues reading descriptors and transmitting frames as long as the se TACT bit in the read descriptors is "active." When a descriptor with an "inactive" TA read, the E-DMAC resets the transmit request bit (TR) in the transmit register and encorporation (EDTRR).




Figure 10.4 Sample Transmission Flowchart

Rev. 2.00 Mar 09, 2006 page 456 of 906 REJ09B0292-0200

is greater than the burier length given by RD1, the E-DWAC performs write-back to t when the buffer is full (RFP = 10 or 00), then reads the next descriptor. The E-DMAC continues to transfer data to the receive buffer specified by the new RD2. When frame

completed, or if frame reception is suspended because of an error of some kind, the Eperforms write-back to the relevant descriptor (RFP = 11 or 01), and then ends the rec processing. The E-DMAC then reads the next descriptor and enters the receive-standb again.

Note: To receive frames continuously, the receive enable control bit (RNC) must be the receive control register (RCR). After initialization, this bit is cleared to 0.

Rev. 2.00 Mar 09, 2006 pag

REJ09




Figure 10.5 Sample Reception Flowchart

Rev. 2.00 Mar 09, 2006 page 458 of 906 REJ09B0292-0200

part where the transmit descriptor is active (TACT bit = 1), transmission is halted, and bit cleared to 0, immediately. The next descriptor is then read, and the position within frame is determined on the basis of bits TFP1 and TFP0 (continuing [00] or end [01]). of a continuing descriptor, the TACT bit is cleared to 0, only, and the next descriptor immediately. If the descriptor is the final descriptor, not only is the TACT bit cleared write-back is also performed to the TFE and TFS bits at the same time. Data in the but transmitted between the occurrence of an error and write-back to the final descriptor. interrupts are enabled in the EtherC/E-DMAC status interrupt permission register (EE interrupt is generated immediately after the final descriptor write-back.




Figure 10.6 E-DMAC Operation after Transmit Error

**Multi-Buffer Frame Receive Processing:** If an error occurs during multi-buffer fram the processing shown in figure 10.7 is carried out.

Where the receive descriptor is shown as inactive (RACT bit = 0) in the figure, buffer already been received normally, and where the receive descriptor is shown as active (0)

Rev. 2.00 Mar 09, 2006 pag REJ09






Figure 10.7 E-DMAC Operation after Receive Error

Rev. 2.00 Mar 09, 2006 page 460 of 906 REJ09B0292-0200

memory-mapped external devices. Using the DMAC reduces the burden on the CPU a the operating efficiency of the chip as a whole.

#### 11.1.1 **Features**

The DMAC has the following features:


- Two channels
- Address space: Architecturally 4 Gbytes
- Choice of data transfer unit: Byte, word (2-byte), longword (4-byte) or 16-byte un byte transfer, four longword reads are executed, followed by four longword writes
- Maximum of 16,777,216 (16M) transfers
- In the event of a cache hit, CPU instruction processing and DMA operation can be parallel
- Single address mode transfers: Either the transfer source or transfer destination (pe device) is accessed by a DACK signal (selectable) while the other is accessed by a transfer unit of data is transferred in one bus cycle.
  - Possible transfer devices: External devices with DACK and memory-mapped exte (including external memory)
- Dual address mode transfer: Both the transfer source and transfer destination are a address. One transfer unit of data is transferred in two bus cycles.
  - Possible transfer devices:
  - Two external memories
  - External memory and memory-mapped external device
  - Two memory-mapped external devices
  - External memory and on-chip peripheral module (excluding DMAC, BSC, UB memory, E-DMAC, and EtherC)
  - Memory-mapped external device and on-chip peripheral module (excluding D UBC, cache-memory, E-DMAC, and EtherC)

Rev. 2.00 Mar 09, 2006 pag



- External request: from the DREQn pins. Edge or level detection, and active-low high mode, can be specified for DREQn. — On-chip peripheral module requests: serial communication interface with FIFO
  - 16-bit timer pulse unit (TPU), serial I/O with FIFO (SIOF), serial I/O (SIO)
  - Auto-request: the transfer request is generated automatically within the DMAC
- Choice of bus mode
  - Cycle steal mode
  - Burst mode
- Choice of channel priority order
  - Fixed mode
  - Round robin mode
- An interrupt request can be sent to the CPU on completion of data transfer

Rev. 2.00 Mar 09, 2006 page 462 of 906 REJ09B0292-0200



n: 0, 1

Figure 11.1 DMAC Block Diagram

Rev. 2.00 Mar 09, 2006 pag

REJ09

acknowledge			from channel 0 to external device
DMA transfer request	DREQ1	I	DMA transfer request input from edevice to channel 1
DMA transfer request acknowledge	DACK1	0	DMA transfer request acknowledg from channel 1 to external device
Burst hint	BH	0	Burst transfer in 16-byte transfer

0

DMA transfer request acknowledge

DMA transfer request DACK0

1

All

	_					
		DMA channel control register 1	CHCR1	R/(W)*1	H'00000000	H'FFFFFF
		DMA vector number register 1	VCRDMA1	R/(W)	Undefined	H'FFFFFF
		DMA request/response selection control register 1	DRCR1	R/(W)	H'00	H'FFFFFE
All		DMA operation register	DMAOR	R/(W)*2	H'00000000	H'FFFFFF
Notes:	1.	Only 0 can be written to bit 1 of	f CHCR0 ar	nd CHCR	1, after read	ing 1, to cle
	2.	Only 0 can be written to bits 1 a	and 2 of the	DMAOF	R, after readir	ng 1, to clea
	3.	Access DRCR0 and DRCR1 in	byte units.	Access	all other regis	sters in long

DMA source address register 0

DMA transfer count register 0

DMA channel control register 0

DMA vector number register 0

DMA source address register 1

DMA transfer count register 1

DMA request/response

selection control register 0

DMA destination address

DMA destination address

register 0

register 1

0

1



R/W

R/W

R/W

R/W

R/W

R/W

R/W

SAR0

DAR0

TCR0

CHCR0

DRCR0

SAR1

DAR1

TCR1

VCRDMA0R/W

Undefined

Undefined

Undefined

Undefined

Undefined

Undefined

Undefined

H'00

R/(W)\*1 H'00000000 H'FFFFF

**H'FFFFFF** 

**H'FFFFF** 

**H'FFFFF** 

**H'FFFFF** 

**H'FFFFFE** 

**H'FFFFF** 

**H'FFFFF** 

**H'FFFFF** 

REJ09

DMA source address registers 0 and 1 (SAR0 and SAR1) are 32-bit read/write registers specify the source address of a DMA transfer. During a DMA transfer, these registers i next source address. (In single-address mode, SAR is ignored in transfers from externa with DACK to memory-mapped external devices or external memory). In 16-byte unit always set the value of the source address to a 16-byte boundary (16n address). Operatic cannot be guaranteed if other values are used. Transmission in 16-byte units can be set auto-request mode and at edge detection in external request mode. Values are retained standby mode, and when the module standby function is used.

## 11.2.2 DMA Destination Address Registers 0 and 1 (DAR0, DAR1)

Bit:	31	30	29	 3	2	1
Initial value:		_	_	 _	_	-
R/W:	R/W	R/W	R/W	 R/W	R/W	R/V

DMA destination address registers 0 and 1 (DAR0 and DAR1) are 32-bit read/write registers the destination address of a DMA transfer. During a DMA transfer, these regist the next destination address. (In single-address mode, DAR is ignored in transfers from mapped external devices or external memory to external devices with DACK). In 16-by transfers, always set the value of the source address to a 16-byte boundary (16n address Operation results cannot be guaranteed if other values are used. Transmission in 16-byte set only in auto-request mode and at edge detection in external request mode. Value retained in a reset, in standby mode, and when the module standby function is used.

If synchronous DRAM is accessed when performing 16-byte-unit transfer, a 16-byte be (address 16n) value must be set for the destination address.

Rev. 2.00 Mar 09, 2006 page 466 of 906 REJ09B0292-0200

Initial value: — — — ... — R/W: R/W R/W R/W ... R/W

DMA transfer count registers 0 and 1 (TCR0 and TCR1) are 32-bit read/write register specify the DMA transfer count. The lower 24 of the 32 bits are valid. The value is wish bits, including the upper eight bits. The number of transfers is 1 when the setting is H'16,777,215 when the setting is H'00FFFFFF and 16, 777,216 (the maximum) when H set. During a DMA transfer, these registers indicate the remaining transfer count.

Set the initial value as the write value in the upper eight bits. These bits always read 0 retained in a reset, in standby mode, and when the module standby function is used. F transfers, set the count to 4 times the number of transfers. Operation is not guaranteed incorrect value is set.

# 11.2.4 DMA Channel Control Registers 0 and 1 (CHCR0, CHCR1)

				J			
Initial value:	0	0	0		0	0	0
R/W:	R	R	R		R	R	R
Bit:	15	14	13	12	11	10	9
	DM1	DM0	SM1	SM0	TS1	TS0	AR
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						
Bit:	7	6	5	4	3	2	1

DL

0

R/W

TB

0

R/W

Note: Only 0 can be written, to clear the flag.

Initial value:

R/W:

ΑL

0

R/W

DS

0

R/W

Bit:

Rev. 2.00 Mar 09, 2006 pag REJ09

TA

0

R/W

ΙE

0

R/W

TE

0

R/(W

R/W

R/W



destination address is incremented, decremented or left fixed (in single address mode, I DM0 are ignored when transfers are made from a memory-mapped external device, or

memory to an external device with DACK). DM1 and DM0 are initialized to 00 by a restandby mode. Values are retained during a module standby.

Bit 15: DM1	Bit 14: DM0	Description
0	0	Fixed destination address (In
	1	Destination address is incremented (+1 for byte tr +2 for word transfer size, +4 for longword transfer for 16-byte transfer size)
1	0	Destination address is decremented (–1 for byte t –2 for word transfer size, –4 for longword transfer for 16-byte transfer size)
	1	Reserved (setting prohibited)

Bits 13 and 12—Source Address Mode Bits 1, 0 (SM1, SM0): Select whether the DMA address is incremented, decremented or left fixed. (In single address mode, SM1 and SI ignored when transfers are made from an external device with DACK to a memory-ma external device, or external memory.) For a 16-byte transfer, the address is incremented

regardless of the SM1 and SM0 values. SM1 and SM0 are initialized to 00 by a reset as

standby mode. Values are retained during a module standby.

Bit 13: SM1 Bit 12: SM0 Description 0 0 Fixed source address (+16 for 16-byte transfer siz (In 1 Source address is incremented (+1 for byte transfe for word transfer size, +4 for longword transfer size 16-byte transfer size) 1 0 Source address is decremented (-1 for byte transf for word transfer size, -4 for longword transfer size 16-byte transfer size) 1

Rev. 2.00 Mar 09, 2006 page 468 of 906 REJ09B0292-0200



Reserved (setting prohibited)

	1	vvora (2-byte) unit
1	0	Longword (4-byte) unit
	1	16-byte unit (4 longword transfers)
	e byte unit setting mory for the dual	should not be used if a destination address has been seaddress mode.

Bit 9—Auto Request Mode Bit (AR): Selects either auto-request mode (in which transare generated automatically within the DMAC) or a mode using external requests or ron-chip peripheral modules (SCIF, TPU, SIOF, SIO). The AR bit is initialized to 0 by in standby mode. Its value is retained during a module standby.

Description

Bit 9: AR

0	External/on-chip peripheral module request mode
1	Auto-request mode
D:+ 0	A almorriadge/Transfer Made Dit (AM): In dual address made this hit select
	Acknowledge/Transfer Mode Bit (AM): In dual address mode, this bit selects
DACK	In signal is output during the data read cycle or write cycle. In single-address in

selects whether to transfer data from memory to device or from device to memory. Th initialized to 0 by a reset and in standby mode. Its value is retained during a module st

Bit 8: AM Description

Bit 8: AM	Description
0	DACKn output in read cycle (dual address mode)/transfer for to device (single address mode) (In
1	DACKn output in write cycle (dual address mode)/transfer f to memory (single address mode)

Rev. 2.00 Mar 09, 2006 pag

REJ09

Bit 6—DREQn Select Bit (DS): Selects the DREQn input detection used. When 0 (leve is set to bit DS, set 0 (cycle-steal mode) to the transfer bus mode bit (TB). When 0 is set and 1 (burst mode) is set to bit TB, system operations are not guaranteed. The DS bit is to 0 by a reset and in standby mode. Its value is retained during a module standby.

Bit 6: DS	Description	
0	Detected by level	(Ir
	Can be set only in cycle-steal mode	
1	Detected by edge	

Bit 5—DREQn Level Bit (DL): Selects the DREQn input detection level. The DL bit is to 0 by a reset and in standby mode. Its value is retained during a module standby.

Bit 5: DL	Description
0	When DS is 0, DREQ is detected by low level; when DS is detected at falling edge (
1	When DS is 0, DREQ is detected by high level; when DS detected at rising edge
Bit 4—Transfer B	s Mode Bit (TB): Selects the bus mode for DMA transfers. When

mode) is set to bit TB, set 1 (edge detection) to the DREQ select bit (DS). When 1 is se and 0 (level detection) is set to bit DS, system operations are not guaranteed. The TB b initialized to 0 by a reset and in standby mode. Its value is retained during a module sta

Bit 4: TB	Description	
0	Cycle-steal mode	
1	Burst mode	

Rev. 2.00 Mar 09, 2006 page 470 of 906 REJ09B0292-0200



(In

of a DMA transfer. When the IE bit is set to 1, an interrupt (DEI) request is sent to the the TE bit is set. The IE bit is initialized to 0 by a reset and in standby mode. Its value during a module standby.

Bit 2: IE Description			
0	Interrupt request disabled	1	
1	Interrupt request enabled		

Bit 1—Transfer-End Flag Bit (TE): Indicates that the transfer has ended. When the va DMA transfer count register (TCR) becomes 0, the DMA transfer ends normally and set to 1. When TCR is not 0, the TE bit is not set if the transfer ends because of an NN or DMA address error, or because the DME bit in the DMA operation register (DMA)

DE bit was cleared. To clear the TE bit, read 1 from it and then write 0. When the TE setting the DE bit to 1 will not enable a transfer. The TE bit is initialized to 0 by a reso standby mode. Its value is retained during a module standby.

Bit 1: TE	Description
0	DMA has not ended or was aborted
	Cleared by reading 1 from the TE bit and then writing 0
1	DMA has ended normally (by TCR = 0)

REJ09

BIT U: DE	Description				
0	DMA transfer disabled	(In			
1	DMA transfer enabled				

29

11

10

9

### 11.2.5 DMA Vector Number Registers 0 and 1 (VCRDMA0, VCRDMA1)

30

Initial value:	0	0	0		0	0	0
R/W:	R	R	R		R	R	R
Bit:	7	6	5	4	3	2	1
	VC7	VC6	VC5	VC4	VC3	VC2	VC1
Initial value:	_	_	_	_	_	_	_
R/W:	R/W						

DMA vector number registers 0 and 1 (VCRDMA0, VCRDMA1) are 32-bit read/write that set the DMAC transfer-end interrupt vector number. Only the lower eight bits of the valid. They are written as 32-bit values, including the upper 24 bits. Values are retained in standby mode, and when the module standby function is used.

Bits 31 to 8—Reserved: These bits are always read as 0. The write value should always

Bits 7 to 0—Vector Number Bits 7–0 (VC7–VC0): Set the interrupt vector numbers at DMAC transfer. Interrupt vector numbers of 0–127 can be set. When a transfer-end int occurs, the vector number is fetched and control is transferred to the specified interrupt routine. The VC7–VC0 bits retain their values in a reset and in standby mode. As the n vector number is 127, 0 must always be written to VC7.

Rev. 2.00 Mar 09, 2006 page 472 of 906

Bit:

31

REJ09B0292-0200



registers that set the DMAC transfer request source. They are written as 8-bit values. initialized to H'00 by a reset, but retain their values in standby mode and a module sta

Bits 7 to 5—Reserved: These bits are always read as 0. The write value should always

Bits 4 to 0—Resource Select Bits 4 to 0 (RS4–RS0): Specify which transfer request to DMAC. Changing the transfer request source must be done when the DMA enable bit See section 11.3.4, DMA Transfer Types, for the possible setting combinations.

Bits RS4 to RS0 are initialized to 001 by a reset.

Bit 4: RS4	Bit 3: RS3	Bit 2: RS2	Bit 1: RS1	Bit 0: RS0	Description	
0	0	0	0	0	DREQ (external request) (	
				1	Reserved (setting prohibited)	
			1	0	Reserved (setting prohibited)	
				1	Reserved (setting prohibited)	
		1	0	0	Reserved (setting prohibited)	
					1	SCIF channel 1 RXI (on-chip SCI with F 1 receive-data-full interrupt request)*
			1	0	SCIF channel 1 TXI (on-chip SCI with FI 1 transmit-data-empty interrupt request)	
		1	1	1	Reserved (setting prohibited)	

Rev. 2.00 Mar 09, 2006 pag

REJ09

1 0 SIOF TDEI (SIO with FIFO transmit-data-interrupt request)*  1 Reserved (setting prohibited)  1 0 Reserved (setting prohibited)  1 SIO channel 1 RDFI (SIO channel 1 rece full interrupt request)*  1 0 SIO channel 1 TDEI (SIO channel 1 transempty interrupt request)*  1 Reserved (setting prohibited)  1 Reserved (setting prohibited)  1 SIO channel 2 RDFI (SIO channel 2 rece full interrupt request)*  1 SIO channel 2 TDEI (SIO channel 2 rece full interrupt request)*  1 Reserved (setting prohibited)						
1 0 Reserved (setting prohibited)  1 SIO channel 1 RDFI (SIO channel 1 rece full interrupt request)*  1 0 SIO channel 1 TDEI (SIO channel 1 trans empty interrupt request)*  1 Reserved (setting prohibited)  1 0 0 Reserved (setting prohibited)  1 SIO channel 2 RDFI (SIO channel 2 rece full interrupt request)*  1 0 SIO channel 2 TDEI (SIO channel 2 trans empty interrupt request)*  1 Reserved (setting prohibited)  1 Reserved (setting prohibited)  1 Reserved (setting prohibited)  1 Reserved (setting prohibited)				1	0	
1 SIO channel 1 RDFI (SIO channel 1 rece full interrupt request)*  1 0 SIO channel 1 TDEI (SIO channel 1 transempty interrupt request)*  1 Reserved (setting prohibited)  1 0 0 Reserved (setting prohibited)  1 SIO channel 2 RDFI (SIO channel 2 recefull interrupt request)*  1 0 SIO channel 2 TDEI (SIO channel 2 transempty interrupt request)*  1 Reserved (setting prohibited)  1 Reserved (setting prohibited)  1 Reserved (setting prohibited)  1 Reserved (setting prohibited)					1	Reserved (setting prohibited)
full interrupt request)*  1 0 SIO channel 1 TDEI (SIO channel 1 trans empty interrupt request)*  1 Reserved (setting prohibited)  1 0 0 Reserved (setting prohibited)  1 SIO channel 2 RDFI (SIO channel 2 rece full interrupt request)*  1 0 SIO channel 2 TDEI (SIO channel 2 trans empty interrupt request)*  1 Reserved (setting prohibited)  1 Reserved (setting prohibited)  1 Reserved (setting prohibited)  1 Reserved (setting prohibited)			1	0	0	Reserved (setting prohibited)
empty interrupt request)*  Reserved (setting prohibited)  1 0 0 Reserved (setting prohibited)  1 SIO channel 2 RDFI (SIO channel 2 recefull interrupt request)*  1 0 SIO channel 2 TDEI (SIO channel 2 transempty interrupt request)*  1 Reserved (setting prohibited)  1 * Reserved (setting prohibited)  Note: *When a transfer request is generated by an on-chip module, select cycle-steal and setting prohibited)					1	
1 0 0 Reserved (setting prohibited)  1 SIO channel 2 RDFI (SIO channel 2 rece full interrupt request)*  1 0 SIO channel 2 TDEI (SIO channel 2 transempty interrupt request)*  1 Reserved (setting prohibited)  1 * Reserved (setting prohibited)  Interved (setting prohibited)  Interved (setting prohibited)				1	0	
1 SIO channel 2 RDFI (SIO channel 2 rece full interrupt request)*  1 0 SIO channel 2 TDEI (SIO channel 2 transempty interrupt request)*  1 Reserved (setting prohibited)  1 * Reserved (setting prohibited)  Note: *When a transfer request is generated by an on-chip module, select cycle-steal and sele	-				1	Reserved (setting prohibited)
full interrupt request)*  1 0 SIO channel 2 TDEI (SIO channel 2 transempty interrupt request)*  1 Reserved (setting prohibited)  1 * Reserved (setting prohibited)  Interrupt request is generated by an on-chip module, select cycle-steal and select cycle		1	0	0 0	0	Reserved (setting prohibited)
empty interrupt request)*  Reserved (setting prohibited)  1 * * Reserved (setting prohibited)  Note: *When a transfer request is generated by an on-chip module, select cycle-steal and					1	
1 * Reserved (setting prohibited)  lote: *When a transfer request is generated by an on-chip module, select cycle-steal a				1	0	
lote: *When a transfer request is generated by an on-chip module, select cycle-steal a					1	Reserved (setting prohibited)
			1	*	*	Reserved (setting prohibited)
mode, dual transier as the transier mode, and failing edge detection for the Divi	Note:			-	-	The state of the s

1

0

0

0

0

1

0

1

0

0

1

0

1

0

1

request)\*

request)\*

request)\*

request)\*

REJ09B0292-0200 RENESAS

Rev. 2.00 Mar 09, 2006 page 474 of 906



TPU TGI0A (TPU input capture channel 0

TPU TGI0B (TPU input capture channel 0

TPU TGI0C (TPU input capture channel (

TPU TGI0D (TPU input capture channel (

SIOF RDFI (SIO with FIFO receive-data-f

Reserved (setting prohibited)

Initial value:	0	0	
R/W:	R	R	

Note: \* Only 0 can be written, to clear the flag.

The DMA operation register (DMAOR) is a 32-bit read/write register that controls the transfer mode. It also indicates the DMA transfer status. Only the lower four of the 32

is used. Bits 31 to 4—Reserved: These bits are always read as 0. The write value should always

valid. DMAOR is written as a 32-bit value, including the upper 28 bits. DMAOR is in H'00000000 by a reset and in standby mode. It retains its value when the module stand

0

R

0

R

PR

0

R/W

NMI

R/(W

0

ΑE 0

 $R/(W)^*$ 

Bit 3—Priority Mode Bit (PR): Specifies whether a fixed channel priority order or rou mode is to be used there are simultaneous transfer requests for multiple channels. It is 0 by a reset and in standby mode. It retains its value when the module standby functio

Bit 3: PR	Description		
0	Fixed priority (channel 0 > channel 1)	(1	
1	· · · ·	Round-robin (Top priority shifts to bottom after each trans priority for the first DMA transfer after a reset is channel 1	

0	No Diviac address end
	To clear the AE bit, read 1 from it and then write 0
1	Address error by DMAC

NMIF bit is set to 1, DMA transfer cannot be enabled even if the DE bit in the DMA cleontrol register (CHCR) and the DME bit are set to 1. To clear the NMIF bit, read 1 from the write 0. Operation is completed up to the end of the DMAC transfer being executed NMI was input. When the NMI interrupt is input while the DMAC is not operating, the is set to 1. The NMIF bit is initialized to 0 by a reset or in the standby mode. It retains to when the module standby function is used.

Bit 1—NMI Flag Bit (NMIF): This flag indicates that an NMI interrupt has occurred. V

Bit 1: NMIF	Description	
0	No NMIF interrupt To clear the NMIF bit, read 1 from it and then write 0	(1
1	NMIF interrupt has occurred	

this to be effective, the TE bit in CHCR and the NMIF and AE bits must all be 0. When bit is cleared, all channel DMA transfers are aborted. DME is initialized to 0 by a reset standby mode. It retains its value when the module standby function is used.

Bit 0: DME

Description

Bit 0—DMA Master Enable Bit (DME): Enables or disables DMA transfers on all char DMA transfer becomes enabled when the DE bit in the CHCR and the DME bit are set

Bit 0: DME	Description	
0	DMA transfers disabled on all channels	(1
1	DMA transfers enabled on all channels	

Rev. 2.00 Mar 09, 2006 page 476 of 906 REJ09B0292-0200


#### 11.3.1 DMA Transfer Flow

transfer count registers (TCR), DMA channel control registers (CHCR), DMA vector registers (VCRDMA), DMA request/response selection control registers (DRCR), and operation register (DMAOR) are initialized (initializing sets each register so that ultin condition (DE = 1, DME = 1, TE = 0, NMIF = 0, AE = 0) is satisfied), the DMAC tra according to the following procedure:

After the DMA source address registers (SAR), DMA destination address registers (D

- 1. Checks to see if transfer is enabled (DE = 1, DME = 1, TE = 0, NMIF = 0, AE = 0
- 2. When a transfer request occurs and transfer is enabled, the DMAC transfers 1 tran data. (In auto-request mode, the transfer begins automatically after register initialized TCR value will be decremented by 1.) The actual transfer flows vary depending or mode and bus mode.
- 3. When the specified number of transfers have been completed (when TCR reaches transfer ends normally. If the IE bit in CHCR is set to 1 at this time, a DEI interrupt sent to the CPU. 4. When an address error occurs in the DMAC or an NMI interrupt is generated, the
  - aborted. Transfers are also aborted when the DE bit in CHCR or the DME bit in I changed to 0.

Figure 11.2 shows a flowchart illustrating this procedure.



Notes: 1. In auto-request mode, the transfer will start when the NMIF, AE, and TE bits a and the DE and DME bits are then set to 1.

- 2. Cycle-steal mode. 3. In burst mode, DREQ = edge detection (external request), or auto-request mo
- 4. 16-byte transfer cycle in progress.
- 5. End of a 16-byte transfer cycle.

Figure 11.2 DMA Transfer Flow

Rev. 2.00 Mar 09, 2006 page 478 of 906 REJ09B0292-0200



Table 11.3 Selecting the DMA Transfer Request Using the AR and RS Bits

DRCR

AR	RS4	RS3	RS2	RS1	RS0	Request Mode	Resource Selec
0	0	0	0	0	0	Module request mode	DREQ (external
			1	0	1	_	SCIF channel 1
				1	0	_	SCIF channel 1
		1	0	0	1	_	SCIF channel 2
				1	0	_	SCIF channel 2
			1	0	_		TPU TGI0A
					1	_	TPU TGI0B
				1	0	_	TPU TGI0C
					1	_	TPU TGI0D
	1	0	0	0	_		SIOF RDFI
				1	0	_	SIOF TDEI
			1	0	1	_	SIO channel 1 R
				1	0	_	SIO channel 1 T
		1	0	0	1	_	SIO channel 2 R
				1	0	_	SIO channel 2 T
1	*	*	*	*	*	Auto-request mode	

Note: \* Don't care

**CHCR** 

memory-to-memory transfer, the auto-request mode allows the DMAC to automatical transfer request signal internally. When the DE bits in CHCR0 and CHCR1 and the D the DMA operation register (DMAOR) are set to 1, the transfer begins (so long as the CHCR0 and CHCR1 and the NMIF and AE bits in DMAOR are all 0).

Auto-Request Mode: When there is no transfer request signal from an external source

RENESAS

Rev. 2.00 Mar 09, 2006 pag REJ09

			0,0.0
1	0	Single address mode	Data transferred from memory to device
	1	Single address mode	Data transferred from device to memory
Not		<b>,</b> ,	mory-mapped external d C, UBC, cache memory,
CH DL	CR0 a	and $CHCR1$ (DS = 0	ner by the falling edge or is level detection, DS = ource of the transfer requ

0

0

1

**Dual address** 

**Dual address** 

mode

mode

When 0 (level detection) is set to the DS bit of CHCR0 and CHCR1, set the TB bit to 0 steal mode) and set the TS1 and TS0 bits of CHCR0 and CHCR1 to either 00 (byte uni unit), or 10 (long word unit).

CH DL source or destination.

DACKn output in read

DACKn output in write

cycle

cvcle

external device External device with DACK

Any\*

Any\*

External memory or

memory-mapped

memory external levice, and on-chip peripheral mod , E-DMAC, and EtherC).

r by level using the DS and DL bit = 1 is edge detection; DL = 0 is act uest does not have to be the data to

Any\*

Any\*

Externa

with DA

Externa

When 0 is set to the DS bit of CHCR0 and CHCR1, when 1 (burst mode) is set to the T

CHCR0 and CHCR1, and when 11 (16 byte unit) is set to the TS1 and TS0 bits of CHC CHCR1, operation is not guaranteed.

Rev. 2.00 Mar 09, 2006 page 480 of 906

(interrupt request signal) from an on-chip peripheral module. Transfer request signals SCIF, SIOF or SIO receive-data-full interrupts (RXI, RDFI), SCIF, SIOF or SIO transempty interrupts (TXI, TDEI), and TPU general registers (table 11.6). If DMA transfer (DE = 1, DME = 1, TE = 0, NMIF = 0, AE = 0), DMA transfer starts upon input of a request signal.

On-Chip Module Request Mode: In this mode, transfers are started by a transfer request.

When RXI or RDFI (transfer request due to an SCIF, SIOF or SIO receive-data-full conset as a transfer request, the transfer source must be the receive data register of the conmodule (SCFRDR or SIRDR). When TXI or TDEI (transfer request due to an SCIF, Stransmit-data-empty condition) is set as a transfer request, the transfer destination must transmit data register of the corresponding module (SCFTDR or SITDR).

These restrictions do not apply to TPU transfer requests.

When on-chip module request mode is used, an access size permitted by the periphera register used as the transfer source or transfer destination must be set in bits TS1 and CHCR0 and CHCR1.

Rev. 2.00 Mar 09, 2006 pag

			•	·	0C	. 0.00	
				1	TPU channel 0D	TGI0D	
1	0	0	0	1	SIOF receiver	RDFI	,
			1	0	SIOF transmitter	TDEI	
		1	0	1	SIO channel 1 receiver	RDFI	
			1	0	SIO channel 1 transmitter	TDEI	
	1	0	0	1	SIO channel 2 receiver	RDFI	
			1	0	SIO channel 2 transmitter	TDEI	

Rev. 2.00 Mar 09, 2006 page 482 of 906

RENESAS

REJ09B0292-0200

1

0

1

0

1

1

1

0

0

1

0

SCIF channel 2 RXI

SCIF channel 2 TXI

receiver

0Α

0B

transmitter

TPU channel

TPU channel

TPU channel

SCFRDR2 Any

Any

Any

(excluding

(excluding

(excluding

(excluding

on-chip

RAM)

SIRDR

SIRDR1

SIRDR2

Any

Any

Any

on-chip

RAM)

Any

on-chip

RAM)

Any

on-chip

RAM)

Any

TGI0A

TGI0B

TGI0C

Cycle-

steal

Cycle-

steal

Cycle-

Cycle-

Cycle-

steal

Cycle-

steal

Cycle-

steal

Cyclesteal

Cyclesteal

Cyclesteal

Cyclesteal

Cyclesteal

steal

steal

SCFTDR2

(excluding

(excluding

(excluding

(excluding

on-chip

RAM)

SITDR

SITDR1

SITDR2

Any

Any

Any

on-chip

RAM)

Any

on-chip

RAM)

Any

on-chip

RAM)

Any

Any

transfer request (interrupt request) from any module will be cleared at the first transfer

### 11.3.3 **Channel Priorities**

When the DMAC receives simultaneous transfer requests on two channels, it selects a according to a predetermined priority order. There is a choice of two priority modes, f round-robin. The mode is selected by the priority bit, PR, in the DMA operation regis (DMAOR).

**Fixed Priority Mode:** In this mode, the relative channel priority levels are fixed. Who to 0, channel 0 has higher priority than channel 1. Figure 11.3 shows an example of a burst mode.




Figure 11.3 Fixed Mode DMA Transfer in Burst Mode (Dual Address, DREQn Falling-Edge Detection)

In cycle-steal mode, once a channel 0 request is accepted, channel 1 requests are also until the next request is accepted, which makes more effective use of the bus cycle. If come simultaneously for channel 0 and channel 1 when DMA operation is starting, th transmitted with channel 0, and thereafter channel 1 and channel 0 transfers are performanced. alternately.

Rev. 2.00 Mar 09, 2006 pag



# Figure 11.4 Fixed Mode DMA Transfer in Cycle-Steal Mode (Dual Address, DREQn Low-Level Detection)

**Round-Robin Mode:** Switches the priority of channel 0 and channel 1, shifting their a receive transfer requests. Each time one transfer ends on one channel, the priority shifts other channel. The channel on which the transfer just finished is assigned low priority. channel 1 has higher priority than channel 0.

Figure 11.5 shows how the priority changes when channel 0 and channel 1 transfers are simultaneously and another channel 0 transfer is requested after the first two transfers e DMAC operates as follows:

- 1. Transfer requests are generated simultaneously to channels 1 and 0.
- transfer).

2. Channel 1 has the higher priority, so the channel 1 transfer begins first (channel 0 w

- 3. When the channel 1 transfer ends, channel 1 becomes the lower-priority channel. 4. The channel 0 transfer begins.
- 5. When the channel 0 transfer ends, channel 0 becomes the lower-priority channel.
- 6. A channel 0 transfer is requested.
- 7. The channel 0 transfer begins.
- 8. When the channel 0 transfer ends, channel 0 is already the lower-priority channel, s remains the same.

Rev. 2.00 Mar 09, 2006 page 484 of 906

REJ09B0292-0200




Figure 11.5 Channel Priority in Round-Robin Mode

Rev. 2.00 Mar 09, 2006 pag

Source	External Device with DACK	External Memory	Memory-Mapped External Device	On-Chip Peripheral Module	C
External device with DACK	Not available	Single	Single	Not available	Ν
External memory	Single	Dual	Dual	Dual*	С
Memory-mapped external device	Single	Dual	Dual	Dual*	С
On-chip peripheral module	Not available	Dual*	Dual*	Dual*	D
On-chip memory	Not available	Dual	Dual	Dual*	С
0:10:111					

Destination

Single: Single address mode

Dual: Dual address mode

Note: \* Access size permitted by peripheral module register used as transfer source or to destination (excluding DMAC, BSC, UBC, cache memory, E-DMAC, and EtherC

### Address Modes:

• Single Address Mode

In single address mode, both the transfer source and destination are external; one (s accessed by a DACKn signal while the other is accessed by address. In this mode, t performs the DMA transfer in one bus cycle by simultaneously outputting a transfe acknowledge DACKn signal to one external device to access it, while outputting an the other end of the transfer. Figure 11.6 shows an example of a transfer between exmemory and external device with DACK. That data is written in external memory i bus cycle while the external device outputs data to the data bus.

Rev. 2.00 Mar 09, 2006 page 486 of 906

REJ09B0292-0200






Figure 11.6 Data Flow in Single Address Mode

Two types of transfers are possible in single address mode: 1) transfers between exdevices with DACK and memory-mapped external devices; and 2) transfers betwee devices with DACK and external memory. For both of them, transfer must be requ external request signal (DREQn). For the combination of the specifiable setting to data transfer using an external request (DREQn), see table 11.9. Figure 11.7 shows transfer timing for single address mode.

> Rev. 2.00 Mar 09, 2006 pag REJ09




Figure 11.7 DMA Transfer Timing in Single Address Mode




Figure 11.8 Data Flow in Dual Address Mode

In dual address mode transfers, external memory and memory-mapped external de mixed without restriction. Specifically, this enables transfers between the following

- Transfer between external memory and external memory
- Transfer between external memory and memory-mapped external device
- Transfer between memory-mapped external device and memory-mapped exter
- Transfer between external memory and on-chip peripheral module (excluding BSC, UBC, cache, E-DMAC, and EtherC)\*
- Transfer between memory-mapped external device and on-chip peripheral mode (excluding DMAC, BSC, UBC, cache, E-DMAC, and EtherC)\*
- Transfer between on-chip memory and on-chip memory
- Transfer between on-chip memory and memory-mapped external device
- Transfer between on-chip memory and on-chip peripheral module (excluding I BSC, UBC, cache, E-DMAC, and EtherC)\*

Rev. 2.00 Mar 09, 2006 pag REJ0



If the transfer request source is the SCIF, SIOF or SIO, an SCIF, SIOF or SIO regist respectively, must be the transfer destination or transfer source (see table 11.6). For combination of the specifiable setting to perform data transfer using an external req (DREQn), see table 11.9. Dual address mode outputs DACKn in either the read cycle. The acknowledge/transfer mode bit (AM) of the DMA channel control regist (CHCR0 and 1) specifies whether DACK is output in either the read cycle or the way.

Figure 11.9 shows the DMA transfer timing in dual address mode.




Figure 11.9 DMA Transfer Timing in Dual Address Mode (External Memory Space → External Memory Space, DACKn Output in Read

continues to hold the bus)

Cycle-steal mode can be used with all categories of transfer destination, transfer so

transfer request source. (with the exception of transfers between on-chip periphera. The CPU may take the bus twice when an acknowledge signal is output during the or in single address mode. Figure 11.10 shows an example of DMA transfer timing steal mode. The transfer conditions for the example in the figure are as shown below. When the transfer request source is an external request mode with level detection is steal mode, set the TS1 and TS0 bits of CHCR0 and CHCR1 to either 00 (byte unit unit), or 01 (longword unit). If the TS1 and TS0 bits of CHCR0 and CHCR1 are set.)

byte transfer), operation is not guaranteed. Dual address mode DREQn level detection DREQn Bus right returned to CPU Bus **CPU** CPU CPU CPU DMAC DMAC **DMAC** DMAC cycle Read Write Read Write

Figure 11.10 DMA Transfer Timing in Cycle-Steal Mode (Dual Address Mode, DREQn Low Level Detection)

Single address mode
DREQn level detection

Bus cycle CPU CPU DMAC DMAC DMAC CPU CPU

for the example in the figure are as shown below.

rigure 11.11 shows an example of DWA transfer tilling in burst mode. The transfer

Figure 11.11 DMA Transfer Timing in Burst Mode (Single Address, DREQn Fa Detection)

Refreshes cannot be performed during a burst transfer, so ensure that the number of tra satisfies the refresh request period when a memory requiring refreshing is used. When request source is an external request (DREQn) in burst mode, set the DS bit of CHCR0 CHCR1 to 1 (edge detection). If the DS bits of CHCR0 and CHCR1 are set to 0 (level operation is not guaranteed.

Rev. 2.00 Mar 09, 2006 page 492 of 906 REJ09B0292-0200

	Internal peripheral module*1	С
Between external memory and memory	External	B/C
mapped external device	Automatic	B/C
	Internal peripheral module*1	С
Between memory mapped external devices	External	B/C
	Automatic	B/C
	Internal peripheral module*1	С
Between external memory and internal	External	B/C
peripheral module	Automatic	B/C
	Internal peripheral module*2	С
Between memory mapped external device	External	B/C
and internal peripheral module	Automatic	B/C
	Internal peripheral module*2	С
Between internal memories	Automatic	B/C
Between internal memory and memory	External	B/C
mapped external device* <sup>5</sup>	Automatic	B/C
	Internal peripheral module*1	С
	Rev. 2.00 Mar 09,	2006 pag

Between external device with DACK, and

memory mapped external device Between external memories

Dual





B/C

B/C

B/C

External

External Automatic





Notes:	B:	Burst mode	
	C:	Cycle steal mode	

Between internal peripheral modules

- - transfer request source.
- 2. When the transfer request source is SCIF, SIOF or SIO, the transfer source destination must be SCIF, SIOF and SIO, respectively.
- which are a transfer source or a transfer destination. 5. When transferring data from internal memory to a memory mapped external
- - to internal memory, set DACKn to read-time output. read-time output.

  - be guaranteed.
  - transfer is attempted in units of 16 bytes when level detection has been spec operation cannot be guaranteed.

For on-chip peripheral module requests, do not specify SCIF, SIOF and SIO

Internal peripheral

module\*1

Automatic

module\*2

4. Specify the access size that is allowed by the internal peripheral-module req

3. When the request mode is set to internal peripheral module request, set the the DL bit of CHCR0 and CHCR1 to 1 and 0, respectively (detection at the fa of DREQn). In addition, the bus mode can only be set to cycle-steal mode.

DACKn to write-time output. When transferring from a memory mapped exte 6. When transferring data from internal memory to external memory, set DACK time output. When transferring from external memory to internal memory, se

B/C

C

7. When B (burst mode) is set in the external request mode, set the DS bits of and CHCR1 to 1 (edge detection). If they are set to 0 (level detection), operation 8. Transfer in units of 16 bytes is enabled only when edge detection has been

Rev. 2.00 Mar 09, 2006 page 494 of 906

External	Level *1	вуте		U	_
request	detection*1	Word	_	0 — 0 — 0 — 0 — 0 — 0 0 0 0 0 0 0 0 0	
		Longword	_	0	0 — — — 0 0
		16-byte unit	_	_	_
	Edge *2	Byte	0	0	0
	detection*2	Word	0	0	0
		Longword	0	0	0
		16-byte unit	0	0	0
Notes: O	: Can be set				

C

C C

C

-: Cannot be set

- 1. The same for high-level and low-level detection.
- 2. The same for rising-edge detection and falling-edge detection.

**Bus Mode and Channel Priority:** When a given channel (1) is transferring in burst n there is a transfer request to a channel (0) with a higher priority, the transfer of the channel higher priority (0) will begin immediately. When channel 0 is also operating in the bu channel 1 transfer will continue as soon as the channel 0 transfer has completely finish channel 0 is in cycle-steal mode, channel 1 will begin operating again after channel 0 the transfer of one transfer unit, but the bus will then switch between the two in the or 1, channel 0, channel 1, channel 0. Since channel 1 is in burst mode, it will not give the CPU. This example is illustrated in Figure 11.12.




Figure 11.12 Bus Status when Multiple Channels are Operating (when priority order is ch0 > ch1, ch1 is set to burst mode, and ch0 to cycle-st

Rev. 2.00 Mar 09, 2006 pag

DMA transfer request acknowledge signal DACKn is output synchronous to the DMA output specified by the channel control register AM bit of the address bus. Normally, the acknowledge signal becomes valid when DMA address output begins, and becomes inv cycles before the address output ends. (See figure 11.13.) The output timing of the acknowledges the second of the acknowledges and the second of the acknowledges. signal varies with the settings of the connected memory space. The output timing of ac signals in the memory spaces is shown in figure 11.13.




Figure 11.13 Example of DACKn Output Timing

Acknowledge Signal Output when External Memory Is Set as Ordinary Memory The timing at which the acknowledge signal is output is the same in the DMA read and cycles specified by the AM bit (figures 11.14 and 11.15). When DMA address output b acknowledge signal becomes valid; 0.5 cycles before address output ends, it becomes i wait is inserted in this period and address output is extended, the acknowledge signal is

extended.



Figure 11.14 DACKn Output in Ordinary Space Accesses (AM = 0)




Figure 11.15 DACKn Output in Ordinary Space Accesses (AM = 1)

In a longword access of a 16-bit external device (figure 11.16) or an 8-bit external device (11.17), or a word access of an 8-bit external device (figure 11.18), the lower and upper are output 2 and 4 times in each DMAC access in order to align the data. For all of the addresses, the acknowledge signal becomes valid simultaneous with the start of output signal becomes invalid 0.5 cycles before the address output ends. When multiple addresses output in a single access to align data for synchronous DRAM, DRAM, or burst ROM acknowledge signal is output to those addresses as well.

Basic timing

Notes: 1. H: MSB side

2. L: LSB side

Figure 11.16 DACKn Output in Ordinary Space Accesses (AM = 0, Longword Access to 16-Bit External Device)




Figure 11.17 DACKn Output in Ordinary Space Accesses (AM = 0, Longword Access to 8-Bit External Device)




Figure 11.18 DACKn Output in Ordinary Space Accesses (AM = 0, Word Access to 8-Bit External Device)

Rev. 2.00 Mar 09, 2006 page 498 of 906

REJ09B0292-0200

output after the invalid read. A synchronous DRAM burst read is performed in the cas transfer. As 16-byte transfer is enabled only in auto-request mode and in external requ with edge detection, when using on-chip peripheral module requests or external reque level detection, byte, word, or longword should be set as the transfer unit. Operation is guaranteed if a 16-byte unit is set when using on-chip peripheral module requests or e request mode with level detection. When AM = 1, the acknowledge signal is output ac address and column address of the DMAC write (figure 11.21).




Figure 11.19 DACKn Output in Synchronous DRAM Burst Read (Auto-Precharge, AM = 0)

Rev. 2.00 Mar 09, 2006 pag

DMAC read (basic timing)

Figure 11.20 DACKn Output in Synchronous DRAM Single Read (Auto-Precharge, AM = 0)

DMAC (basic




Figure 11.21 DACKn Output in Synchronous DRAM Write (Auto-Precharge, AM = 1)

Rev. 2.00 Mar 09, 2006 page 500 of 906 REJ09B0292-0200




Figure 11.22 DACKn Output in Synchronous DRAM Burst Read (Bank Active, Same Row Address, AM = 0)




Figure 11.23 DACKn Output in Synchronous DRAM Burst Read (Bank Active, Different Row Address, AM = 0)

JESAS

Rev. 2.00 Mar 09, 2006 pag

REJ09




Figure 11.24 DACKn Output in Synchronous DRAM Single Read (Bank Active, Same Row Address, AM = 0)




Figure 11.25 DACKn Output in Synchronous DRAM Single Read (Bank Active, Different Row Address, AM = 0)




Figure 11.26 DACKn Output in Synchronous DRAM Write (Bank Active, Same Row Address, AM = 1)




Figure 11.27 DACKn Output in Synchronous DRAM Write (Bank Active, Different Row Address, AM = 1)

Rev. 2.00 Mar 09, 2006 pag REJ09 Transfer address mode Single mode Bus cycle Basic bi

Notes: 1. Do not set a 16-byte unit; operation is not guaranteed if this setting is made.

2. Cycle-steal mode must be set when DREQ is level-detected.




Figure 11.28 (a) Synchronous DRAM One-Cycle Write Timing

**DREQn Detection** 

Transfer Width	Transfer	Method	Edge D
Transfer bus mode	Burst mode	DACKn output timing	Write D
Transfer address mode	Single mode	Bus cycle	Basic b
Nata & Educadata attaur			

Byte/Word/Longword

Note: \* Edge detection must be set when burst mode is selected as the transfer bus mo

Rev. 2.00 Mar 09, 2006 page 504 of 906

REJ09B0292-0200






Figure 11.28 (b) Synchronous DRAM One-Cycle Write Timing

**Acknowledge Signal Output when External Memory Is Set as DRAM:** When exteris set as DRAM and a row address is output during a read or write, the acknowledge soutput across the row address and column address (figures 11.29–11.31).




Figure 11.29 DACKn Output in Normal DRAM Accesses (AM = 0 or

Rev. 2.00 Mar 09, 2006 pag REJ09



DMAC read or write (basic timing)

Figure 11.30 DACKn Output in DRAM Burst Accesses (Same Row Address, AM = 0 or 1)




Figure 11.31 DACKn Output in DRAM Burst Accesses (Different Row Address, AM = 0 or 1)

Rev. 2.00 Mar 09, 2006 page 506 of 906 REJ09B0292-0200






Figure 11.32 DACKn Output in Nibble Accesses of Burst ROM

## 11.3.7 DREQn Pin Input Detection Timing

In external request mode, DREQn pin signals are usually detected at the falling edge of pulse (CKIO). When a request is detected, a DMAC bus cycle is produced four cycles earliest and a DMA transfer performed. After the request is detected, the timing of the detection varies with the bus mode, address mode, DREQn input detection, and the maconnected.

**DREQn Pin Input Detection Timing in Cycle-Steal Mode:** In cycle-steal mode, one is detected from the DREQn pin, the request signal is not detected until DACKn signathe next external bus cycle. In cycle-steal mode, request detection is performed from I signal output until a request is detected.

Once a request has been accepted, it cannot be canceled midway.

The timing from the detection of a request until the next time requests are detectable i below.

• Cycle-Steal Mode Edge Detection When transfer control is performed using edge detection, perform DREQn/DACK handshaking as shown in figure 11.33, and perform DREQn input control so that t one-to-one relationship between DREQn and DACKn. Operation is not guaranteed is input before the corresponding DACKn is output.

> Rev. 2.00 Mar 09, 2006 paç REJ09






Figure 11.33 DREQn/DACKn Handshaking

**DREQn Detection** 

Transfer Width	Byte/Word/Longword	Method	Edge Det
Transfer bus mode	Cycle-steal mode	DACKn output timing	Read DAG DACK
Transfer address mode	Dual/single mode	Bus cycle	Basic bus




Figure 11.34 DREQn Pin Input Detection Timing in Cycle-Steal Mode with Edge

Rev. 2.00 Mar 09, 2006 page 508 of 906

REJ09B0292-0200




Figure 11.35 When a16-Bit External Device is Connected (Edge Detect





Figure 11.36 When an 8-Bit External Device is Connected (Edge Detect

Rev. 2.00 Mar 09, 2006 pag






Figure 11.37 DREQn Pin Input Detection Timing in Cycle-Steal Mode with Edge

Cycle-Steal Mode Level Detection
 In level detection mode, too, a request cannot be canceled once accepted.

(16-Byte Transfer Setting)

**DREQn Detection** 

Level De

Method

Transfer bus mode	Cycle-steal mode	DACKn output timing	Read DA DACK			
Transfer address mode	Dual/single mode	Bus cycle	Basic bus			
Note: * Do not set a 16-byte unit; operation is not guaranteed if this setting is made.						

Byte/Word/Longword\*

Rev. 2.00 Mar 09, 2006 page 510 of 906

**Transfer Width** 

REJ09B0292-0200




Figure 11.38 DREQn Pin Input Detection Timing in Cycle-Steal Mode with Lev (Byte/Word/Longword Setting)




Figure 11.39 When a 16-Bit External Device is Connected (Level Detect

Rev. 2.00 Mar 09, 2006 pag




Figure 11.40 When an 8-Bit External Device is Connected (Level Detecti

**DREQn Pin Input Detection Timing in Burst Mode:** In burst mode, only edge detector DREQn input. Operation is not guaranteed if level detection is set.

With edge detection of DREQn input, once a request is detected, DMA transfer continuous transfer end condition is satisfied, regardless of the state of the DREQn pin. Request de not performed during this time. When the transfer start conditions are fulfilled after the transfer, request detection is performed again every cycle.




Figure 11.41 DREQn Pin Input Detection Timing in Burst Mode with Edge D

The DMA enable bit (DE) of the DMA channel control register (CHCR) is cleared

Transfer end when TCR = 0

When the TCR value becomes 0, the DMA transfer for that channel ends and the t flag bit (TE) is set in CHCR. If the IE (interrupt enable) bit has already been set, a

interrupt (DEI) request is sent to the CPU. For 16-byte transfer, set the number of

are halted. The TE bit is not set when this happens.

Operation is not guaranteed if an incorrect value is set.

A 16-byte transfer is valid only in auto-request mode or in external request mode detection. When using an external request with level detection or on-chip peripher

request, do not specify a 16-byte transfer. Transfer end when DE = 0 in CHCR

When the DMA enable bit (DE) in CHCR is cleared, DMA transfers in the affecte

Conditions for Both Channels Ending Simultaneously: Transfers on both channels either of the following conditions is met:

The NMIF (NMI flag) bit or AE (address error flag) bit in DMAOR is set to 1. The DMA master enable (DME) bit is cleared to 0 in DMAOR.

Transfer end when NMIF = 1 or AE = 1 in DMAOR

When an NMI interrupt or DMAC address error occurs and the NMIF or AE bit is DMAOR, all channels stop their transfers. The DMA source address register (SAF destination address register (DAR), and transfer count register (TCR) are all updat

transfer immediately preceding the halt. When this transfer is the final transfer, TE transfer ends. To resume transfer after NMI interrupt exception handling or address

exception handling, clear the appropriate flag bit. When the DE bit is then set to 1. on that channel will restart. To avoid this, keep its DE bit at 0. In dual address mod transfer will be halted after the completion of the following write cycle even when error occurs in the initial read cycle. SAR, DAR and TCR are updated by the final bus interface.

The PCI bus uses burst transfer principally, and performance is poor if data is transferred increments.

Due to these properties of the PCI bus, it is necessary to use Grew logic externally to compresent address and the next address and determine whether burst transfer is possible. If the size of the external Grew logic increases if address comparisons are required, and the possibility that delays may interfere with timing requirements.

The specifications for  $\overline{BH}$  have therefore been updated in order to solve these problems burst transfer is possible using the present address this information is passed to the extellogic. This provides enhanced support for PCI bus connections.

Register Settings When Using BH Pin: BH is output from only when the 16-byte transis selected using the DMAC built into the SH7616. However, it is not output when SDI DRAM are accessed. When using the 16-byte transfer mode, specify auto-request mode external request mode with edge detection. If external request mode with level detection chip module request mode is specified, operation is not guaranteed.

To use  $\overline{BH}$ , the settings for the CHCR0 register or CHCR1 register in the on-chip DMA SH7616 must be as shown in figure 11.43.  $\overline{BH}$  is not output unless the settings for the register or CHCR1 register are as indicated in figure 11.42.

Rev. 2.00 Mar 09, 2006 page 514 of 906 REJ09B0292-0200





# Figure 11.42 Register Settings When Using $\overline{BH}$

Summary of BH Timing: Figure 11.43 is a summary of the BH output timing.

DMAC DMAC DMAC DMAC DMAC DMAC DMAC DI External CPU read 0 read 1 read 2 read 3 write 0 write 1 write 2 W bus cycle  $\overline{\mathrm{BH}}$ 

Figure 11.43 Summary of BH Output Timing

Rev. 2.00 Mar 09, 2006 pag REJ09

\* Don't care

# Table 11.10 Transfer Conditions and Register Setting Values for Data Transfer B **On-chip SCIF and External Memory**

	3.000	
Transfer source: SCFRDR1 in SCIF	SAR1	H'FFFFFCCC
Transfer destination: External memory (word space)	DAR1	Transfer destination
Number of transfers: 64	TCR1	H'0040
Transfer destination address: Increment	CHCR1	H'4045
Transfer source address: Fixed	<del></del>	
Bus mode: Cycle-steal	<del></del>	
Transfer unit: Byte	<del></del>	
DEI interrupt request at end of transfer DE = 1	<del></del>	

Make sure the SCIF settings have interrupts enabled and the appropriate CPU in

Register

**DMAOR** 

**Setting Value** 

H'0001

H'05

Channel priority: Fixed (0 > 1) DME = 1 Transfer request source (transfer request signal): SCIF DRCR1

level.

(RXI) Note:

**Transfer Condition** 

#### 11.5 **Usage Notes**


- 1. DMA request/response selection control registers 0 and 1 (DRCR0 and DRCR1) sh accessed in bytes. All other registers should be accessed in longword units.
  - 2. Before rewriting the registers in the DMAC (CHCR0, CHCR1, DRCR0, DRCR1), the DE bit to 0 in the CHCR register for the specified channel, or clear the DME bit DMAOR to 0.
  - 3. When the DMAC is not operating, the NMIF bit in DMAOR is set even when an N interrupt is input.
- 4. The DMAC cannot access the cache memory.

Rev. 2.00 Mar 09, 2006 page 516 of 906 REJ09B0292-0200

for word or longword access with an 8-bit bus width, or longword access with a 16 width.

10. When DMA transfer is performed in response to a DMA transfer request signal from the contract of the contract of

- peripheral module, if clearing of the DMA transfer request signal from the peripheral by the DMA transfer is not completed before the next transfer request signal from subsequent DMA transfers may not be possible.
- 11. The following restrictions apply when using dual address mode for 16-byte transfer steal mode:
  - a. When external request and level detection are set, do not input DREQn during which DACKn is not active after the start of DMA transfer.
  - b. When external request DREQ edge detection is set, if DREQn is input continue DMAC continues to operate without insertion of a CPU cycle. (However, a Ci will begin if there is no request from DREQn.)



Note: \* In addition to CPU cycles, E-DMAC cycles may be inserted in some cases.

RENESAS

Rev. 2.00 Mar 09, 2006 pag REJ09

Rev. 2.00 Mar 09, 2006 page 518 of 906 REJ09B0292-0200

#### 12.1.1 Features

The FRT has the following features:

• Choice of four counter input clocks

The counter input clock can be selected from three internal clocks (P $\phi$ /8, P $\phi$ /32, P $\phi$  an external clock (enabling external event counting).

• Two independent comparators

Two waveform outputs can be generated.

• Input capture

Choice of rising edge or falling edge

• Counter clear specification

The counter value can be cleared by compare match A.

• Four interrupt sources

Two compare match sources, one input capture source, and one overflow source can i independently.

Rev. 2.00 Mar 09, 2006 pag REJ09




Figure 12.1 FRT Block Diagram

Rev. 2.00 Mar 09, 2006 page 520 of 906

REJ09B0292-0200



Output compare B output pin	FTOB	0	Output pin for output compar
Input capture input pin	FTI	I	Input pin for input capture

**Abbreviation** 

**TIER** 

**FTCSR** 

FRC H

FRC L

1. Bits 7 to 1 are read-only. The only value that can be written is a 0, which is

2. OCRA and OCRB have the same address. The OCRS bit in TOCR is used

# 12.1.4 Register Configuration

Table 12.2 shows the FRT register configuration.

**Table 12.2 Register Configuration** 

Timer interrupt enable register

Free-running counter H

Free-running counter L

Free-running timer control/status register

between them.

Register

Output compare register A H	OCRA H	R/W	H'FF	HFFF
Output compare register A L	OCRA L	R/W	H'FF	HFFF
Output compare register B H	OCRB H	R/W	H'FF	HFFF
Output compare register B L	OCRB L	R/W	H'FF	HFFF
Timer control register	TCR	R/W	H'00	HFFF
Timer output compare control register	TOCR	R/W	H'E0	HFFF
Input capture register H	FICR H	R	H'00	HFFF
Input capture register L	FICR L	R	H'00	HFFF
Notes: Use byte-size access for all regis	sters.			

clear flags. Bit 0 can be read or written.

RENESAS

Rev. 2.00 Mar 09, 2006 pag REJ09

Initial

Value

H'01

H'00

H'00

H'00

Addr

HFFF

**HFFF** 

**HFFF** 

**HFFF** 

R/W

R/W

R/W

R/W

R/(W)\*1

FRC is a 16-bit read/write register. It increments upon input of a clock. The input clock selected using clock select bits 1 and 0 (CKS1, CKS0) in TCR. FRC can be cleared upon match A.

When FRC overflows (H'FFFF  $\rightarrow$  H'0000), the overflow flag (OVF) in FTCSR is set to can be read or written to by the CPU, but because it is 16 bits long, data transfers invol CPU are performed via a temporary register (TEMP). See section 12.3, CPU Interface, detailed information.

FRC is initialized to H'0000 by a reset, in standby mode, and when the module standby used.

### 12.2.2 Output Compare Registers A and B (OCRA and OCRB)

Bit:	15	14	13	 3	2	1
Initial value:	1	1	1	 1	1	1
R/W:	R/W	R/W	R/W	 R/W	R/W	R/W

OCR is composed of two 16-bit read/write registers (OCRA and OCRB). The contents always compared to the FRC value. When the two values are the same, the output compin FTCSR (OCFA and OCFB) are set to 1.

When the OCR and FRC values are the same (compare match), the output level values output level bits (OLVLA and OLVLB) are output to the output compare pins (FTOA after a reset, FTOA and FTOB output 0 until the first compare match occurs.

Because OCR is a 16-bit register, data transfers involving the CPU are performed via a register (TEMP). See section 12.3, CPU Interface, for more detailed information.

Rev. 2.00 Mar 09, 2006 page 522 of 906 REJ09B0292-0200

R/VV.	ĸ	ĸ	ĸ	• • • •	ĸ	ĸ	ĸ

FICR is a 16-bit read-only register. When a rising edge or falling edge of the input cap (FTI pin) is detected, the current FRC value is transferred to FICR. At the same time, capture flag (ICF) in FTCSR is set to 1. The edge of the input signal can be selected u input edge select bit (IEDG) in TCR.

Because FICR is a 16-bit register, data transfers involving the CPU are performed via register (TEMP). See Section 12.3, CPU Interface, for more detailed information. To the input capture operation is reliably performed, set the pulse width of the input captus signal to six system clocks  $(\phi)$  or more.

FICR is initialized to H'0000 by a reset, in standby mode, and when the module stand is used

### 12.2.4 Timer Interrupt Enable Register (TIER)

Bit:	7	6	5	4	3	2	1
	ICIE	_		_	OCIAE	OCIBE	OVI
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R	R	R	R/W	R/W	R/V

TIER is an 8-bit read/write register that controls enabling of all interrupt requests. TIE initialized to H'01 by a reset, in standby mode, and when the module standby function

Bit 7—Input Capture Interrupt Enable (ICIE): Selects enabling/disabling of the ICI in request when the input capture flag (ICF) in FTCSR is set to 1.

Bit 7: ICIE	Description	
0	Interrupt request (ICI) caused by ICF disabled	(
1	Interrupt request (ICI) caused by ICF enabled	

Rev. 2.00 Mar 09, 2006 pag REJ09



Bit 2—Output Compare Interrupt B Enable (OCIBE): Selects enabling/disabling of the interrupt request when the output compare flag B (OCFB) in FTCSR is set to 1.

Bit 2: OCIBE	Description	
0	Interrupt request (OCIB) caused by OCFB disabled	(Ir
1	Interrupt request (OCIB) caused by OCFB enabled	

Bit 1—Timer Overflow Interrupt Enable (OVIE): Selects enabling/disabling of the OV request when the overflow flag (OVF) in FTCSR is set to 1.

Bit 1: OVIE	Description	
0	Interrupt request (OVI) caused by OVF disabled	(ir
1	Interrupt request (OVI) caused by OVF enabled	

Bit 0—Reserved: This bit is always read as 1. The write value should always be 1.

R

#### 12.2.5 Free-Running Timer Control/Status Register (FTCSR)

Dit.	,	U	3	7	3	2
	ICF	_	_	_	OCFA	OCFB
Initial value:	0	0	0	0	0	0

**OVF** 0

R/(W)

Note: \* For bits 7, and 3 to 1, the only value that can be written is 0 (to clear the flags).

R

R

 $R/(W)^*$ 

 $R/(W)^*$ 

FTCSR is an 8-bit register that selects counter clearing and controls interrupt request si FTCSR is initialized to H'00 by a reset, in standby mode, and when the module standby used. See section 12.4, Operation, for the timing.

Rev. 2.00 Mar 09, 2006 page 524 of 906 REJ09B0292-0200

Rit.

R/W:

 $R/(W)^*$ 



	1 [Setting condition]
	When the FRC value is sent to FICR by the input capture s
-	

Bit 3—Output Compare Flag A (OCFA): Status flag that indicates when the values of and OCRA match. This flag is cleared by software and set by hardware. It cannot be s software.

Bits 6 to 4—Reserved: These bits always read 0. The write value should always be 0.

Bit 3: OCFA	Description
0	[Clearing condition]
	When OCFA is read while set to 1, and then 0 is written to
	(
1	[Setting condition]
	When the FRC value becomes equal to OCRA

	are Flag B (OCFB): Status flag that indicates when the values of ag is cleared by software and set by hardware. It cannot be set by
Bit 2: OCFB	Description
0	[Clearing condition]
	When OCFB is read while set to 1, and then 0 is written to (

[Setting condition]

1

When the FRC value becomes equal to OCRB

Rev. 2.00 Mar 09, 2006 pag

REJ09

When the FRC value changes from H'FFFF to H'0000

Bit 0—Counter Clear A (CCLRA): Selects whether or not to clear FRC on compare material (signal indicating match of FRC and OCRA).

Bit 0: CCLRA	Description	
0	FRC clear disabled	(Ir
1	FRC cleared on compare match A	

### 12.2.6 Timer Control Register (TCR)

7

6

Bit:

	IEDG	_	_	_	_	_	CKS1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R	R	R	R	R	R/W

5

4

3

2

input clock for FRC. TCR is initialized to H'00 by a reset, in standby mode, and when t standby function is used.

TCR is an 8-bit read/write register that selects the input edge for input capture and sele

Bit 7—Input Edge Select (IEDG): Selects whether to capture the input capture input (Falling edge or rising edge.

Bit 7: IEDG	Description	
0	Input captured on falling edge	(
1	Input captured on rising edge	
•	par saprar sa sir noning sage	

Bits 6 to 2—Reserved: These bits are always read as 0. The write value should always

Rev. 2.00 Mar 09, 2006 page 526 of 906

REJ09B0292-0200



### 12.2.7 Timer Output Compare Control Register (TOCR)

6

Bit:

7

	_	_	_	OCRS	_	_	OLVL
Initial value:	1	1	1	0	0	0	0
R/W:	R	R	R	R/W	R	R	R/W

5

4

3

2

1

TOCR is an 8-bit read/write register that selects the output level for output compare a switching between access of output compare registers A and B. TOCR is initialized to reset, in standby mode, and when the module standby function is used.

Bits 7 to 5—Reserved: These bits are always read as 1. The write value should always

Bit 4—Output Compare Register Select (OCRS): OCRA and OCRB share the same a OCRS bit controls which register is selected when reading/writing to this address. It daffect the operation of OCRA and OCRB.

Bit 4: OCRS	Description
0	OCRA register selected
1	OCRB register selected

Bits 3 and 2—Reserved: These bits are always read as 0. The write value should always

Bit 1—Output Level A (OLVLA): Selects the level output to the output compare A or upon compare match A (signal indicating match of FRC and OCRA).

Bit 1: OLVLA	Description	
0	0 output on compare match A	(
1	1 output on compare match A	
•		

Rev. 2.00 Mar 09, 2006 paç REJ0



#### 12.5 CPU Interface

FRC, OCRA, OCRB, and FICR are 16-bit registers. The data bus width between the CFRT, however, is only 8 bits. Access of these three types of registers from the CPU the needs to be performed via an 8-bit temporary register called TEMP.

The following describes how these registers are read from and written to:

• Writing to 16-bit Registers

The upper byte is written, which results in the upper byte of data being stored in TE lower byte is then written, which results in 16 bits of data being written to the regis combined with the upper byte value in TEMP.

• Reading from 16-bit Registers

The upper byte of data is read, which results in the upper byte value being transferred CPU. The lower byte value is transferred to TEMP. The lower byte is then read, whin the lower byte value in TEMP being sent to the CPU.

When registers of these three types are accessed, two byte accesses should always be p

data will not be transferred properly.

Figure 12.2 and 12.3 show the flow of data when FRC is accessed. Other registers func same way. When reading OCRA and OCRB, however, both upper and lower-byte data

first to the upper byte, then the lower byte. If only the upper byte or lower byte is access

same way. When reading OCRA and OCRB, however, both upper and lower transferred directly to the CPU without passing through TEMP.




Figure 12.2 FRC Access Operation (CPU Writes H'AA55 to FRC)

Rev. 2.00 Mar 09, 2006 pag

REJO




Figure 12.3 FRC Access Operation (CPU Reads H'AA55 from FRC)

Internal clock
FRC input clock
FRC N-1 X " N "

Figure 12.4 Count Timing (Internal Clock Operation)

External Clock Operation: Set the CKS1 and CKS0 bits in TCR to select the external clock pulses are counted on the rising edge. The pulse width of the external of at least 6 system clocks ( $\phi$ ). A smaller pulse width will result in inaccurate operation. shows the timing.




Figure 12.5 Count Timing (External Clock Operation)

Rev. 2.00 Mar 09, 2006 pag REJ0




Figure 12.6 Output Timing for Output Compare A

## 12.4.3 FRC Clear Timing

FRC can be cleared on compare match A. Figure 12.7 shows the timing.




Figure 12.7 Compare Match A Clear Timing

Rev. 2.00 Mar 09, 2006 page 532 of 906

REJ09B0292-0200




Figure 12.8 Input Capture Signal Timing (Normal)

When the input capture signal is input when FICR is read (upper-byte read), the input signal is delayed by one cycle of P\phi. Figure 12.9 shows the timing.




Figure 12.9 Input Capture Signal Timing (Input Capture Input when FICR

REJ09




Figure 12.10 ICF Setting Timing

### 12.4.6 Output Compare Flag (OCFA, OCFB) Setting Timing

The compare match signal output (when OCRA or OCRB matches the FRC value) sets compare flag OCFA or OCFB to 1. The compare match signal is generated in the last s which the values matched (at the timing for updating the count value that matched the OCRA or OCRB matches the FRC, no compare match is generated until the next incre occurs. Figure 12.11 shows the timing for setting OCFA and OCFB.

Rev. 2.00 Mar 09, 2006 page 534 of 906 REJ09B0292-0200




Figure 12.11 OCF Setting Timing

#### 12.4.7 Timer Overflow Flag (OVF) Setting Timing

FRC overflow (from H'FFFF to H'0000) sets the timer overflow flag (OVF) to 1. Figu shows the timing.




Figure 12.12 OVF Setting Timing

Rev. 2.00 Mar 09, 2006 pag REJ09

Interrupt Source	Description	Priority
ICI	Interrupt by ICF	High
OCIA, OCIB	Interrupt by OCFA or OCFB	$\overline{}$
OVI	Interrupt by OVF	Low

# 12.6 Example of FRT Use

Figure 12.13 shows an example in which pulses with a 50% duty factor and arbitrary prelationship are output. The procedure is as follows:

- 1. Set the CCLRA bit in FTCSR to 1.
- 2. The OLVLA and OLVLB bits are inverted by software whenever a compare match




Figure 12.13 Example of Pulse Output

Rev. 2.00 Mar 09, 2006 page 536 of 906

REJ09B0292-0200






Figure 12.14 Contention between FRC Write and Clear




Figure 12.15 Contention between FRC Write and Increment

Rev. 2.00 Mar 09, 2006 page 538 of 906 REJ09B0292-0200





Figure 12.16 Contention between OCR and Compare Match

REJ0


before the switching and to low after switching, as shown in case 3 in table 12.4, the sw considered a falling edge and an FRC clock pulse is generated, causing FRC to increme may also increment when switching between an internal clock and an external clock.

Table 12.4 Internal Clock Switching and FRC Operation



Rev. 2.00 Mar 09, 2006 page 540 of 906 REJ09B0292-0200

-0200



FRC clock

Note: Because the switchover is considered a falling edge, FRC starts counting up.

# 12.7.5 Timer Output (FTOA, FTOB)

During a power-on reset, the timer outputs (FTOA, FTOB) will be unreliable until the stabilizes. The initial value is output after the oscillation settling time has elapsed.

Rev. 2.00 Mar 09, 2006 pag REJ09

Rev. 2.00 Mar 09, 2006 page 542 of 906 REJ09B0292-0200

generate an internal reset signal for the entire chip.

When this watchdog function is not needed, the WDT can be used as an interval timer interval timer operation, an interval timer interrupt is generated at each counter overflow WDT is also used when recovering from standby mode, in modifying a clock frequence clock pause mode.


#### 13.1.1 Features

The WDT includes the following features.

- Can be switched between watchdog timer mode and interval timer mode.
- WDTOVF output in watchdog timer mode

The WDTOVF signal is output externally when the counter overflows, and a simu internal reset of the chip can also be selected (either a power-on reset or manual respecified).

- Interrupt generation in interval timer mode
   An interval timer interrupt is generated when the counter overflows.
- Used when standby mode is cleared or the clock frequency is changed, and in clock mode.
- Choice of eight counter input clocks



See figure 3.1, Block Diagram of Clock Pulse Generator Circuit.

WTCSR: Watchdog timer control/status register

WTCNT: Watchdog timer counter RSTCSR: Reset control/status register

Note: \* The internal reset signal can be generated by a register setting. The type of rese be selected (power-on or manual reset).

Figure 13.1 WDT Block Diagram

#### 13.1.3 **Pin Configuration**

Table 13.1 shows the pin configuration.

**Table 13.1 Pin Configuration** 

Pin	Abbreviation	I/O	Function
Watchdog timer overflow	WDTOVF	0	Outputs the counter overflow s watchdog timer mode

Rev. 2.00 Mar 09, 2006 page 544 of 906 REJ09B0292-0200

Watchdog timer counter	WTCNT	R/W	H'00	H'FFFFFE80	H'F
Reset control/status register	RSTCSR	R/(W)*3	H'1D	H'FFFFFE82	H'F
2. Read by I		he correct va	lue cannot l	te or longword access be read by word or lor	

R/(W)\*3

H'18

H'F

1

0

R/W

H'FFFFE80

#### 13.2 **Register Descriptions**

R/W:

Watchdog timer

13.2.1

control/status register Watchdog timer

R/W

**Watchdog Timer Counter (WTCNT)** 

**WTCSR** 

Bit:	7	6	5	4	3	2
Initial value:	0	0	0	0	0	0

R/W

R/W

R/W

R/W

R/W

WTCNT is an 8-bit read/write register. The method of writing to WTCNT differs from most other registers to prevent inadvertent rewriting. See section 13.2.4, Notes on Reg for details. When the timer enable bit (TME) in the watchdog timer control/status regi (WTCSR) is set to 1, the watchdog timer counter starts counting pulses of an internal

selected by clock select bits 2 to 0 (CKS2 to CKS0) in WTCSR. When the value of W overflows (changes from H'FF to H'00), a watchdog timer overflow signal (WDTOVI timer interrupt (ITI) is generated, depending on the mode selected in the WT/IT bit in WTCNT is initialized to H'00 by a reset and when the TME bit is cleared to 0. It is no

in standby mode, when the clock frequency is changed, or in clock pause mode.

The watchdog timer control/status register (WTCSR) is an 8-bit read/write register. Th writing to WTCSR differs from that of most other registers to prevent inadvertent rewr section 13.2.4, Notes on Register Access, for details. Its functions include selecting the mode and clock source. Bits 7 to 5 are initialized to 000 by a reset, in standby mode, w clock frequency is changed, and in clock pause mode. Bits 2 to 0 are initialized to 000 but are not initialized in standby mode, when the clock frequency is changed, or in clock

Bit 7—Overflow Flag (OVF): Indicates that WTCNT has overflowed from H'FF to H'C interval timer mode. It is not set in watchdog timer mode.

Bit 7: OVF	Description	
0	No overflow of WTCNT in interval timer mode	(I
	Cleared by reading OVF, then writing 0 in OVF	
1	WTCNT overflow in interval timer mode	

Bit 6—Timer Mode Select (WT/IT): Selects whether to use the WDT as a watchdog tin interval timer. When WTCNT overflows, the WDT either generates an interval timer in (ITI) or generates a WDTOVF signal, depending on the mode selected.

Bit 6: WT/IT	Description
0	Interval timer mode: interval timer interrupt (ITI) request to the when WTCNT overflows (Ir
1	Watchdog timer mode: WDTOVF signal output externally whoverflows. Section 13.2.3, Reset Control/Status Register (Redescribes in detail what happens when WTCNT overflows in timer mode

mode.



Bits 4 and 3—Reserved: These bits are always read as 1. The write value should alwa

Bits 2 to 0—Clock Select 2 to 0 (CKS2 to CKS0): These bits select one of eight inters sources for input to WTCNT. The clock signals are obtained by dividing the frequency system clock  $(\phi)$ .

				Description
Bit 2:	CKS2 Bit 1	: CKS1 Bit 0:	CKS0 Clock Source	Overflow Interval* (φ =
0	0	0	φ/4 (Initial value)	17.0 µs
		1	ф/128	544 µs
	1	0	ф/256	1.1 ms
		1	φ/512	2.2 ms
1	0	0	ф/1024	4.4 ms
		1	ф/2048	8.7 ms
	1	0	φ/8192	34.8 ms
		1	ф/16384	69.6 ms

Note: \*The overflow interval listed is the time from when the WTCNT begins counting an overflow occurs.

### 13.2.3 Reset Control/Status Register (RSTCSR)

Bit:	7	6	5	4	3	2	1
	WOVF	RSTE	RSTS	_	_	_	
Initial value:	0	0	0	1	1	1	0

R/W

R

R

R/W

Note: \*Only 0 can be written in bit 7, to clear the flag.

R/W:  $R/(W)^*$ 

RSTCSR is an 8-bit read/write register that controls output of the reset signal generate watchdog timer counter (WTCNT) overflow and selects the internal reset signal type.

RENESAS

Rev. 2.00 Mar 09, 2006 pag REJ09

R

R

Rit 6. DSTE	Description	
Bit 6—Reset Enal watchdog timer m	ble (RSTE): Selects whether to reset the chip internally if WTCN node.	T o
1	Set by WTCNT overflow in watchdog timer mode	
	Cleared by reading WOVF, then writing 0 in WOVF	
0	No WTCNT overflow in watchdog timer mode	(Ir

**Description** 

Bit 7: WOVF

Bit 6: RSTE	Description	
0	Not reset when WTCNT overflows	(1
	LSI not reset internally, but WTCNT and WTCSR	reset withi
1	Reset when WTCNT overflows	

Bit 5—Reset Select (RSTS): Selects the type of internal reset generated if WTCNT over watchdog timer mode.

Bit 5: RSTS	Description	
0	Power-on reset	(1
1	Manual reset	

Bits 4 to 2, bit 0—Reserved: These bits are always read as 1. The write value should al

Bit 1— Reserved: This bit is always read as 0. The write value should always be 0.

the written word. The upper byte must be H'5A (for WTCNT) or H'A5 (for WTCSR) This transfers the write data from the lower byte to WTCNT or WTCSR.

Γ					
	Writing to WTC	NT			
			15	8 7	•
	Address:	H'FFFFFE80	H'5A		Write dat
			1		
	Writing to WTC	SR			
			15	8 7	•
	Address:	H'FFFFFE80	H'A5	,	Write dat

Figure 13.2 Writing to WTCNT and WTCSR

Writing to RSTCSR: RSTCSR must be written by a word access to address H'FFFF cannot be written by byte or longword transfer instructions. Procedures for writing 0 i (bit 7) and for writing to RSTE (bit 6) and RSTS (bit 5) are different, as shown in figure 1. write 0 in the WOVF bit, the write data must be H'A5 in the upper byte and H'00 in the This clears the WOVF bit to 0. The RSTE and RSTS bits are not affected. To write to and RSTS bits, the upper byte must be H'5A and the lower byte must be the write data of bits 6 and 5 of the lower byte are transferred to the RSTE and RSTS bits, respective WOVF bit is not affected.

Rev. 2.00 Mar 09, 2006 pag

REJ09

Address:	HFFFFFE82	H'5A	Write data

### Figure 13.3 Writing to RSTCSR

**Reading from WTCNT, WTCSR, and RSTCSR:** WTCNT, WTCSR, and RSTCSR a like other registers. Use byte transfer instructions. The read addresses are H'FFFFE80 WTCSR, H'FFFFFE81 for WTCNT, and H'FFFFFE83 for RSTCSR.

# 13.3 Operation

cycles.

# 13.3.1 Operation in Watchdog Timer Mode

overflow occurs. Thus, WTCNT will not overflow while the system is operating normal WTCNT fails to be rewritten and overflows occur due to a system crash or the like, a  $\overline{V}$  signal is output (figure 13.4). The  $\overline{WDTOVF}$  signal can be used to reset the system. The  $\overline{WDTOVF}$  signal is output for 512  $\phi$  clock cycles.

To use the WDT as a watchdog timer, set the WT/IT and TME bits in WTCSR to 1. So must prevent WTCNT overflow by rewriting the WTCNT value (normally by writing I

If the RSTE bit in RSTCSR is set to 1, a signal to reset the chip will be generated intersimultaneously with the  $\overline{WDTOVF}$  signal when WTCNT overflows. Either a power-on manual reset can be selected by the RSTS bit. The internal reset signal is output for 204

If a reset due to the input signal from the  $\overline{RES}$  pin and a reset due to WDT overflow oc simultaneously, the  $\overline{RES}$  reset takes priority and the WOVF bit in RSTCSR is cleared to

Rev. 2.00 Mar 09, 2006 page 550 of 906 REJ09B0292-0200




Figure 13.4 Operation in Watchdog Timer Mode

Rev. 2.00 Mar 09, 2006 pag

REJ09




Figure 13.5 Operation in Interval Timer Mode

### 13.3.3 Operation when Standby Mode is Cleared

The watchdog timer has a special function to clear standby mode with an NMI interrup using standby mode, set the WDT as described below.

**Transition to Standby Mode:** The TME bit in WTCSR must be cleared to 0 to stop the timer counter before it enters standby mode. The chip cannot enter standby mode while bit is set to 1. Set bits CKS2 to CKS0 in WTCSR so that the counter overflow interval or longer than the oscillation settling time. See section 22, Electrical Characteristics, for oscillation settling time.

Recovery from Standby Mode: When an NMI request signal is received in standby mode clock oscillator starts running and the watchdog timer starts counting at the rate selecte CKS2 to CKS0 before standby mode was entered. When WTCNT overflows (changes to H'00) the system clock ( $\phi$ ) is presumed to be stable and usable; clock signals are sup entire chip and standby mode ends.

For details on standby mode, see section 21, Power Down Modes.

Rev. 2.00 Mar 09, 2006 page 552 of 906 REJ09B0292-0200




Figure 13.6 Timing of OVF Setting

### Timing of Watchdog Timer Overflow Flag (WOVF) Setting 13.3.5

When WTCNT overflows the WOVF flag in RSTCSR is set to 1 and a WDTOVF sig When the RSTE bit is set to 1, WTCNT overflow enables an internal reset signal to be for the entire chip (figure 13.7).




Figure 13.7 Timing of WOVF Setting

REJ09




Figure 13.8 Contention between WTCNT Write and Increment

### 13.4.2 Changing CKS2 to CKS0 Bit Values

If the values of bits CKS2 to CKS0 are altered while the WDT is running, the count maincrement incorrectly. Always stop the watchdog timer (by clearing the TME bit to 0) to changing the values of bits CKS2 to CKS0.

# 13.4.3 Switching between Watchdog Timer Mode and Interval Timer Mode

The WDT may not operate correctly if it is switched between watchdog timer mode and timer mode while it is running.

To ensure correct operation, always stop the watchdog timer (by clearing the TME bit tswitching between watchdog timer mode and interval timer mode.

Rev. 2.00 Mar 09, 2006 page 554 of 906 REJ09B0292-0200




Figure 13.9 Example of Circuit for System Reset with WDTOVF Sign

### 13.4.5 **Internal Reset in Watchdog Timer Mode**

If the RSTE bit is cleared to 0 in watchdog timer mode, the chip will not reset internal WTCNT overflow occurs, but WTCNT and WTCSR in the WDT will reset.

When using sleep mode, do not use internal reset. Instead, use the RES pin for resetting section13.4.4, System Reset with WDTOVF.)

Internal reset can be used only when sleep mode is not used.

REJ09

Rev. 2.00 Mar 09, 2006 page 556 of 906 REJ09B0292-0200

communication. A function is also provided for serial communication between proces (multiprocessor communication function).

An on-chip Infrared Data Association (IrDA) interface based on the IrDA 1.0 system provided, enabling infrared communication.

Sixteen-stage FIFO registers are provided for both transmission and reception, enabling efficient, and continuous communication.

#### 14.1.1 **Features**

The SCIF has the following features:

- Choice of synchronous or asynchronous serial communication mode
  - Asynchronous mode

Serial data communication is executed using an asynchronous system in which synchronization is achieved character by character. Serial data communication carried out with standard asynchronous communication chips such as a Univer

Asynchronous Receiver/Transmitter (UART) or Asynchronous Communicatio

Adapter (ACIA). A multiprocessor communication function is also provided the serial data communication with a number of processors.

There is a choice of 12 serial data communication formats.

- Data length: 7 or 8
- Stop bit length: 1 or 2 bits
- Parity: Even/odd/none
- Multiprocessor bit: 1 or 0
- Receive error detection: Parity, overrun, and framing errors
- Automatic break detection



The transmitter and receiver are mutually independent, enabling transmission and rebe executed simultaneously. In addition, the transmitter and receiver both have a 16

FIFO buffer structure, enabling continuous serial data transmission and reception. (However, IrDA communication is carried out in half-duplex mode.)

- Built-in baud rate generator allows a choice of bit rates.

1 un-dupica communication capability

- Choice of transmit/receive clock source: internal clock from baud rate generator or
- Four interrupt sources

clock from SCK pin

There are four interrupt sources—transmit-FIFO-data-empty, break, receive-FIFO-

and receive-error—that can issue requests independently. The transmit-FIFO-data-e receive-FIFO-data-full interrupts can activate the on-chip DMAC to execute data tr When not in use, the SCIF can be stopped by halting its clock supply to reduce pow consumption.

- Choice of LSB-first or MSB-first mode
- In asynchronous mode, operation can be selected on a base clock of 4, 8, or 16 time
- rate.
- Built-in modem control functions ( $\overline{RTS}$  and  $\overline{CTS}$ )




Figure 14.1 Block Diagram of SCIF

Rev. 2.00 Mar 09, 2006 pag REJ0






Figure 14.2 Diagram of IrDA Block

# 14.1.3 Pin Configuration

Name

The SCIF has the serial pins shown in table 14.1.

Table 14.1 SCIF Pins

Channel

1	Serial clock pin	SCK1	Input/ output	Clock input/output
	Receive data pin	RxD1	Input	Receive data inpu
	Transmit data pin	TxD1	Output	Transmit data outp
	Transmit request pin	RTS	Output	Transmit request
	Transmit enable pin	CTS	Input	Transmit enable
2	Serial clock pin	SCK2	Input/ output	Clock input/output
	Receive data pin	RxD2	Input	Receive data inpu
	Transmit data pin	TxD2	Output	Transmit data outp

Abbreviation

I/O

**Function** 

Rev. 2.00 Mar 09, 2006 page 560 of 906 REJ09B0292-0200

	IrDA mode register	SCIFMR1	R/W	H'00	H'FFFFF
2	Serial mode register	SCSMR2	R/W	H'00	H'FFFFF
	Bit rate register	SCBRR2	R/W	H'FF	H'FFFFF
	Serial control register	SCSCR2	R/W	H'00	H'FFFFF
	Transmit FIFO data register	SCFTDR2	W	_	H'FFFFF
	Serial status 1 register	SC1SSR2	R/(W)*	H'0060	H'FFFFF
	Serial status 2 register	SC2SSR2	R/(W)*	H'20	H'FFFFF
	Receive FIFO data register	SCFRDR2	R	Undefined	H'FFFFF
	FIFO control register	SCFCR2	R/W	H'00	H'FFFFF
	FIFO data count register	SCFDR2	R	H'0000	H'FFFFF
	FIFO error register	SCFER2	R	H'0000	H'FFFFF
	IrDA mode register	SCIMR2	R/W	H'00	H'FFFFF
	Only 0 can be written, to clear fla and word access on registers with			•	vith an acce
			Rev.	2.00 Mar 09	-
					RF.J0

Channel

1

Name

Serial mode register

Serial control register

Serial status 1 register

Serial status 2 register

FIFO control register

FIFO error register

FIFO data count register

Transmit FIFO data register

Receive FIFO data register

Bit rate register

viation

SCSMR1

SCBRR1

SCSCR1

SCFTDR1

SC1SSR1

SC2SSR1

SCFRDR1

SCFCR1

SCFDR1

SCFER1

R/W

R/W

R/W

R/W

R/(W)\*

W

R

R

R

R/W

Value

H'00

H'FF

H'00

H'20

H'00

H'0000

H'0000

R/(W)\* H'0060

Address

**H'FFFFFC** 

**H'FFFFF** 

**H'FFFFFC** 

**H'FFFFC** 

H'FFFFFC

**H'FFFFFC** 

**H'FFFFFC** 

**H'FFFFFC** 

**H'FFFFFC** 

REJ09

Undefined H'FFFFFC

RW: - - - - - -

The receive shift register (SCRSR) is the register used to receive serial data.

The SCIF sets serial data input from the RxD pin in SCRSR in the order received, start LSB (bit 0) or MSB (bit 7), and converts it to parallel data. When one byte of data has received, it is transferred to the receive FIFO data register (SCFRDR) automatically.

SCRSR cannot be read or written to directly.

BIL.

### 14.2.2 Receive FIFO Data Register (SCFRDR)

Bit:	7	6	5	4	3	2	1
R/W:	R	R	R	R	R	R	R

The receive FIFO data register (SCFRDR) is a 16-stage FIFO register (8 bits per stage) received serial data.

When the SCIF has received one byte of serial data, it transfers the received data from SCFRDR where it is stored, and completes the receive operation. SCRSR is then enabl reception, and consecutive receive operations can be performed until the receive FIFO

SCFRDR is a read-only register, and cannot be written to.

If a read is performed when there is no receive data in the receive FIFO data register, a value will be returned. When the receive FIFO data register is full of receive data, substantial data is lost.

Rev. 2.00 Mar 09, 2006 page 562 of 906 REJ09B0292-0200

register is full (16 data bytes).

To perform serial data transmission, the SCIF first transfers transmit data from SCFT SCTSR, then sends the data to the TxD pin starting with the LSB (bit 0) or MSB (bit 1)

When transmission of one byte is completed, the next transmit data is transferred from to SCTSR, and transmission started, automatically.

SCTSR cannot be read or written to directly.

### 14.2.4 Transmit FIFO Data Register (SCFTDR)

Bit:	7	6	5	4	3	2	1
R/W:	W	W	W	W	W	W	W

The transmit FIFO data register (SCFTDR) is a 16-stage FIFO register (8 bits per stag data for serial transmission.

When the SCIF detects that SCTSR is empty, it transfers the transmit data written in S

SCTSR and starts serial transmission. Serial transmission is performed continuously uno transmit data left in SCFTDR.

SCFTDR is a write-only register, and cannot be read.

The next data cannot be written when SCFTDR is filled with 16 bytes of transmit data written in this case is ignored.

The serial mode register (SCSMR) is an 8-bit register used to set the SCIF's serial com format and select the baud rate generator clock source. In IrDA communication mode, select the output pulse width.

SCSMR can be read or written to by the CPU at all times.

SCSMR is initialized to H'00 by a reset, by the module standby function, and in standb

Bit 7—Communication Mode  $(C/\overline{A})$ : Selects asynchronous mode or synchronous mode SCIF operating mode. In IrDA communication mode, this bit must be cleared to 0.

Bit 7: C/A	Description	
0	Asynchronous mode	(Ir
1	Synchronous mode	

Bit 6—Character Length (CHR)/IrDA Clock Select 3 (ICK3): Selects 7 or 8 bits as the in asynchronous mode. In synchronous mode, a fixed data length of 8 bits is used regar CHR setting,

Bit 6: CHR	Description	
0	8-bit data	(I
1	7-bit data <sup>*</sup>	
Note: * When 7	bit data is selected, the MSB (bit 7) of the transmit FIFO data reg	jister (S

not transmitted.

In IrDA communication mode, bit 6 is the IrDA clock select 3 (ICK3) bit, enabling app clock pulses to be generated according to its setting. See Pulse Width Selection, in sect Operation in IrDA Mode, for details.

Rev. 2.00 Mar 09, 2006 page 564 of 906

REJ09B0292-0200



Note: \*When the PE bit is set to 1, the parity (even or odd) specified by the O/E bit is a transmit data before transmission. In reception, the parity bit is checked for the or odd) specified by the O/E bit.

clock pulses to be generated according to its setting. See Pulse Width Selection, in sec Operation in IrDA Mode, for details.

Bit 4—Parity Mode  $(O/\overline{E})$ /IrDA Clock Select 1 (ICK1): Selects either even or odd par

In IrDA communication mode, bit 5 is the IrDA clock select 2 (ICK2) bit, enabling ap

Bit 4—Parity Mode  $(O/\overline{E})$ /IrDA Clock Select 1 (ICK1): Selects either even or odd par parity addition and checking. The  $O/\overline{E}$  bit setting is only valid when the PE bit is set to parity bit addition and checking, in asynchronous mode. The  $O/\overline{E}$  bit setting is invalid synchronous mode, and when parity addition and checking is disabled in asynchronous

Description

Bit 4: O/E

0	Even parity*1 (
1	Odd parity <sup>*2</sup>
Notes: 1	When even parity is set, parity bit addition is performed in transmission so to number of 1-bits in the transmit character plus the parity bit is even. In rece check is performed to see if the total number of 1-bits in the receive character parity bit is even.

- 2. When odd parity is set, parity bit addition is performed in transmission so the number of 1-bits in the transmit character plus the parity bit is odd. In recept is performed to see if the total number of 1-bits in the receive character plus bit is odd.
- In IrDA communication mode, bit 4 is the IrDA clock select 1 (ICK1) bit, enabling approached clock pulses to be generated according to its setting. See Pulse Width Selection, in second operation in IrDA Mode, for details.

- before it is sent.
  - 2. In transmission, two 1-bits (stop bits) are added to the end of a transmit char before it is sent.

In reception, only the first stop bit is checked, regardless of the STOP bit setting. If the stop bit is 1, it is treated as a stop bit; if it is 0, it is treated as the start bit of the next tra character.

In IrDA communication mode, bit 3 is the IrDA clock select 0 (ICK0) bit, enabling app clock pulses to be generated according to its setting. See Pulse Width Selection, in sect Operation in IrDA Mode, for details.

Bit 2—Multiprocessor Mode (MP): Selects a multiprocessor format. When a multiproc format is selected, the PE bit and  $O/\overline{E}$  bit parity settings are invalid. The MP bit setting valid in asynchronous mode; it is invalid in synchronous mode and IrDA mode.

For details of the multiprocessor communication function, see section 14.3.3, Multipro Communication Function.

0 Multiprocessor f	
o Manaprocessor i	unction disabled
1 Multiprocessor f	format selected

Bits 1 and 0—Clock Select 1 and 0 (CKS1, CKS0): These bits select the clock source f in baud rate generator. The clock source can be selected from Pφ, Pφ/4, Pφ/16, and Pφ/ according to the setting of bits CKS1 and CKS0.

Note:  $P\phi$  = peripheral clock

Bit:

# 14.2.6 Serial Control Register (SCSCR)

7

	TIE	RIE	TE	RE	MPIE	_	CKE.
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R	R/W

5

4

3

2

The serial control register (SCSCR) performs enabling or disabling of SCIF transmit/operations, serial clock output in asynchronous mode, and interrupt requests, and selectransmit/receive clock source.

SCSCR can be read or written to by the CPU at all times.

·

Bit 7—Transmit Interrupt Enable (TIE): Enables or disables transmit-FIFO-data-empt (TXI) request generation when, after serial transmit data is transferred from the transmit register (SCFTDR) to the transmit shift register (SCTSR), the number of data bytes in

SCSCR is initialized to H'00 by a reset, by the module standby function, and in standb

falls to or below the transmit trigger set number, and the TDFE flag is set to 1 in the s register (SC1SSR).

Bit 7: TIE	Description
0	Transmit-FIFO-data-empty interrupt (TXI) request disabled*
1	Transmit-FIFO-data-empty interrupt (TXI) request enabled

Note: \*TXI interrupt requests can be cleared by writing transmit data exceeding the traset number to SCFTDR, reading 1 from the TDFE flag, then clearing it to 0, or I the TIE bit to 0. When transmit data is written to SCFTDR using the on-chip DN TDFE flag is cleared automatically.

Rev. 2.00 Mar 09, 2006 pag REJ09



Note: *RXI, ERI, and BRI interrupt requests can be cleared by reading 1 from the RDF the FER, PER, ORER, or ER flag, or the BRK flag, then clearing the flag to 0, or the RIE bit to 0. With the RDF flag, read receive data from SCFRDR until the nu receive data bytes is less than the receive trigger set number, then read 1 from flag and clear it to 0.		request, and break interrupt (BRI) request enabled
	Note:	the FER, PER, ORER, or ER flag, or the BRK flag, then clearing the flag to 0, of the RIE bit to 0. With the RDF flag, read receive data from SCFRDR until the noreceive data bytes is less than the receive trigger set number, then read 1 from

Receive-FIFO-data-full interrupt (RXI) request, receive-error interrupt

Bit 5—Transmit Enable (TE): Enables or disables the start of serial transmission by the

Bit 5: TE	Description	
0	Transmission disabled*1	(I
1	Transmission enabled*2	

 The TDRE flag in SC1SSR is fixed at 1. 2. Serial transmission is started when transmit data is written to SCFTDR in thi Serial mode register (SCSMR) and FIFO control register (SCFCR) settings r

made, the transmission format decided, and the transmit FIFO reset, before is set to 1.

Bit 4—Receive Enable (RE): Enables or disables the start of serial reception by the SC Bit 4: RE Description

1

ı		Reception enabled
Notes:	1.	Clearing the RE bit to 0 does not affect the RDF, DR, FER, PER, ORER, EF
		flags, which retain their states.
	2.	Serial reception is started in this state when a start bit is detected in asynchi
		mode or serial clock input is detected in synchronous mode.
		SCSMP settings must be made to decide the recention format before setting

Reception disabled\*1

chr SCSMR settings must be made to decide the reception format before setting to 1.

(Ir

REJ09B0292-0200

Rev. 2.00 Mar 09, 2006 page 568 of 906



- when the MPIE bit is cleared to u When data with MPB = 1 is received
  - 1 Multiprocessor interrupts enabled\*

setting of the RDF and FER in SC1SSR and ORER in SC2SSR ar until data with the multiprocessor bit set to 1 is received. Note: \*Receive data transfer from SCRSR to SCFRDR, receive error detection, and so RDF and FER in SC1SSR and ORER flags in SC2SSR, is not performed. Whe

data with MPB = 1 is received, the MPB flag in SC2SSR is set to 1, the MPIE b to 0 automatically, and generation of RXI and ERI (when the RIE bit in SCSCR and FER and ORER flag setting is enabled.

Receive interrupt (RXI) requests, receive-error interrupt (ERI) requ

Bit 2—Reserved: This bit is always read as 0. The write value should always be 0.

Bits 1 and 0—Clock Enable 1 and 0 (CKE1, CKE0): These bits are used to select the

source and enable or disable clock output from the SCK pin. The combination of the C CKE0 bits determines whether the SCK pin functions as the serial clock output pin or clock input pin. The function of the SCK pin should be selected with the pin function (PFC).

The setting of the CKE0 bit, however, is only valid for internal clock operation (CKE asynchronous mode. The CKE0 bit setting is invalid in synchronous mode and in the external clock operation (CKE1 = 1). The CKE1 and CKE0 bits must be set before de

the SCIF's operating mode with SCSMR. For details of clock source selection, see table 14.9 in section 14.3, Operation.

	1		*4	Asynchronous mode	External clock/SCK pin functions as cloc				
				Synchronous mode	External clock/SCK pin functions as serial input				
	Notes:	1.	Initial valu	е					
		2.	Outputs a	ts a clock with a frequency of 16/8/4 times the bit rate.					
		3	Inputs a clock with a frequency of 16/8/4 times the hit rate						

output

### 14.2.7 Serial Status 1 Register (SC1SSR)

15

PER3

14

PER2

4. Don't care

Bit:

Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	ER	TEND	TDFE	BRK	FER	PER	RDF
Initial value:	0	1	1	0	0	0	0
R/W:	R/(W)*	R	R/(W)*	R/(W)*	R	R	R/(W)

13

PER1

12

PER0

11

FER3

10

FER2

9

FER1

Note: \* Only 0 can be written, to clear the flag.

The serial status 1 register (SC1SSR) is a 16-bit register in which the lower 8 bits consi flags that indicate the operating status of the SCIF, and the upper 8 bits indicate the nur receive errors in the data in the receive FIFO register.

SC1SSR can be read or written to at all times. However, 1 cannot be written to the ER, BRK, RDF, and DR status flags. Also note that in order to clear these flags to 0, they n read as 1. The TEND, FER, and PER flags are read-only and cannot be modified.

Rev. 2.00 Mar 09, 2006 page 570 of 906 REJ09B0292-0200



Bits 11 to 8—Framing Error Count 3 to 0 (FER3 to FER0): These bits indicate the numbytes in which a framing error occurred in the receive data in the receive FIFO data re-

These bits are cleared by reading all the receive data in the receive FIFO data register setting the RFRST bit to 1 in SCFCR and resetting the receive FIFO data register to the state.

Reception in progress, or reception has ended normally\*1

# Bit 7—Receive Error (ER)

Description

Bit 7: ER

0

	[Clearing conditions]
	In a reset or in standby mode
	<ul> <li>When 0 is written to ER after reading ER = 1</li> </ul>
1	A framing error, parity error, or overrun error occurred during recep
	[Setting conditions]
	<ul> <li>When the SCIF checks whether the stop bit at the end of the real 1 when reception ends, and the stop bit is 0*2</li> </ul>
	<ul> <li>When, in reception, the number of 1-bits in the receive data plu bit does not match the parity setting (even or odd) specified by</li> </ul>

in the serial mode register (SCSMR)

receive data bytes in SCFRDR

Notes: 1. The ER flag is not affected and retains its previous state when the RE bit in cleared to 0. When a framing error or parity error occurs, the receive data is transferred to SCFRDR, and reception is then halted or continued according

When the next serial receive operation is completed while there

transferred to SCFRDR, and reception is then halted or continued according setting of the EI bit. When an overrun error occurs, the receive data is not the SCFRDR and reception cannot be continued.

2. In 2-stop-bit mode, only the first stop bit is checked for a value of 1; the sec

is not checked.



Rev. 2.00 Mar 09, 2006 pag

REJ09

Į	ating conditions]
•	In a reset or in standby mode
•	When the TE bit in SCSCR is 0
•	When there is no transmit data in SCFTDR on transmission of the

have been written to SCFTDR

[Clearing conditions]

[Setting conditions]

Description

Bit 5—Transmit Data FIFO Empty (TDFE): Indicates that data has been transferred from transmit FIFO data register (SCFTDR) to the transmit shift register (SCTSR), the number of SCFTDR has fallen to or below the transmit trigger data number set by bits TTTRG0 in the FIFO control register (SCFCR), and transmit data can be written to SCF

A number of transmit data bytes exceeding the transmit trigger set r

a 1-byte serial transmit character

	<ul> <li>When transmit data exceeding the transmit trigger set number is SCFTDR, and 0 is written to TDFE after reading TDFE = 1</li> </ul>
	<ul> <li>When transmit data exceeding the transmit trigger set number is SCFTDR by the on-chip DMAC</li> </ul>
1	The number of transmit data bytes in SCFTDR does not exceed the trigger set number (II
	[Setting conditions]
	In a reset or in standby mode

When the number of SCFTDR transmit data bytes falls to or bel transmit trigger set number as the result of a transmit operation.
 Note: \*As SCFTDR is a 16-byte FIFO register, the maximum number of bytes that can when TDFE = 0 is {16 - (transmit trigger set number)}. Data written in excess of

ignored. The number of data bytes in SCFTDR is indicated by the upper 8 bits o

Rev. 2.00 Mar 09, 2006 page 572 of 906 REJ09B0292-0200

Bit 5: TDFE

0

		the next receive data (all space "0")			
Note:	Note: When a break is detected, transfer to SCFRDR of the receive data (H'00) followed detection is halted. When the break ends and the receive signal returns to ma data transfer is resumed.				
	–Framing Er er (SCFRDR	rror (FER): Indicates a framing error in the data read from the recei.			
Bit 3:	FER	Description			
0		There is no framing error in the receive data read from SCFRI			
		[Clearing conditions]			

When data with a framing error is received, and a framing error als

[Setting condition]

[Se	tting condition]
Wh	en there is a framing error in SCFRDR read data
Bit 2—Parity Error (PE	(R): In asynchronous mode, indicates a parity error in the data

• When there is no framing error in SCFRDR read data

There is a framing error in the receive data read from SCFRDR

• In a reset or in standby mode

В

the receive FIFO data register (SCFRDR).

1

Bit 2: PER	Description
)	There is no parity error in the receive data read from SCFRDR
	[Clearing conditions]
	In a reset or in standby mode
	<ul> <li>When there is no parity error in SCFRDR read data</li> </ul>
1	There is a parity error in the receive data read from SCFRDR
	[Setting condition]
	When there is a parity error in SCFRDR read data



Rev. 2.00 Mar 09, 2006 pag REJ0

- [Clearing Conditions] In a reset or in standby mode
  - - When SCFRDR is read until the number of receive data bytes in falls below the receive trigger set number, and 0 is written to RD

  - reading RDF = 1 • When SCFRDR is read by the on-chip DMAC until the number of
- data bytes in SCFRDR falls below the receive trigger set number 1 The number of receive data bytes in SCFRDR is equal to or greater

receive trigger set number [Setting condition] When SCFRDR contains at least the receive trigger set number of r

bytes

Note: SCFRDR is a 16-byte FIFO register. When RDF = 1, at least the receive trigger of data bytes can be read. If all the data in SCFRDR is read and another read is the data value will be undefined. The number of receive data bytes in SCFRDR

by the lower 8 bits of SCFDR.

- In a reset or in standby mode When 0 is written to DR after all the remaining receive data has
- 1 No further receive data has arrived, and SCFRDR contains fewer to receive trigger set number of data bytes
- [Setting condition] When SCFRDR contains fewer than the receive trigger set numbe data bytes, and no further data has arrived for at least 16 etu after of the last data received\*2

Notes: 1. All remaining receive data should be read before clearing the DR flag.

2. Equivalent to 1.6 frames when using an 8-bit, 1-stop-bit format.

6

**RLM** 

0

etu: Elementary time unit = sec/bit

### 14.2.8 Serial Status 2 Register (SC2SSR)

7

TLM

O

Bit:

Initial value:

		•	•	•	ū	•	•	•
	R/W:	R/W	R/W	R/W	R/W	R	R/W	R/W
Note:	* Only 0 can b	e written	ı, to clear t	the flag.				

5

N1

1

4

N<sub>0</sub>

0

3

**MPB** 

0

2

**MPBT** 

O

1

ΕI

O

The serial status 2 register (SC2SSR) is an 8-bit register.

SC2SSR can be read or written to at all times. However, 1 cannot be written to the OF

SC2SSR is initialized to H'20 by a reset, by the module standby function, and in stand

Also note that in order to clear this flag to 0, they must first be read as 1.

reception.

Description

Bit 6: RLM 0 LSB-first reception 1 MSB-first reception

Bits 5 and 4—Clock Bit Rate Ratio (N1, N0): These bits select the ratio of the base clo rate.

(Ir

Bit 5: N1	Bit 4: N0	Description	
0	0	SCIF operates on base clock of 4 times the bit rate	
	1	SCIF operates on base clock of 8 times the bit rate	
1	0	SCIF operates on base clock of 16 times the bit rate	(1
	1	Setting prohibited	

Bit 3—Multiprocessor bit (MPB): When reception is performed using a multiprocessor

asynchronous mode, MPB stores the multiprocessor bit in the receive data.

The MPB flag is read-only and cannot be modified.

Bit 3: MPB	Description	
0	Data with a 0 multiprocessor bit has been received*	(I
1	Data with a 1 multiprocessor bit has been received	
Note: * Retains it:	s previous state when the RE bit is cleared to 0 while using a m	ultipro

format.

Bit 2—Multiprocessor Bit Transfer (MPBT): When transmission is performed using a multiprocessor format in asynchronous mode, MPBT stores the multiprocessor bit to be the transmit data.

Rev. 2.00 Mar 09, 2006 page 576 of 906 REJ09B0292-0200



be continued when a framing error or parity error occurs in receive data (ER = 1).

Description

reception (ER = 1)

[Setting condition]

Bit 1: EI

0

1

1	Receive operation is continued when framing error or parity error or reception (ER = 1)				
	When EI = 0, only the last data in SCFRDR is treated as data containing an err = 1, receive data is sent to SCFRDR even if it contains an error.				
Bit 0—O	verrun Error (ORER): Indicates that an overrun error occurred during reception				
abnormal	termination.				
abnormal  Bit 0: Ol	termination.				
	termination.				

When the next serial receive operation is completed while there are data bytes in SCFRDR Notes: 1. The ORER flag is not affected and retains its previous state when the RE b is cleared to 0. 2. The receive data prior to the overrun error is retained in SCFRDR, and the

An overrun error occurred during reception\*2

In a reset or in standby mode

received subsequently is lost. Serial reception cannot be continued while the is set to 1. Also, serial transmission cannot be continued in synchronous m

When 0 is written to ORER after reading ORER = 1

Receive operation is halted when framing error or parity error occu

accordance with the baud rate generator operating clock selected by bits CKS1 and CK serial mode register (SCSMR).

SCBRR can be read or written to by the CPU at all times.

SCBRR is initialized to H'FF by a reset, by the module standby function, and in standb

The SCBRR setting is found from the following equations.

Asynchronous mode:

$$N = \frac{P\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$
 (When operating on a base clock of 16 times to 
$$N = \frac{P\phi}{32 \times 2^{2n-1} \times B} \times 10^6 - 1$$
 (When operating on a base clock of 8 times the

$$N = \frac{P\phi}{16 \times 2^{2n-1} \times B} \times 10^6 - 1 \ \ \text{(When operating on a base clock of 4 times the state of 4 times 1)}$$

Synchronous mode:

$$N = \frac{P\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Where B: Bit rate (bits/s)

N: SCBRR setting for band rate generator  $(0 \le N \le 255)$ 

Po: Peripheral module operating frequency (MHz)

Baud rate generator input clock (n = 0, 1, 2, or 3)

(See the table below for the relation between n and the clock.)

The bit rate error in asynchronous mode is found from the following equations:

Error (%) = 
$$\left\{ \frac{P\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

(When operating on a base clock of 16 times the b

Error (%) = 
$$\left\{ \frac{P\phi \times 10^6}{(N+1) \times B \times 32 \times 2^{2n-1}} - 1 \right\} \times 100$$

(When operating on a base clock of 8 times the b

Error (%) = 
$$\left\{ \frac{P\phi \times 10^6}{(N+1) \times B \times 16 \times 2^{2n-1}} - 1 \right\} \times 100$$

(When operating on a base clock of 4 times the b

Table 14.3 shows sample SCBRR settings in asynchronous mode, and table 14.4 show SCBRR settings in synchronous mode. In both tables, the values are for operation on of 16 times the bit rate.

Rev. 2.00 Mar 09, 2006 pag

110	2	64	0.70	2	70	0.03	2	86
150	1	191	0.00	1	207	0.16	1	255
300	1	95	0.00	1	103	0.16	1	127
600	0	191	0.00	0	207	0.16	0	255
1200	0	95	0.00	0	103	0.16	0	127
2400	0	47	0.00	0	51	0.16	0	63
4800	0	23	0.00	0	25	0.16	0	31
9600	0	11	0.00	0	12	0.16	0	15
19200	0	5	0.00	0	6	-6.99	0	7

Rev. 2.00 Mar 09, 2006 page 580 of 906 REJ09B0292-0200

**Bit Rate** 

(Bits/s)

n

0.00

Ν

3.6864

0.16

0.16

0.16

0.16

0.16

-6.99

8.51

0.00

-18.62

**Error** 

(%)

n

Ν

0.21

0.21

-0.70

1.14

-2.48

-2.48

13.78

4.86

-14.67

**Error** 

(%)

0.00

8.51

n

Pφ (MHz)

Ν

4.9152

0.00

0.00

0.00

0.00

0.00

0.00

0.00

22.88

0.00

**Error** 

(%)

0.31

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

-1.70

0.00

n 

Ν

Bit Rate (Bits/s)	n	N	Error (%)	n	N	Error (%)	n
110	2	174	-0.26	2	177	-0.25	2
150	2	127	0.00	2	129	0.16	2
300	1	255	0.00	2	64	0.16	2
600	1	127	0.00	1	129	0.16	1
1200	0	255	0.00	1	64	0.16	1
2400	0	127	0.00	0	129	0.16	0
4800	0	63	0.00	0	64	0.16	0
9600	0	31	0.00	0	32	-1.36	0
19200	0	15	0.00	0	15	1.73	0
31250	0	9	-1.70	0	9	0.00	0
38400	0	7	0.00	0	7	1.73	0

0.10

0.16

0.16

0.16

-2.34

-2.34

0.00

-2.34

0.00

0.00

0.00

0.00

0.00

0.00

2.40

0.00

ອບ

Ν

Pφ (MHz)

0.00

0.00

0.00

0.00

0.00

0.00

5.33

0.00

Error

(%)

0.03

0.16

0.16

0.16

0.16

0.16

0.16

0.16

-2.34

0.00

-2.34

n

ĉ

REJ09

9.8304



000	-	191	0.00		201	0.10		91	-0.55
1200	1	95	0.00	1	103	0.16	1	194	0.16
2400	0	191	0.00	0	207	0.16	1	97	-0.35
4800	0	95	0.00	0	103	0.16	0	194	0.16
9600	0	47	0.00	0	51	0.16	0	97	-0.35
19200	0	23	0.00	0	25	0.16	0	48	-0.35
31250	0	14	-1.70	0	15	0.00	0	29	0.00
38400	0	11	0.00	0	12	0.16	0	23	1.73

Rev. 2.00 Mar 09, 2006 page 582 of 906 REJ09B0292-0200

2.5 k	1	99	1	199	2	99
5 k	0	199	1	99	1	199
10 k	0	99	0	199	1	99
25 k	0	39	0	79	0	159
50 k	0	19	0	39	0	79
100 k	0	9	0	19	0	39
250 k	0	3	0	7	0	15
500 k	0	1	0	3	0	7
1 M	0	0*	0	1	0	3
2 M			0	0*	0	1

Rev. 2.00 Mar 09, 2006 pag

REJ09

Note: As far as possible, the setting should be made so that the error is within 1%. Legend

Blank: No setting is available.

1 k

A setting is available but error occurs.

Continuous transmission/reception is not possible.

2	62500	0	0
2.097152	65536	0	0
2.4576	76800	0	0
3	93750	0	0
3.6864	115200	0	0
4	125000	0	0
4.9152	153600	0	0
8	250000	0	0
9.8304	307200	0	0
12	375000	0	0
14.7456	460800	0	0
16	500000	0	0
19.66080	614400	0	0
20	625000	0	0
24	750000	0	0
24.57600	768000	0	0
28	896875	0	0

14.7456	3.6864	230400
16	4.0000	250000
30	7.5000	468750
Table 14.7	Maximum Bit Rate with External Clock	Input (Synchronous Mo
Table 14.7 Pφ (MHz)	Maximum Bit Rate with External Clock  External Input Clock (MHz)	Input (Synchronous Mo
Pφ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (Bit

62500

76800

125000

153600

1.0000

1.2288

2.0000

2.4576

4

4.9152

9.8304

Rev. 2.00 Mar 09, 2006 pag REJ09

for the transmit and receive FIFO registers, and also contains a loopback test enable bit

SCFCR can be read or written to at all times.

SCFCR is initialized to H'00 by a reset, by the module standby function, and in standby

Bits 7 and 6—Receive FIFO Data Number Trigger (RTRG1, RTRG0): These bits are use the number of receive data bytes that sets the receive data full (RDF) flag in the serial stregister (SC1SSR).

The RDF flag is set when the number of receive data bytes in the receive FIFO data reg (SCFRDR) is equal to or greater than the trigger set number shown in the following table

Bit 7: RTRG1	Bit 6: RTRG0	Receive Trigger Number	
0	0	1*	
	1	4	
1	0	8	
	1	14	
Note: * Initial valu	10		

Note: \* Initial value

the number of remaining transmit data bytes that sets the transmit FIFO data register er (TDFE) flag in the serial status 1 register (SC1SSR).

Bits 5 and 4—Transmit FIFO Data Number Trigger (TTRG1, TTRG0): These bits are

The TDFE flag is set when the number of transmit data bytes in the transmit FIFO data (SCFTDR) is equal to or less than the trigger set number shown in the following table.

Bit 5: TTRG1	Bit 4: TTRG0	Transmit Trigger Number	
0	0	8 (8)*	
	1	4 (12)	
1	0	2 (14)	
	1	1 (15)	

Note: \* Initial value. Figures in parentheses are the number of empty bytes in SCFTDR flag is set.

Rev. 2.00 Mar 09, 2006 page 586 of 906 REJ09B0292-0200

Bit 2—Transmit FIFO Data Register Reset (TFRST): Invalidates the transmit data in FIFO data register and resets it to the empty state.

-	(
1	Reset operation enabled
Note:	A reset operation is performed in the event of a reset, module standby, or in sta
	-Receive FIFO Data Register Reset (RFRST): Invalidates the receive data in the data register and resets it to the empty state.

Bit 1:	RFRST	Description

Bit 2: TFRST

0

	•
0	Reset operation disabled
1	Reset operation enabled

Note: A reset operation is performed in the event of a reset, module standby, or in sta

Description

Reset operation disabled

Bit 0—Loopback Test (LOOP): Internally connects the transmit output pin (TxD) and input pin (RxD), enabling loopback testing.

input pin (RXD), enabling loopba

Bit 0:	LOOP	Description

0 Loopback test disabled	
c Ecopsack test disables	
1 Loopback test enabled	

SCFDR is initialized to H'00 by a reset, by the module standby function, and in standby also initialized to H'00 by setting the TFRST and RFRST bits to 1 in SCFCR to reset S and SCFRDR to the empty state.

Upper 8 bits:	15	14	13	12	11	10	9
	_	_	_	T4	Т3	T2	T1
Initial value:	0	0	0	0	0	0	0
RW.	R	R	R	R	R	R	R

Bits 15 to 13—Reserved: These bits are always read as 0. The write value should always

Bits 12 to 8—Transmit FIFO Data Count 4 to 0 (T4 to T0): These bits show the number untransmitted data bytes in SCFTDR.

A value of H'00 indicates that there is no transmit data, and a value of H'10 indicates the SCFTDR is full of transmit data. The value is cleared to H'00 by transmitting all the da as by the above initialization conditions.

Lower 8 bits:	7	6	5	4	3	2	1
	_	_	_	R4	R3	R2	R1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

Bits 7 to 5—Reserved: These bits are always read as 0. The write value should always

Bits 4 to 0—Receive FIFO Data Count 4 to 0 (R4 to R0): These bits show the number of data bytes in SCFRDR.

A value of H'00 indicates that there is no receive data, and a value of H'10 indicates that is full of receive data. The value is cleared to H'00 by reading all the receive data from as well as by the above initialization conditions.

Rev. 2.00 Mar 09, 2006 page 588 of 906

REJ09B0292-0200



	ED7	ED6	ED5	ED4	ED3	ED2	ED1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bits 15 to 0—Error receive FIFO data	register at	which an	error occu	ırred. Whe	en data in t	the nth sta	ge of th
contains an error, to bit to 1 in SCFCR.	he nth bit	is set to 1.	Note that	this regis	ter is not c	cleared by	setting

Description

0

R

7

0

R

6

0

R

5

0

R

4

ED4

No parity or framing error in data in corresponding stage of registe

Parity or framing error present in data in corresponding stage of re

0

R

3

ED3

flags are also cleared by reading the data in v

0

R

2

ED2

0

R

1

ED1

Bits 15 to 0: ED15 to ED0

1

## 0

Initial value:

Lower 8 bits:

R/W:

used, or in standby mode. These flags are also cleared
parity error or framing error occurred from SCFRDR.

14.2.13 IrDA Mode Register (SCIMR)

# The IrDA mode register (SCIFMR) allows selection of the IrDA mode and the IrDA of

width, and inversion of the IrDA receive data polarity.

SCIMR can be read and written to at all times.

SCIMR is initialized to H'00 by a reset, by the module standby function, and inop star

Note: A reset operation is performed in the event of a reset, when the module standb



Rev. 2.00 Mar 09, 2006 pag REJ09 RENESAS

0	Operation as SCIF is selected	(Ir
1	Operation as IrDA is selected*	
	nen operation as an IrDA interface is selected, bit 7 ( $C/\overline{A}$ ) of the serial rCSMR) must be cleared to 0.	mode re
Bit 6—Ou	atput Pulse Width Select (PSEL): Selects either 3/16 of the bit length s	set by b

ICK0 in the serial mode register (SCSMR), or 3/16 of the bit length corresponding to tl baud rate, as the IrDA output pulse width. The setting is shown together with bits 6 to 3 ICK0) of the serial mode register (SCSMR). Serial Mode Register (SCSMR) **SCIMR** Bit 6: Bit 5: Bit 4: Bit 3: Bit 2:

**PSEL** 

Description

(Ir

ICK3	ICK2	ICK1	ICK0	1	Pulse width: 3/16 of bit length set in b ICK0
Don't	Don't	Don't	Don't	0	Pulse width: 3/16 of bit length set in S
care	care	care	care		(Ir
Note:		N is deter	mined by	,	st be generated by multiplying the Pφ clock set in ICK3 to ICK0). For details, see sect

Bit 5—IrDA Receive Data Inverse (RIVS): Allows inversion of the receive data polaric

selected in IrDA communication.						
Bit 5: RIVS	Description					
0	Receive data polarity inverted in reception					

Note:	Make the selection according to the characteristics of the IrDA modulation/demo module.

Receive data polarity not inverted in reception

Bits 4 to 0—Reserved: These bits are always read as 0. The write value should always

Rev. 2.00 Mar 09, 2006 page 590 of 906 REJ09B0292-0200

ICK3

ICK2

ICK1

ICK0



An IrDA block is also provided, enabling infrared communication conforming to IrDA executed by connecting an infrared transmission/reception unit.

Sixteen-stage FIFO buffers are provided for both transmission and reception, reducing overhead and enabling fast, continuous communication to be performed.

Selection of asynchronous, synchronous, or IrDA mode and the transmission format is means of the serial mode register (SCSMR) and IrDA mode register (SCIMR) as show 14.8. The SCIF clock source is determined by a combination of the  $C/\overline{A}$  bit in SCSMI IRMOD bit in SCIMR, and the CKE1 and CKE0 bits in the serial control register (SC shown in table 14.9.

- Asynchronous Mode
  - Data length: Choice of 7 or 8 bits
  - Choice of parity addition, multiprocessor bit addition, and addition of 1 or 2 st combination of these parameters determines the transmit/receive format and ch length)
  - Detection of framing, parity, and overrun errors, receive FIFO data full and rec ready conditions, and breaks, during reception
  - Detection of transmit FIFO data empty condition during transmission

  - Choice of internal or external clock as SCIF clock source When internal clock is selected: The SCIF operates on a clock with a frequenc 4 times the bit rate of the baud rate generator, and can output this operating clo

When external clock is selected: A clock with a frequency of 16, 8, or 4 times must be input (the built-in baud rate generator is not used).

- Synchronous Mode
  - Transmit/receive format: Fixed 8-bit data
  - Detection of overrun errors during reception

can output a serial clock to external devices.

— Choice of internal or external clock as SCIF clock source

When internal clock is selected: The SCIF operates on the baud rate generator

Rev. 2.00 Mar 09, 2006 pag REJ09



— Clock source. Internal clock

Table 14.8 SCSMR and SCIMR Settings for Serial Transmit/Receive Format Se

SCIMR	SCSMR Settings						SCIF Transmit/Receiv					
Bit 7: IRMOD	Bit 7: C/Ā	Bit 6: CHR	Bit 2: MP	Bit 5: PE	Bit 3: STOP	Mode	Data Length	MP Bit	Parity Bit			
0	0	0	0	0	0	Asynchronous		Absent	Abser			
			_		1	- mode - - -	7-bit					
				1	0				Presei			
					1							
		1		0	0			Abser				
					1	_	data					
				1	0	_			Presei			
					1	_						
		0	1	*	0	Asynchronous mode (multi-	8-bit data	Present	Abser			
							*	1	processor format)			
		1	_	*	0	_	7-bit	=				
				*	1	_	data					
0	1	*	*	*	*	Synchronous mode	8-bit data	Absent	Abser			
1	0	ICK3	ICK2	ICK1	ICK0	IrDA mode	8-bit data	Absent	Abser			
	1	*	*	*	*	Setting prohibited	_	_	_			

Note: An asterisk in the table means "Don't care."

Rev. 2.00 Mar 09, 2006 page 592 of 906 REJ09B0292-0200

	1	0	_	External	Inputs clock with frequence times bit rate
1	0	0	Synchronous mode	Internal	Outputs serial clock
	1	0		External	Inputs serial clock

### 14.3.2 Operation in Asynchronous Mode

character basis.

In asynchronous mode, characters are sent or received, each preceded by a start bit inc start of communication and followed by one or two stop bits indicating the end of con Serial communication is thus carried out with synchronization established on a character

Inside the SCIF, the transmitter and receiver are independent units, enabling full-dupl communication. Both the transmitter and the receiver also have a 16-stage FIFO buffers that data can be read or written during transmission or reception, enabling continuous transfer.

Figure 14.3 shows the general format for asynchronous serial communication.

In asynchronous serial communication, the communication line is usually held in the thigh level). The SCIF monitors the line, and when it goes to the space state (low lever recognizes a start bit and starts serial communication.

One serial communication character consists of a start bit (low level), followed by dat or MSB-first order selectable), a parity bit or multiprocessor bit (high or low level), at one or two stop bits (high level).




Figure 14.3 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits, LSB-First Transfer)

Transmit/Receive Format: Table 14.10 shows the transmit/receive formats that can b asynchronous mode. Any of 12 transmit/receive formats can be selected by means of se the serial mode register (SCSMR).

Rev. 2.00 Mar 09, 2006 page 594 of 906 REJ09B0292-0200

1	0		0	S	8-bit data	STOP	
			1	S	8-bit data	STOP	STOP
	1	_	0	S	7-bit data	Р	STOP
			1	S	7-bit data	Р	STOP
0	*	1	0	S	8-bit data		MPB
	*	_	1	S	8-bit data		MPB
1	*	_	0	S	7-bit data	MPB	STOP
	*		1	S	7-bit data	MPB	STOP
Not	e: An	aste	risk in	the table me	ans "Don't care."		

8-bit data

8-bit data

Ρ

Р

Legend

S: Start bit

1

0

1

s

S

STOP: Stop bit

Parity bit

MPB: Multiprocessor bit

Rev. 2.00 Mar 09, 2006 pag REJ09

frequency of the clock output in this case is 16, 8, or 4 times the bit rate.

#### **Data Transmit/Receive Operations**

SCIF Initialization (Asynchronous Mode)

Before transmitting and receiving data, it is necessary to clear the TE and RE bits to SCSCR, then initialize the SCIF as described below.

When the operating mode, communication format, etc., is changed, the TE and RE cleared to 0 before making the change using the following procedure. When the TE

cleared to 0, the transmit shift register (SCTSR) is initialized. Note that clearing the bits to 0 does not change the contents of the serial status 1 register (SC1SSR), the tr FIFO data register (SCFTDR), or the receive FIFO data register (SCFRDR). The T not be cleared to 0 until all transmit data has been transmitted and the TEND flag has in SC1SSR. It is possible to clear the TE bit to 0 during transmission, but the data b transmitted will go to the high-impedance state after TE is cleared. Also, before state transmission by setting TE again, the TFRST bit should first be set to 1 in SCFCR to SCFTDR.


When an external clock is used the clock should not be stopped during operation, ir initialization, since operation will be unreliable in this case.

Figure 14.4 shows a sample SCIF initialization flowchart.

Rev. 2.00 Mar 09, 2006 page 596 of 906

REJ09B0292-0200





- 2. Set the transmit/receive format SCSMR. When using IrDA mode, also s SCIFMR.
  - 3. Write a value corresponding to rate into the bit rate register (S
  - (Not necessary if an external c used.)
  - 4. Wait at least one bit interval, th the TE bit or RE bit in SCSCR Also set the RIE, TIE, and MPI Setting the TE and RE bits ena the TxD and RxD pins to be us When transmitting, the SCIF w the mark state; when receiving go to the idle state, waiting for

bit.


Serial Data Transmission (Asynchronous Mode) Figure 14.5 shows a sample flowchart for serial transmission.

Use the following procedure for serial data transmission after enabling the SCIF for transmission.

RENESAS

Figure 14.4 Sample SCIF Initialization Flowchart

Rev. 2.00 Mar 09, 2006 pag REJ09



automatically when transmission i started by writing transmit data.

The number of data bytes that car written is {16 - (transmit trigger se number)}.

- 3. Serial transmission continuation procedure: To continue serial transmission, read 1 from the TDF confirm that writing is possible, the data to SCFTDR, and then clear t TDFE bit to 0. (Checking and clea the TDFE bit is automatic when the
- DMAC is activated by a transmit-F data-empty interrupt (TXI) reques data is written to SCFTDR.) 4. Break output at the end of serial transmission: To output a break ir

transmission, clear the port data r

(DR) to 0, then clear the TE bit to

SCSCR, and set the TxD pin as a port with the PFC. In steps 2 and 3, the number of trans

bytes that can be written can be asce from the number of transmit data byte SCFTDR indicated in the upper 8 bits FIFO data count register (SCFDR).

Figure 14.5 Sample Serial Transmission Flowchart

Rev. 2.00 Mar 09, 2006 page 598 of 906 REJ09B0292-0200



number of data bytes in Ser 1 DR fails to of below the transfilit trigger number set control register (SCFCR) during transmission, the TDFE flag is set. If the TE bit s serial control register (SCSCR) is 1 at this time, a transmit-FIFO-data-empty interrequested.

The serial transmit data is sent from the TxD pin in the following order.

- a. Start bit: One 0-bit is output.
  - b. Transmit data: 8-bit or 7-bit data is output in LSB-first or MSB-first order acco setting of the TLM bit in SC2SSR.
  - c. Parity bit or multiprocessor bit: One parity bit (even or odd parity), or one mul bit is output. (A format in which neither a parity bit nor a multiprocessor bit is also be selected.)
  - d. Stop bit(s): One or two 1-bits (stop bits) are output.
  - e. Mark state: 1 is output continuously until the start bit that starts the next transn
- sent. 3. The SCIF checks for transmit data in SCFTDR at the timing for sending the stop by data in SCFTDR, it is transferred to SCTSR, the stop bit is sent, and then serial tra
- the next frame is started. If there is no transmit data in SCFTDR, the TEND flag is set to 1 in the serial statu

(SC1SSR), the stop bit is sent, and then the line goes to the mark state in which 1 is continuously.

Figure 14.6 shows an example of the operation for transmission in asynchronous r




Figure 14.6 Example of Transmit Operation in Asynchronous Mode (Example with 8-Bit Data, Parity, One Stop Bit, LSB-First Transfer)

4. When modem control is enabled, transmission can be stopped and restarted in according the CTS input value. When CTS is set to 1, if transmission is in progress, the line g mark state after transmission of one frame. When CTS is set to 0, the next transmit output starting from the start bit.

Figure 14.7 shows an example of the operation when modem control is used.




Figure 14.7 Example of Operation Using Modem Control (CTS)




Figure 14.8 Sample Serial Reception Flowchart (1)




Figure 14.8 Sample Serial Reception Flowchart (2)

the bkk hag is set. not

note that the H'00 breal

in which a framing error occurred is stored as th

data in SCFRDR.

Rev. 2.00 Mar 09, 2006 page 602 of 906

REJ09B0292-0200



- a. Parity check: The SCIF checks whether the number of 1-bits in the receive dat the parity (even or odd) set in the  $O/\overline{E}$  bit in the serial mode register (SCSMR) b. Stop bit check: The SCIF checks whether the stop bit is 1. If there are two stop
- c. Status check: The SCIF checks whether receive data can be transferred from the shift register (SCRSR) to SCFRDR.

detected in the error check, the operation is as shown in table 14.11.

Break check: The SCIF checks that the BRK flag is 0, indicating no break.

If all the above checks are passed, the receive data is stored in SCFRDR. If a receive

Note: No further receive operations can be performed when an overrun error has occ setting of the EI bit in SC2SSR determines whether reception is continued or a framing error or parity error occurs.

Also, as the RDF flag is not set to 1 when receiving, the error flags must be cl

4. If the RIE bit setting in SCSCR is 1 when the RDF or DR flag is set to 1, a receive

full interrupt (RXI) is requested. If the RIE bit setting in SCSCR is 1 when the ORER, PER, or FER flag is set to 1. error interrupt (ERI) is requested. If the RIE bit setting in SCSCR is 1 when the BRK flag is set to 1, a break-receive

(BRI) is requested.

the first is checked.

Rev. 2.00 Mar 09, 2006 pag

REJ09

SCRSR to SCFRDR from that (even or odd) set in

**SCSMR** 

Figure 14.9 shows an example of the operation for reception in asynchronous mode




Figure 14.9 Example of SCIF Receive Operation (Example with 8-Bit Data, Parity, One Stop Bit, LSB-First Transfer)

5. When modem control is enabled, the RTS signal is output when SCFRDR is empty  $\overline{RTS}$  is 0, reception is possible. When  $\overline{RTS}$  is 1, this indicates that SCFRDR is full a reception is not possible.

Figure 14.10 shows an example of the operation when modem control is used.

Rev. 2.00 Mar 09, 2006 page 604 of 906

REJ09B0292-0200



#### Figure 14.10 Example of Operation Using Modem Control (RTS)

#### 14.3.3 **Multiprocessor Communication Function**

The multiprocessor communication function performs serial communication using a multiprocessor format, in which a multiprocessor bit is added to the transfer data, in a mode. Use of this function enables data transfer to be performed among a number of r sharing a serial communication line.

When multiprocessor communication is carried out, each receiving station is addresse unique ID code.

The serial communication cycle consists of two cycles: an ID transmission cycle which the receiving station, and a data transmission cycle. The multiprocessor bit is used to between the ID transmission cycle and the data transmission cycle.

The transmitting station first sends the ID of the receiving station with which it wants serial communication as data with a 1 multiprocessor bit added. It then sends transmit with a 0 multiprocessor bit added.

The receiving stations skip the data until data with a 1 multiprocessor bit is sent. Whe 1 multiprocessor bit is received, each receiving stations compares that data with its ov station whose ID matches then receives the data sent next. Stations whose ID does not continue to skip the data until data with a 1 multiprocessor bit is again received. In thi communication is carried out among a number of processors.

Figure 14.11 shows an example of inter-processor communication using a multiproces

Rev. 2.00 Mar 09, 2006 pag

REJ09






Figure 14.11 Example of Inter-Processor Communication Using Multiprocesso (Transmission of Data H'AA to Receiving Station A)

**Transmit/Receive Formats:** There are four transmit/receive formats. When the multip format is specified, the parity bit specification is invalid. For details, see table 14.10.

Clock: See the section on asynchronous mode.


### **Data Transmit/Receive Operations**

- SCI Initialization
   See the section on asynchronous mode.
- Multiprocessor Serial Data Transmission

  Figure 14.12 shows a sample flowchart for multiprocessor serial data transmission.

  Use the following procedure for multiprocessor serial data transmission after enabli SCIF for transmission.

Rev. 2.00 Mar 09, 2006 page 606 of 906 REJ09B0292-0200



from them. The number of data bytes that of written is {16 – (transmit trigger number)}.

and TEND flags to 0 after readir

Serial transmission continuation

- procedure: To continue serial transmission, read 1 from the TI to confirm that writing is possible write data to SCFTDR, and then
- the TDFE bit to 0. (Checking an clearing of the TDFE bit is autor when the DMAC is activated by transmit-FIFO-data-empty interr (TXI) request, and data is written

SCFTDR.)

Break output at the end of serial transmission: To output a break serial transmission, clear the po register (DR) to 0, then clear the to 0 in SCSCR, and set the TxD an output port with the PFC. In steps 2 and 3, the number of trar data bytes that can be written can be ascertained from the number of trar

data bytes in SCFTDR indicated in

upper 8 bits of the FIFO data count

(SCFDR).

REJ09

Figure 14.12 Sample Multiprocessor Serial Transmission Flowchard

number of data bytes in Ser LDR fans to of below the transfint trigger number set i during transmission, the TDFE flag is set to 1. If the TIE bit setting in SCSCR is 1 a transmit-FIFO-data-empty interrupt (TXI) is requested.

- The serial transmit data is sent from the TxD pin in the following order.
- a. Start bit: One 0-bit is output.
- b. Transmit data: 8-bit or 7-bit data is output in LSB-first or MSB-first order according to the control of the
- setting of the TLM bit in SC2SSR. c. Multiprocessor bit: One multiprocessor bit (MPBT value) is output.
- d. Stop bit(s): One or two 1-bits (stop bits) are output.
- e. Mark state: 1 is output continuously until the start bit that starts the next transmi
- sent. 3. The SCIF checks for transmit data in SCFTDR at the timing for sending the stop bi
- data in SCFTDR, it is transferred to SCTSR, the stop bit is sent, and then serial trans the next frame is started. If there is no transmit data in SCFTDR, the TEND flag is set to 1 in SC1SSR, the st

sent, and then the line goes to the mark state in which 1 is output continuously. Figure 14.13 shows an example of SCIF operation for transmission using a multipro format.

Rev. 2.00 Mar 09, 2006 page 608 of 906 REJ09B0292-0200




Figure 14.13 Example of SCIF Transmit Operation (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit, LSB-First Tra

- Multiprocessor Serial Data Reception
   Figure 14.14 shows a sample flowchart for multiprocessor serial reception.

  Use the following procedure for multiprocessor serial data reception after enables.
  - Use the following procedure for multiprocessor serial data reception after enabling for reception.

RENESAS

Rev. 2.00 Mar 09, 2006 pag

REJ09




Figure 14.14 Sample Multiprocessor Serial Reception Flowchart (1)

Rev. 2.00 Mar 09, 2006 page 610 of 906 REJ09B0292-0200




Figure 14.14 Sample Multiprocessor Serial Reception Flowchart (2)

error occurred is stored.

note that the H'00 break

which a framing error oc stored as the last data in

SCFRDR.




Figure 14.15 Example of SCIF Receive Operation (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit, LSB-First Trans

Rev. 2.00 Mar 09, 2006 page 612 of 906

REJ09B0292-0200



Figure 14.16 shows the general format for synchronous serial communication.




Figure 14.16 Data Format in Synchronous Communication (Example of LSB-First Transfer)

In synchronous serial communication, data on the communication line is output from the serial clock to the next. Data is guaranteed valid at the rise of the serial clock.

In serial communication, each character is output starting with the LSB and ending work or vice versa, according to the setting of the TLM bit in the serial status 2 register (SC After the last data is output, the communication line remains in the state of the last data

In synchronous mode, the SCIF receives data in synchronization with the rise of the se

Rev. 2.00 Mar 09, 2006 pag

09, 2006 pag REJ09



Eight serial clock pulses are output in the transfer of one character, and when no transmission/reception is performed the clock is fixed high. In receive-only operation, I the SCIF receives two characters as one unit, and so a 16-pulse serial clock is output. T single-character receive operations, an external clock should be selected as the clock so

#### **Transmit/Receive Operations**


• SCIF Initialization (Synchronous Mode)

Before transmitting and receiving data, it is necessary to clear the TE and RE bits to serial control register (SCSCR), then initialize the SCIF as described below.

When the operating mode, communication format, etc., is changed, the TE and RE cleared to 0 before making the change using the following procedure. When the TE cleared to 0, the TDFE flag is set to 1 and the transmit shift register (SCTSR) is init Note that clearing the RE bit to 0 does not change the contents of the RDF, PER, FI

ORER flags, or the receive FIFO data register (SCFRDR). Figure 14.17 shows a sample SCIF initialization flowchart.

Rev. 2.00 Mar 09, 2006 page 614 of 906 REJ09B0292-0200



Rev. 2.00 Mar 09, 2006 pag

REJ09

external clock is used.)

SCSCR.

4. Wait at least one bit interval,

set the TE bit or RE bit to 1 in

Also set the RIE, TIE, and MI bits. Setting the TE and RE b simultaneously enables the T

and RxD pins to be used.




Figure 14.18 Sample Serial Transmission Flowchart

number of data bytes in SCFTDR falls to or below the transmit trigger number set control register (SCFCR) during transmission, the TDFE flag is set. If the TIE bit serial control register (SCSCR) is 1 at this time, a transmit-FIFO-data-empty interrequested.

When clock output mode has been set, the SCIF outputs eight serial clock pulses f of data.

When use of an external clock has been specified, data is output in synchronization input clock.

The serial transmit data is sent from the TxD pin starting with the LSB (bit 0) or Maccording to the setting of the TLM bit in the serial status 2 register (SC2SSR). The SCIF checks for transmit data in SCFTDR at the timing for sending the last b

- 3. The SCIF checks for transmit data in SCFTDR at the timing for sending the last be transmit data in SCFTDR, it is transferred to SCTSR and then serial transmission frame is started. If there is no transmit data in SCFTDR, the TEND flag is set to 1 status 1 register (SC1SSR), the last bit is sent, and then the transmit data pin (TxD)
- 4. After completion of serial transmission, the SCK pin is fixed high.

state.

Figure 14.19 shows an example of SCIF operation in transmission.

Rev. 2.00 Mar 09, 2006 pag

REJ09




Figure 14.19 Example of SCIF Transmit Operation (Example of LSB-First T

Serial Data Reception (Synchronous Mode) Figure 14.20 shows a sample flowchart for serial reception.

Use the following procedure for serial data reception after enabling the SCIF for rec When changing the operating mode from asynchronous to synchronous without res SCFRDR and SCFTDR by means of SCIF initialization, be sure to check that the C PER3 to PER0, and FER3 to FER0 flags are all cleared to 0. The RDF flag will not any of flags FER3 to FER0 or PER3 to PER0 are set to 1, and neither transmit nor i operations will be possible.




Figure 14.20 Sample Serial Reception Flowchart (1)

REJ09

Rev. 2.00 Mar 09, 2006 pag




Figure 14.20 Sample Serial Reception Flowchart (2)

In serial reception, the SCIF operates as described below.

- 1. The SCIF performs internal initialization in synchronization with serial clock input
- The received data is stored in the receive shift register (SCRSR) in LSB-to-MSB or MSB-to-LSB order according to the setting of the RLM bit in SC2SSR.

After reception, the SCIF checks whether the receive data can be transferred from S the receive FIFO data register (SCFRDR). If this check is passed, the receive data is SCFRDR.

If a receive error is detected in the error check, the operation is as shown in table 14 Neither transmit nor receive operations can be performed subsequently when a receives been found in the error check.

Also, as the RDF flag is not set to 1 when receiving, the flag must be cleared to 0.

3. If the RIE bit setting in the serial control register (SCSCR) is 1 when the RDF flag receive-FIFO-data-full interrupt (RXI) is requested. If the RIE bit setting in SCRSR the ORER flag is set to 1, a receive-error interrupt (ERI) is requested.

Figure 14.21 shows an example of SCIF operation in reception.

Rev. 2.00 Mar 09, 2006 page 620 of 906 REJ09B0292-0200




Figure 14.21 Example of SCIF Receive Operation (Example of LSB-First T

Simultaneous Serial Data Transmission and Reception (Synchronous Mode)
Figure 14.22 shows a sample flowchart for simultaneous serial transmit and receive
Use the following procedure for simultaneous serial data transmit and receive open
enabling the SCIF for transmission and reception.

Rev. 2.00 Mar 09, 2006 pag

REJ09




Figure 14.22 Sample Flowchart for Serial Data Transmission and Recept




Figure 14.23 Transmit/Receive FIFO Configuration

Rev. 2.00 Mar 09, 2006 pag REJ0

reading bits T4 to T0 in SCFDR.

A value of H'10 in bits T4 to T0 means that data has been written into all 16 stages of t FIFO. If additional data is written to the FIFO in this state, bits T4 to T0 will not be incand the written data will be lost.

When the transmit trigger number is set and transmit data is written to the FIFO by the care must be taken not to write data exceeding the number of empty bytes in SCFTDR by the FIFO control register (SCFCR) (see section 14.2.10).

In Serial Data Receive Operations: In reception, serial data input from the RxD pin is

captured in the receive shift register (SCRSR) in the order specified by the RLM bit in status 2 register (SC2SSR). A parity bit check is carried out, and if there is a parity error (parity error) flag for that data is set to 1. A stop bit check is also performed, and if a fr is found the F (framing error) flag for that data is set to 1. The receive FIFO buffer has configuration, with the P and F flags for each 8-bit data unit stored together with that d

• Receive FIFO Control in Normal Operation

Receive data held in the receive FIFO buffer is read by the CPU or DMAC.

Each time data is transferred from SCRSR to the receive FIFO, the value in bits R4 SCFDR is incremented, and each time the CPU or DMAC reads receive data from the CPU or DMAC.

FIFO, the value in bits R4 to R0 is decremented. The current number of data bytes receive FIFO can thus be found by reading bits R4 to R0 in SCFDR.

A value of H'10 in bits R4 to R0 means that receive data has been transferred to all of the receive FIFO. If the next serial receive operation is completed before the CPU DMAC reads data from the receive FIFO, an overrun error will result and the serial be lost. If receive FIFO data is read when the value of bits R4 to R0 is H'00, an und

value will be returned.

serial data containing a parity error or framing error is received from the RxD pin. FER are cleared when data with no parity error or framing error is read from the re-This data is transferred to the receive FIFO even if it contains a parity error or fran

Whether or not the receive operation is to be continued at this point can be specific EI bit in SC2SSR. If the EI bit is set to 1, specifying continuation of the receive or receive data is still transferred sequentially to the receive FIFO after an error occu of the 16-stage FIFO buffer in which the data with the error is located can be deter

reading bits ED15 to ED0 in the FIFO error register (SCFER). When the receive trigger number is set and receive data is read from the receive F DMAC, care must be taken not to read data exceeding the receive trigger number

When a number of data bytes equal to or exceeding the receive trigger number has received, a receive data read request is issued to the CPU or DMAC by means of a

the FIFO control register (SCFCR) (see section 14.2.10).

# Receive FIFO Control by DR Flag

interrupt (RDF only). However, an RXI interrupt is not requested if all reception h completed with fewer than the receive trigger number of data bytes having been re this case, the DR flag is set and an ERI interrupt is requested 16 etu after receptior data is completed. The CPU should therefore read bits R4 to R0 in SCFDR to find of data bytes left in the receive FIFO, and read all the data in the FIFO.

Note: With an 8-bit, 1-stop-bit format, one etu is equivalent to 1.6 frames.

etu: Elementary time unit = sec/bit

REJ09

automatically in this module. When executing communication, therefore, it is necessary the communication speed and have the appropriate speed set in this module by software

Note: In IrDA mode, reception is not possible when the TE bit is set to 1 (enabling communication) in the serial control register (SCSCR). When performing recept TE bit in SCSCR must be cleared to 0.

**Transmission:** In the case of a serial output signal (UART frame) from the SCIF, the vacorrected and the signal is converted to an IR frame serial output signal by the IrDA me shown in figure 14.24.

When the serial data is 0, if the PSEL bit is 0 in the IrDA mode register (SCIMR) a pull the IR frame bit width is generated and output, and if the PSEL bit is 1 a pulse of 3/16 width of the bit rate set in bits ICK3 to 0 in the serial mode register (SCSMR) is generated output. When the serial data is 1, a pulse is not output.

An infrared LED is driven by a signal demodulated to a 3/16 width.

**Reception:** Pulses of 3/16 the received IR frame bit width are converted to UART fram demodulation as shown in figure 14.24.

Demodulation to 0 is executed for pulse output and demodulation to 1 when there is no output.

Rev. 2.00 Mar 09, 2006 page 626 of 906 REJ09B0292-0200




Figure 14.24 IrDA Mode Transmit/Receive Operations

**Pulse Width Selection:** In transmission, the IR frame pulse width can be selected as a the transmission bit rate or a smaller pulse width by means of the PSEL bit in the IrDa register (SCIMR).

The SCIF includes a baud rate generator that generates the transmit frame bit rate and generator that generates the IRCLK signal for varying the pulse width.

When the PSEL bit is cleared to 0 in SCIMR, a width of 3/16 the bit rate set in the bit (SCBRR) is output as the IR frame pulse width. As the pulse width is the direct infrartime; if the user wishes to minimize the pulse width in order to reduce power consump PSEL bit should be set to 1 in SCIMR and a setting should also be made in bits ICK3 the serial mode register (SCSMR) to generate the IRCLK signal, resulting in output with minimum settable pulse width.

Rev. 2.00 Mar 09, 2006 pag REJ09

Set value of ICK3 to ICK0 ( $0 \le N \le 15$ )

For example, when  $P\phi = 20$  MHz, N = 10.

Table 14.12 shows the settings of bits ICK3 to ICK0 that can be used to obtain the min width for various operating frequencies.

Rev. 2.00 Mar 09, 2006 page 628 of 906

REJ09B0292-0200

12			1
14			
16	1	0	0
18			
20			1
21			
22			
23		1	0
24			
25			
26			1
27			
28			

Rev. 2.00 Mar 09, 2006 pag REJ09

 When the TDFE flag is set to 1 in the serial status 1 register (SC1SSR), a TXI interrupt requested. A TXI interrupt request can activate the DMAC to perform data transfer. The is cleared to 0 automatically when all writes to the transmit FIFO data register (SCFTE DMAC are completed.

When the RDF flag is set to 1 in SC1SSR, an RXI interrupt is requested. An RXI interrupt can activate the DMAC to perform data transfer. The RDF bit is cleared to 0 automatic all receive FIFO data register (SCFRDR) reads by the DMAC are completed.

When the ER flag is set to 1, an ERI interrupt is requested. The DMAC cannot be active ERI interrupt request.

When the BRK flag is set to 1, a BRI interrupt is requested. The DMAC cannot be acti BRI interrupt request.

A TXI interrupt indicates that transmit data can be written, and an RXI interrupt indicathere is receive data in SCFRDR.

**Table 14.13 SCIF Interrupt Sources** 

Interrupt Source	Description	DMAC Activation	Prio Rese
ERI	Receive error (ER)	Not possible	High
RXI	Receive data full (RDF) or data ready (DR)	Possible (RDF only)	<u> </u>
BRI	Break (BRK)	Not possible	$\downarrow$
TXI	Transmit data FIFO empty (TDFE)	Possible	Low

Rev. 2.00 Mar 09, 2006 page 630 of 906 REJ09B0292-0200

However, if the number of data bytes written in SCFTDR is equal to or less than the t trigger number, the TDFE flag will be set to 1 again after being read as 1 and cleared clearing should therefore be carried out when SCFTDR contains more than the transmumber of transmit data bytes.

The number of transmit data bytes in SCFTDR can be found from the upper 8 bits of data count register (SCFDR).


**Simultaneous Multiple Receive Errors:** If a number of receive errors occur at the sa state of the status flags in SC1SSR and SC2SSR is as shown in table 14.14. If there is error, data is not transferred from the receive shift register (SCRSR) to the receive FII register (SCFRDR), and the receive data is lost.

Table 14.14 SC1SSR/SC2SSR Status Flags and Transfer of Receive Data

	SC1	SSR/SC2S	SSR Stat	us Flags	Receive Da
Receive Errors	RDF	ORER	FER	PER	SCRSR →
Overrun error	1	1	0	0	×
Framing error	0	0	1	0	0
Parity error	0	0	0	1	0
Overrun error + framing error	1	1	1	0	×
Overrun error + parity error	1	1	0	1	×
Framing error + parity error	0	0	1	1	0
Overrun error + framing error + parity error	1	1	1	1	×

Notes: O: Receive data is transferred from SCRSR to SCFRDR.

× : Receive data is not transferred from SCRSR to SCFRDR.





are determined by the I/O port data register (DR) and the control register (CR) of the process controller (PFC). This fact can be used to send a break signal.

The DR value substitutes for the mark state until the PFC setting is made. The initial se should therefore be as an output port outputting 1.

To send a break signal during serial transmission, clear DR, then set the TxD pin as an with the PFC.

When the TE bit is cleared to 0, the transmitter is initialized regardless of the current tr state.

Receive Error Flags and Transmit Operations (Synchronous Mode Only): Transm

cannot be started when any of the receive error flags (ORER, PER3 to PER0, FER3 to set to 1, even if the TDFE flag is set to 1. Be sure to clear the receive error flags to 0 be starting transmission.

Note also that the receive error flags are not cleared to 0 by clearing the RE bit to 0.

**Receive Data Sampling Timing and Receive Margin in Asynchronous Mode:** In as mode, the SCIF operates on a base clock with a frequency of 16, 8, or 4 times the trans

In reception, the SCIF synchronizes internally with the fall of the start bit, which it same base clock. Receive data is latched at the rising edge of the eighth, fourth, or second bar pulse. The timing is shown in figure 14.25.

Figure 14.25 Receive Data Sampling Timing in Asynchronous Mode (Using base clock with frequency of 16 times the transfer rate, sampled in 8th c

The receive margin in asynchronous mode can therefore be expressed as shown in equal to the expression of the expr

$$M = \left| \left( 0.5 - \frac{1}{2N} \right) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$

M: Receive margin (%)

N: Ratio of clock frequency to bit rate (N = 16, 8, or 4)

D: Clock duty cycle (D = 0 to 1.0)

L: Frame length (L = 9 to 12)
F: Absolute deviation of clock frequency

From equation (1), if F = 0 and D = 0.5, the receive margin is 46.875%, as given by each of the second of the

When D = 0.5, F = 0, and N = 16:

$$M = (0.5 - 1/(2 \times 16)) \times 100\%$$
  
= 46.875%....

This is a theoretical value. A reasonable margin to allow in system designs is 20% to

# When Using Synchronous External Clock Mode

- Do not set TE or RE to 1 until at least 4 peripheral operating clock cycles after ext SCK has changed from 0 to 1.
- Only set both TE and RE to 1 when external clock SCK is 1.

Rev. 2.00 Mar 09, 2006 pag REJ09



clock should not be input until at least 5 P $\phi$  clock cycles after SCFTDR is updated by t Incorrect operation may result if the transmit clock is input within 4 P $\phi$  cycles after SC updated. (See figure 14.26.)

When performing SCFRDR reads by the DMAC, be sure to set the relevant SCIF receidata-full interrupt (RXI) as an activation source.




Figure 14.26 Example of Synchronous Transmission by DMAC

**SCFRDR Reading and the RDF Flag:** The RDF flag in the serial status 1 register (SC set when the number of receive data bytes in the receive FIFO data register (SCFRDR) become equal to or greater than the receive trigger number set by bits RTRG1 and RTF FIFO control register (SCFCR). After RDF is set, receive data equivalent to the trigger can be read from SCFRDR, allowing efficient continuous reception.

However, if the number of data bytes in SCFRDR is equal to or greater than the trigger the RDF flag will be set to 1 again if it is cleared to 0. RDF should therefore be cleared being read as 1 after receive data has been read to reduce the number of data bytes in S

Rev. 2.00 Mar 09, 2006 page 634 of 906 REJ09B0292-0200

less than the trigger number.



Also note that, from the first SCFRDR read onward, the number of receive data bytes indicated by the lower 8 bits of the FIFO data count register (SCFDR) is one more than number of receive data bytes.

RENESAS

Rev. 2.00 Mar 09, 2006 pag

REJ0

Rev. 2.00 Mar 09, 2006 page 636 of 906 REJ09B0292-0200

#### 15.1.1 Features

The serial I/O has the following features:

- Full-duplex operation
  - Independent transmit/receive registers and independent transmit/receive clocks
- Primary data transmit/receive FIFO/Double-buffered transmit/receive ports
   Continuous data transmission/reception possible
- Interval transfer mode and continuous transfer mode
- Memory-mapped receive data register, transmit data register, serial control register status register, receive control data register, transmit control data register, FIFO corregister, FIFO data count register

With the exception of SIRSR and SITSR, these registers are memory-mapped and accessed by a MOV instruction.

- Choice of 8- or 16-bit data length
- Data transfer can be monitored by polling the receive data register full flag (RDRE) receive data register empty flag (RDRE), the receive control data register full flag the transmit control data register empty flag (TCD). Interrupt requests can be gene data transfer by setting the receive interrupt request flag and the transmit interrupt
- Either MSB-first or LSB transfer can be selected for data I/O operations.

Figure 15.1 shows a block diagram of the serial I/O with FIFO.

• Data transfer communication by means of polling or interrupts



Rev. 2.00 Mar 09, 2006 pag REJ09




Figure 15.1 SIOF Block Diagram

Table 15.1 shows the functions of the external pins.

Table 15.1 Serial I/O with FIFO (SIOF) External Pins

Name	Pin	I/O	Function
Serial receive data input pin	SRxD0	Input	Serial data input port
Serial receive clock input pin	SRCK0	Input	Serial receive clock port
Serial reception synchronization input pin	SRS0	Input	Serial reception synchron port
Serial transmit data output pin	STxD0	Output	Serial data output port
Serial transmit clock input pin	STCK0	Input	Serial transmit clock port
Serial transmission synchronization	STS0	I/O	Serial transmission synch

Rev. 2.00 Mar 09, 2006 page 638 of 906 REJ09B0292-0200

input/output pin



input/output port

register						
FIFO control register	SIF	CR	R/W	H'0000	) H'FFF	FFC08
FIFO data count regis	ster SIF	DR	R	H'0000	) H'FFF	FFC0A
Note: *Only 0 should	be writte	en, to clea	ar flags (aft	er reading	1 from th	e flag).
15.2.1 Receive Sh	ift Regi	ster (SIR	SR)			
Bit:	15	14	13		3	2
Initial value:	_	_	_	•••	_	_
R/W:	_	_	_		_	_

SIRDR0

SITSR0

SITDR0

SICTR0

SISTR0

**SIRCDR** 

SITCDR

Receive data register

Transmit shift register

Transmit data register

Serial control register

Serial status register

Receive control data

Transmit control data

register

(SIRDR), and the receive data register full flag (RDRF) is set in the serial status register. based on the settings of the receive FIFO watermark bits (RFWM3 to RFWM0) in SII

Not

specified

H'0000

H'0000

H'0002

H'0000

H'0000

8, 16,

8, 16,

8, 16,

8, 16,

8, 16,

8, 16,

8, 16,

8, 16,

1

H'FFFFFC00

H'FFFFC02

H'FFFFC04

H'FFFFFC06

H'FFFFC0C

H'FFFFC0E

R

R/W

R/W

R

R/W

SIRSR is a 16-bit register used to receive serial data. The data is fetched in MSB first SRxD pin in synchronization with the fall of the serial receive clock (SRCK), and is s SIRSR. The data length is set by the transmit/receive data length select bit (DL) in the corresponding serial control register (SICTR). If the DL bit is cleared to 0 (data length receive data is fetched to the lower 8 bits, and the upper 8 bits are cleared to 0. When to SIRSR is completed, the data contents are automatically transferred to the receive of

 $R/(W)^*$ 

operation completes.

#### 15.2.2 Receive Data Register (SIRDR)

Bit:	15	14	13		3	2	1
Initial value:	0	0	0	•••	0	0	0
R/W:	R	R	R		R	R	R

SIRDR is a 16-bit x 16-stage FIFO register that stores primary receive data. When prin transferred from SIRSR to SIRDR, the receive data register full flag (RDRF) is set in the status register (SISTR), based on the settings of RFWM3 to RFWM0 in SIFCR. If the interrupt enable flag (RIE) is set in SICTR, a receive-data-full interrupt (RDFI) request the interrupt controller (INTC) and the DMA controller (DMAC). When the flag is clear interrupt request signal is not generated. When SIRDR is read by the DMAC, the RDR cleared automatically if the value is less than or equal to the setting of bits RFWM3 to SIFCR. When SIRDR is reset, its status is empty. The status of SIRDR is also empty we value of the receive FIFO data registry reset bit (RFRST) in SIFCR is 1.

Note: Do not read from SIRDR when it contains no primary receive data (when the v receive data register data count bits 4 to 0 (R4 to R0) in the FIFO data count re (SIFDR) is 00000).

Rev. 2.00 Mar 09, 2006 page 640 of 906 REJ09B0292-0200

MSB-first or LSB-first order, based on the LM bit in SIFCR, in synchronization with edge of the serial transmit clock (STCK), and output from the serial transmit data STS transfer data length is set by the DL bit in SICTR. The transmit mode bit (TRMD) in

controls the LSB of the transmitted primary data or control data.

When the TRMD bit is cleared to 0 and the DL bit is cleared to 0 (8-bit data length), t bits in the transmit data register (SITDR) are output. When the DL bit is set to 1 (16-blength), all 16 bits in SITDR are output.

Setting the TRMD bit to 1 causes the LSB of the primary data to be output as 0. Performances to the transmit control data register (SITCDR) in this case, if the DL bit is clear causes the lower 8 bits in SITDR to be output, with the LSB as 1, after which the lower SITCDR are output. If the DL bit is set to 1, all 16 bits in SITDR are output, with the

When transmit primary data with a value less than or equal to the transmit FIFO water (TFWM3 to TFWM0) in SIFCR is transferred from SITDR to SITSR, the transmit datempty flag (TDRE) is set in SISTR. If output of the next primary data begins when the transmit primary data in SITDR is 0, an underrun error occurs, the transmit underrun (TERR) in SISTR is set, and an error interrupt request is sent to the INTC.

### 15.2.4 Transmit Data Register (SITDR)

after which all 16 bits in SITCDR are output.

Bit:	15	14	13	 3	2	1
Initial value:	0	0	0	 0	0	0
R/W:	W	W	W	 W	W	W

SITDR is a 16-bit x 16-stage FIFO register that stores primary transmit data. Data sho written to SITDR when the transmit data register empty flag (TDRE) is set to 1 in SIS is written to SITDR when TDRE is 0, a SITDR overflow may occur. When transmit p

Rev. 2.00 Mar 09, 2006 paç REJ0



Note: Do not write to SITDR when it is full of primary transmit data (when the value transmit data register data count bits 4 to 0 (T4 to T0) in SIFDR is 10000).

Data should be written to SITDR in the size specified by the setting of the DL to SICTR. Always set the TE bit to 1 before writing to this register.

13

0

12

0

11

0

10

**DMACE** 

0

9

**TCIE** 

0

# 15.2.5 Serial Control Register (SICTR)

15

0

14

0

Bit:

Initial value:

R/W:	R	R	R	R	R	R/W	R/W
Bit:	7	6	5	4	3	2	1
	_	TM	SE	DL	TIE	RIE	TE
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

SICTR is a 16-bit register used to set parameters for serial port control. SICTR is initia H'0000 by a reset.

When modifying bit 4, 5, 6, or 10 (DMACE, TM, SE, or DL), TE and RE (bit 1, 0) show cleared to 0 beforehand.

Bits 15 to 11—Reserved: These bits are always read as 0. The write value should always

Bit 10—DMAC Activation Enable (DMACE): Specifies whether the DMAC is activated interrupts triggered by the RDRF and TDRE bits in SISTR.

Set this bit to 1 if SIRCDR and SITCDR are used. This will cause interrupts triggered by RDRF and TDRE bits in SISTR to be processed by the DMAC and interrupts triggered RCD and TCD bits in SISTR to be processed by the CPU.

Rev. 2.00 Mar 09, 2006 page 642 of 906

REJ09B0292-0200



Bit 9—Transmit-Control-Data-Register-Empty Interrupt Enable (TCIE): Enables the control-data-register-empty interrupt. The initial value of this bit is 0.

Description

•	(
1	Transmit-control-data-register-empty interrupt enabled
Bit 8—Receive-0	Control-Data-Register-Full Interrupt Enable (RCIE): Enables the rece
data-register-full	interrupt. The initial value of this bit is 0.

Transmit-control-data-register-empty interrupt disabled

Description Bit 8: RCIE

pin. This bit does not affect reception.

Bit 9: TCIE

0

0	Receive-control-data-register-full interrupt disabled	
1	Receive-control-data-register-full interrupt enabled	
Bit 7—Reserve	d: This bit is always read as 0. The write value should always be 0	

Bit 6—Transfer Mode Control (TM): Specifies whether the transmission synchronization to be input from an external source or generated internally by the chip. When this flag the transmission synchronization signal is STS pin input. When this flag is set, the trasynchronization signal is generated by the chip, and is output to an external device fro

Bit 6: TM	Description
0	External signal input from STS pin is used as transmission start in (
1	Internal signal output from STS pin is used as transmission start i

zero). If TE remains set to 1 and data is written to SITDR, output of the sync sig

1 Note: If the transmit mode bit (TRMD) in SIFCR is set to 1, this bit must be cleared to If TM is set to 1 and SE is set to 1 (interval mode), output of the sync signal sto point at which bits T4 to T0 in SIFDR are cleared to 0 (data count of transmit date of the count of t

when the value of T4 to T0 in SIFDR becomes H'01 or above.

Rev. 2.00 Mar 09, 2006 pag REJ09



1	Interval mode: SRS and STS are used for all data transfers
Note:	If TRMD in SIFCR is set to 1, this bit must be cleared to 1.

te: If TRMD in SIFCR is set to 1, this bit must be cleared to 1.

When TM is cleared to 0 and SE is cleared to 0, after data is input SRS/STS one further should be input to SRS/STS between the start and completion of transmission/receiving (transmit FIFO empty/receive FIFO full).

(Ir

(Ir

(Ir

Bit 4—Transmit/Receive Data Length Select (DL): Specifies the serial I/O module's tr length. The initial value of this bit is 0, indicating an 8-bit data length. When an 8-bit d specified, the lower 8 bits in the receive shift register, receive data register, transmit shi transmit data register, receive control data register, and transmit control data register are

Bit 4: DL	Description
0	8-bit transfer data length
1	16-bit transfer data length

Bit 3—Transmit Interrupt Enable (TIE): Enables the transmit-data-empty interrupt. The value of this bit is 0.

Bit 3: TIE	Description	
0	Transmit interrupt disabled	
1	Transmit interrupt enabled	

Bit 2—Receive Interrupt Enable (RIE): Enables the receive-data-full interrupt. The init this bit is 0.

Bit 2: RIE	Description
0	Receive interrupt disabled
1	Receive interrupt enabled

Rev. 2.00 Mar 09, 2006 page 644 of 906 REJ09B0292-0200

0292-0200



Bit 0—Receive Enable (RE): Enables data reception.

Bit 0: RE	Description	
0	Reception disabled	(
1	Reception enabled	

#### 15.2.6 Serial Status Register (SISTR)

Bit:	15	14	•••	9	8		4	3	2	•
		_		TCD	RCD		_	TERR	RERR	TD
Initial value:	0	0	•••	1	0	•••	0	0	0	•
R/W:	R	R		R/(W)*	R/(W)*		R	R/(W)*	R/(W)*	R/(\

Note: \* Only 0 should be written, to clear the flag.

H'0002 by a reset. When the TFRST bit in SIFCR is set to 1, the TERR and TDRE bit initialized. When the RFRST bit in SIFCR is set to 1, the RERR and RDRF bits are all initialized.

SISTR is a 16-bit register that indicates the status of the serial I/O module. SISTR is i

Bits 15 to 4—Reserved: These bits are always read as 0. The write value should always

TO	CD is set to 1 in the following cases:
•	After data is transferred from SITCDR to SITSR
•	When the processor is reset

Bit 8—Receive Control Data Register Full (RCD): This flag indicates when SIRCDR i

Description

status.

Bit 8: RCD

underrun.

0	SIRCDR receive data is invalid (In RCD is cleared to 0 in the following cases:
	<ul> <li>When 0 is written to RCD after reading RCD = 1</li> </ul>
	When the processor is reset
1	SIRCDR transmit data is valid
	RCD is set to 1 in the following cases:
	<ul> <li>After control data has been received normally and data has be transferred from SIRSR to SIRCDR</li> </ul>

Bit 7 to 4—Reserved: This bit is always read as 0. The write value should always be 0. Bit 3—Transmit Underrun Error (TERR): Flag that indicates the occurrence of a transmit

Bit 3: TERR	Description
0	Transmission is in progress, or has ended normally (I
	[Clearing conditions]
	<ul> <li>When 0 is written to the TERR bit after reading TERR = 1</li> </ul>
	<ul> <li>When the TFRST bit in SIFCR is set to 1</li> </ul>
	<ul> <li>When the processor enters the reset state</li> </ul>
1	A transmit underrun error has occurred
	When the amount of primary transmit data in SITDR is 0 and of the second s
	• When the amount of primary transmit data in STIDK is 0 a

Rev. 2.00 Mar 09, 2006 page 646 of 906 REJ09B0292-0200



transferred from SITDR to SITSR using a transmit operation

	TELLICIS Sector in the following cases.
	<ul> <li>When the amount of primary receive data in SIRDR is 16 and primary data receive operation completes</li> </ul>
transferred from	Data Register Empty (TDRE): Flag that indicates that primary data has SITDR to SITSR and the amount of data inside SITDR is less than of 13 to TFWM0 in SIFCR.
Bit 1: TDRE	Description
0	Indicates that primary send data exceeding the transmit FIFO was setting has been written to SITDR
	TDRE is cleared to 0 in the following cases:
	<ul> <li>When primary send data exceeding the setting of the transmi watermark bits has been written to SITDR and 0 is written to reading TDRE = 1</li> </ul>
	<ul> <li>When the DMAC has written primary send data exceeding th the transmit FIFO watermark bits to SITDR</li> </ul>
1	Indicates that the amount of primary send data in SITDR is less t

to the transmit FIFO watermark setting TDRE is set to 1 in the following cases:

When the processor is reset

the transmit FIFO watermark setting

• When the TFRST bit in SIFCR is set to 1

A receive overrun error has occurred RERR is set to 1 in the following cases:

1

Rev. 2.00 Mar 09, 2006 pag

REJ09

• When the amount of primary send data in SITDR is less than

	<ul> <li>When the DMAC has read the received primary data in SIRDR point that the amount of remaining data is less than the receive watermark setting</li> </ul>
	<ul> <li>When the RFRST bit in SIFCR is set to 1</li> </ul>
	<ul> <li>When the processor is reset</li> </ul>
1	Indicates that the amount of primary receive data in SIRDR is great equal to the receive FIFO watermark setting

RDRF is set to 1 in the following cases:

to the receive FIFO watermark setting

setting and 0 is written to RDRF after reading RDRF = 1

When the received primary data stored in SIRDR is greater that

9 8

10

# 15.2.7 Receive Control Data Register (SIRCDR)

Bit: 15 14 13 12 11

Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	

SIRCDR is a register that stores receive control data. Received data is stored in SIRCD receive control data, synchronized with the timing used for transmission of transmit control data.

from SITCDR.

The RCD bit in SISTR is set at the same time as control data is being transferred from

SIRCDR. When the RCIE pin in SICTR is set, a receive-control-data-full interrupt requises sent to the INTC. No interrupt request signal is issued if the flag is cleared.

SIRCDR is initialized to H'0000 by a reset.

If the DL bit is cleared to 0 (data length 8 bits), the received control data is fetched to the bits, and the upper 8 bits are cleared to 0.

Rev. 2.00 Mar 09, 2006 page 648 of 906 REJ09B0292-0200

Data should be written to SITCDR when the TCD bit is set to 1 in SISTR (SITCDR to invalid). If data is written to SITCDR when TCD in SISTR is cleared to 0, the previous be overwritten. After writing transmit control data to SITCDR, 1 should be read from SISTR and then 0 written to it. This makes the transmit data in SITCDR valid and cautransmit control data to be transmitted.

After TRMD in SIFCR is set to 1 transmission starts, a read interrupt is issued to SITG goes high and primary data bit 0 is transmitted as 1. When STS next goes high the constored in SITCDR is transferred to SITSR. If the TCD bit is 0 at this point, and TCD to After this the control data previously transferred from SITCDR to SITSR is transmitted.

If the TRMD bit is cleared to 0, no control data is transmitted even if data is written to

If the TCD bit in SISTR is set to 1 and the TCIE bit in SICTR is set to 1, a transmit-compty interrupt (TDEI0) request is sent to the INTC. If the flag is cleared, this interrupt not generated.

The TCD bit in SISTR is set only by hardware.

SITCDR is initialized to H'0000 by a reset.

### 15.2.9 FIFO Control Register (SIFCR)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	_	_		_	TRMD	LM	RFR	TFR	RFWM	RFWM	RFWM	RFWM	TFWM	TFW
							ST	ST	3	2	1	0	3	2
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
$D\Lambda M$	D	D	D	D	$D\Lambda\Lambda$	$D\Lambda\Lambda$	$D\Lambda\Lambda$	$D\Lambda M$	$D\Lambda\Lambda I$	DΛ				

SIFCR is a register used to perform software resets and to make threshold settings fo

SIFCR is a register used to perform software resets and to make threshold settings for SITDR.

Rev. 2.00 Mar 09, 2006 pag REJ0



Bit 15 to 12—Reserved: These bits are always read as 0. The write value should always

Bit 11—Transfer Mode (TRMD): Controls the LSB (bit 0) for transmitted primary data control data.

BIT 11: TRIVID	Description
0	Value stored in SITDR is always transmitted as LSB of primary data (Ir
1	LSB of primary data is always transmitted as 0
	However, the LSB is 1 when the primary data immediately precede data

Note: If the TRMD bit is set to 1, in SICTR the TM bit (STS pin input) should be cleared SE bit (interval mode) set to 1, and the LM bit (transmit/receive MSB format) clear The sync signal output from the connected codec should be input to pins STS at The serial clock output from the connected codec should be input to pins STCK

receiving.

Bit 10	LM Description	Description		
0	MSB first for transmitting and receiving	(lı		
1	LSB first for transmitting and receiving			
Note:	This bit must be cleared to 0 if the TRMD bit is set to 1.			

SIRDR and resets it to empty status. Also initializes the RERR and RDRF bits in SIST

Bit 10—LSB/MSB First Select (LM): Used to select LSB first or MSB first for transmi

Bit 9—Receive FIFO Data Register Reset (RFRST): Invalidates the primary receive da

Note that SICTR is not initialized, so receiving continues if the RE bit is set to 1. Bit 9: RFRST Description

	_			
1		Reset enabled		
0	Reset disabled			

Rev. 2.00 Mar 09, 2006 page 650 of 906

Reset status persists while this bit is set to 1. Clear this bit to 0 to cancel reset Note:

REJ09B0292-0200 RENESAS



(Ir

Bit 7 to 4—Receive FIFO Watermark (RFWM3 to RFWM0): These bits are used to n

threshold settings, which are used to set the RDRF bit in SISTR. When the amount of primary receive data in SIRDR is equal to or greater than the was setting, as shown in the table below, the RDRF bit is set to 1.

Bit 7: RFWM3	Bit 6: RFWM2	Bit 5: RFWM1	Bit 4: RFWM0	Watermark s
0	0	0	0	1
			1	2
		1	0	3
			1	4
	1	0	0	5
			1	6
		1	0	7
			1	8
1	0	0	0	9
			1	10
		1	0	11
			1	12
	1	0	0	13
			1	14
		1	0	15
			1	16



	<del>-</del>	0	2	
			1	3
	1	0	0	4
			1	5
		1	0	6
			1	7
1	0	0	0	8
			1	9
		1	0	10
			1	11
	1	0	0	12
			1	13
		1	0	14
			1	15
•		•		

SIFDR is a register that indicates the amount of primary data stored in SIRDR and SI

The upper 8 bits indicate the amount of primary receive data stored in SIRDR, and the indicate the amount of primary transmit data stored in SITDR.

SIFDR is initialized to H'0000 by a reset. Also, it can be initialized to H'0000 by setting RFRST and TFRST of SIFCR to 1.

Bit 15 to 13—Reserved: These bits are always read as 0.

Bit 12 to 8—Receive Data Register Data Count Bits 4 to 0 (R4 to R0): These bits indiamount of primary receive data stored in SIRDR.

When the value of bits R4 to R0 is H'00 there is no primary receive data stored in SIR when the value is H'10 SIRDR is full. In addition to the initialized status mentioned at to R0 can be cleared to H'00 by reading all the primary receive data from SIRDR.

Bit 7 to 5—Reserved: These bits are always read as 0.

Bit 4 to 0—Transmit Data Register Data Count Bits 4 to 0 (T4 to T0): These bits indic

data.

amount of untransmitted primary data stored in SITDR. When the value of bits T4 to T0 is H'00 there is no primary transmit data waiting to be transmitted, and when the value is H'10 SITDR is full. In addition to the initialized stamentioned above, bits T4 to T0 can be cleared to H'00 by transmitting all the primary

REJ09

Set to 1 when an amou equal to or greater than bits RFWM3 to RFWM0 received

Synchronous internal clock SIRDR A[7:0] **SIRSR** Undefined A[7:6] A[7:1] A[7:0] **SRCK** SRS **SRXD** A[7] A[6] A[0] Invalid A[5]

Note: DL = 0: 8-bit data transfer

SE = 1: Synchronous transfer in start signal mode

LM = 0: MSB first

TRMD = 0: LSB of transmitted primary data is value in SITDR

Figure 15.2 Reception: Interval Transfer Mode/MSB First

Rev. 2.00 Mar 09, 2006 page 654 of 906

REJ09B0292-0200




Figure 15.3 Reception: Continuous Transfer Mode/MSB First

Rev. 2.00 Mar 09, 2006 pag

REJ09




Figure 15.4 Reception: Interval Transfer Mode/LSB First




Figure 15.5 Reception: Continuous Transfer Mode/LSB First

Rev. 2.00 Mar 09, 2006 page 656 of 906

REJ09B0292-0200






Figure 15.6 Transmission: Interval Transfer Mode (TM = 0 Mode)/MSB

STS STXD C[6] D[7] D[6] Note: TM = 0: STS is input DL = 0: 8-bit data transfer SE = 0: Asynchronous transfer, no start signal mode LM = 0: MSB first

TRMD = 0: LSB of transmitted primary data is value in SITDR

Figure 15.7 Transmission: Continuous Transfer Mode (TM = 0 Mode)/MSF




Figure 15.8 Transmission: Interval Transfer Mode (TM = 1 Mode)/MSB |

STS
STXD   C[7] \ C[6] \ C[5] \ \ C[0] \ D[7] \ D[6] \ \ C
Note: TM = 1: STS is output  DL = 0: 8-bit data transfer  SE = 0: Asynchronous transfer, no start signal mode
LM = 0: MSB first
TRMD = 0: LSB of transmitted primary data is value in SITDR

Figure 15.9 Transmission: Continuous Transfer Mode (TM = 1 Mode)/MS

Figure 15.10 shows interval transfer mode when TM is cleared to 0 in SICTR and wit

Figure 15.11 shows continuous transfer mode when TM is cleared to 0 in SICTR and first.

Figure 15.12 shows interval transfer mode when TM is set to 1 in SICTR and with LS

Figure 15.13 shows continuous transfer mode when TM is set to 1 in SICTR and with

Rev. 2.00 Mar 09, 2006 pag

REJ09

STS STXD C[1] Note: TM = 0: STS is input DL = 0: 8-bit data transfer SE = 1: Synchronous transfer in start signal mode LM = 1: LSB first

TRMD = 0: LSB of transmitted primary data is value in SITDR

Figure 15.10 Transmission: Interval Transfer Mode (TM = 0 Mode)/LSB




Figure 15.11 Transmission: Continuous Transfer Mode (TM = 0 Mode)/LSI





Figure 15.12 Transmission: Interval Transfer Mode (TM = 1 Mode)/LSB



Trivib = 0. 200 of transmitted primary data to value in orrest

## 15.3.3 Output when TRMD = 1 in SIFCR

Figure 15.14 shows output timing when TM is set to 1 in SIFTR.

Rev. 2.00 Mar 09, 2006 paç REJ0



Figure 15.13 Transmission: Continuous Transfer Mode (TM = 1 Mode)/LS




Figure 15.14 Transmission: TRMD = 1 Mode

Rev. 2.00 Mar 09, 2006 page 662 of 906 REJ09B0292-0200

RENESAS

An RDFI0 interrupt request is generated when the RDRF bit is set to 1 or the RCD bit SISTR.

The DMACE bit should be cleared to 0 in SICTR to have interrupts triggered by both bit and the RCD bit processed by the CPU. In this case the CPU should process interru reading SISTR and determining which bit triggered them.

Set the DMACE bit to 1 in SICTR to have interrupts triggered by the RDRF bit proce DMAC and interrupts triggered by the RCD bit processed by the CPU. In addition, the interrupts from SIOF should be set to a high level in order to activate the interrupt cor (INTC). This will cause interrupts triggered by the RDRF bit to be sent to the DMAC interrupts triggered by the RCD bit to be sent to the INTC. The data in SIRDR is read amount of primary data is less than the setting of bits RFWM3 to RFWM0 in SIFCR,

An TDEI0 interrupt request is generated when the TDRE bit is set to 1 or the TCD bit SISTR.

automatically cleared to 0. Interrupts triggered by the RCD bit cannot be processed by

The DMACE bit should be cleared to 0 in SICTR to have interrupts triggered by both bit and the TCD bit processed by the CPU. In this case the CPU should process interru reading SISTR and determining which bit triggered them.

Set the DMACE bit to 1 in SICTR to have interrupts triggered by the TDRE bit proce

DMAC and interrupts triggered by the TCD bit processed by the CPU. In addition, the interrupts from SIOF should be set to a high level in order to activate the INTC. This interrupts triggered by the TDRE bit to be sent to the DMAC and interrupts triggered bit to be sent to the INTC. The DMAC writes data to SIRDR and if the amount of prin equal to or greater than the setting of bits TFWM3 to TFWM0 in SIFCR, TDRE is au cleared to 0. Interrupts triggered by the TCD bit cannot be processed by the DMAC.

When the RERR bit is set to 1 in SISTR, an RERIO interrupt request is generated.

When the TERR bit is set to 1 in SISTR, a TERIO interrupt request is generated.

Rev. 2.00 Mar 09, 2006 pag



ו וכוו	receive data register full (RDRI )	i Ossibic
	Receive Control Data Register Full (RCD)	
TDEI0	Transmit data register empty (TDRE)/	Possible*
	Transmit Control Data Register Empty (TCD)	
Note: * The interru	pt sources that can activate the DMAC are rece	eive data full (RDRF) a

data empty (TDRE). It is not possible for receive control data full (RCD) or transmit control data empt activate the DMAC. The DMAC should be used to process RDRF and TDRE interrupts when using SIF

SITCDR, and the DMACE bit must be set to 1 in SICTR when using the CPU to pr and TCD interrupts. The DMACE bit should be cleared to 0 in SICTR if neither SIRCDR nor SITCDR is

both RDRF and TDRE interrupts as well as RCD and TCD interrupts are to be pro the CPU.

Rev. 2.00 Mar 09, 2006 page 664 of 906

#### 16.1.1 Features

The serial I/O has the following features:

- Full-duplex operation
  - Independent transmit/receive registers and independent transmit/receive clocks
- Double-buffered transmit/receive ports
   Continuous data transmission/reception possible
- Interval transfer mode and continuous transfer mode
- Memory-mapped receive register, transmit register, control register, and status reg
  With the exception of SIRSR and SITSR, these registers are memory-mapped and
  accessed by a MOV instruction.

generated during data transfer by setting the receive interrupt request flag and tran

• Choice of 8- or 16-bit data length

interrupt request flag.

- Data transfer communication by means of polling or interrupts
   Data transfer can be monitored by polling the receive data register full flag (RDRI transmit data register empty flag (TDRE) in the serial status register. Interrupt required
- MSB-first transfer between SIO and data I/O

Figure 16.1 shows a block diagram of the serial I/O.

Rev. 2.00 Mar 09, 2006 pag REJ09




Figure 16.1 SIO Block Diagram

Rev. 2.00 Mar 09, 2006 page 666 of 906

REJ09B0292-0200

RENESAS

	Serial transmission synchro- nization input/output pin	STS1	I/O
2	Serial receive data input pin	SRxD2	Input
	Serial receive clock input pin	SRCK2	Input
	Serial reception synchronization input pin	SRS2	Input
	Serial transmit data output pin	STxD2	Output
	Serial transmit clock input pin	STCK2	Input
	Serial transmission synchronization input/output pin	STS2	I/O
Note:	In a reset, all pins are initialized to the	high-impeda	ance state.

Serial transmit data output pin

Serial transmit clock input pin

input pin

STxD1

STCK1

Output

Input

Rev. 2.00 Mar 09, 2006 pag

REJ09

ochai reception

synchronization

Serial data outp

Serial transmit of

Serial transmiss nization input/ou

Serial data inpu

Serial receive cl

Serial reception synchronization

Serial data outp Serial transmit of

Serial transmiss nization input/ou

	Transmit shift register 2	SITSR2	_	_	_
	Transmit data register 2	SITDR2	R/W	H'0000	H'FFFF
	Serial control register 2	SICTR2	R/W	H'0000	H'FFFF
	Serial status register 2	SISTR2	R/(W)*	H'0002	H'FFFF
Note: * On	ly 0 should be written, to o	lear flags (aft	ter reading	g 1 from th	e flag).

Receive shift register 1

Receive data register 1

Transmit shift register 1

Transmit data register 1

Serial control register 1

Serial status register 1

Receive shift register 2

Receive data register 2

SIRSR1

SIRDR1

SITSR1

SITDR1

SICTR1

SISTR1

SIRSR2

SIRDR2

R

R/W

R/W

R

R/(W)\*

H'0000

H'0000

H'0000

H'0002

H'0000

H'FFFFC10 8,

H'FFFFFC12 8,

H'FFFFC14 8,

H'FFFFFC16 8,

H'FFFFC20 8,

H'FFFFC22 8,

H'FFFFFC24 8,

H'FFFFC26 8,

1

2

Rev. 2.00 Mar 09, 2006 page 668 of 906

REJ09B0292-0200

SRxD pin in synchronization with the fall of the serial receive clock (SRCK), and is s SIRSR. The data length is set by the transmit/receive data length select bit (DL) in the corresponding serial control register (SICTR). When data transfer to SIRSR is complete contents are automatically transferred to the receive data register (SIRDR), and the register full flag (RDRF) is set in the serial status register (SISTR).

If the next data word input operation ends before the RDRF flag is cleared, an overrun occurs, the receive overrun error flag (RERR) is set in SISTR, and an overrun error sign to the interrupt controller (INTC). The data in SIRSR overwrites the data in SIRDR.

### 16.2.2 Receive Data Register (SIRDR)

Bit:	15	14	13		3	2	
Initial value:	0	0	0	•••	0	0	
R/W:	R	R	R		R	R	

SIRDR is a 16-bit register that stores serial receive data. When data is transferred from SIRDR, the receive data register full flag (RDRF) is set in the serial status register (SI receive interrupt enable flag (RIE) is set in SICTR, a receive-data-full interrupt (RDF) sent to the interrupt controller (INTC) and the DMA controller (DMAC). When the flat this interrupt request signal is not generated. When SIRDR is read by the DMAC, the is cleared automatically. SIRDR is initialized to H'0000 by a reset.

0 R output from the STxD pin. The transfer data length is set by the transmit/receive data le bit (DL) in the serial control register (SICTR). When the DL bit is cleared to 0 (8-bit data the lower 8 bits of SITDR are output. When the serial transmission synchronization sig goes high, or the last data transmission ends without the synchronization enable (SE) b in SICTR, the contents of the transmit data register (SITDR) are transferred to SITSR, TDRE is 0, TDRE is then set. If output of the next data begins before TDRE is cleared, error occurs, the transmit overrun error flag (TERR) is set in SISTR, and a transmit overinterrupt request is sent to the INTC.

MSB-first order in synchronization with the rising edge of the serial transmit clock (ST

## 16.2.4 Transmit Data Register (SITDR)

Bit:	15	14	13		3	2	1
Initial value:	0	0	0	•••	0	0	0
R/W:	R/W	R/W	R/W		R/W	R/W	R/W

SITDR is a 16-bit register that stores serial transmit data. Data should be written to SIT the transmit data register empty flag (TDRE) is set to 1 in SISTR. If data is written to S when TDRE is 0, the previous data will be overwritten. When STS goes high or data or transmit shift register SITSR ends with the SE bit cleared to 0 in SICTR, the data in SI automatically transferred to SITSR, and if TDRE is 0, TDRE is then set. If the transmit enable flag (TIE) is set, a transmit-data-empty interrupt (TDEI) request is sent to the INDMAC. When TIE is cleared, this interrupt request is not generated. When the DMAC SITDR, the TDRE flag is cleared automatically. The TDRE flag is set only by hardwar

initialized to H'0000 by a reset.

SICTR is a 16-bit register used to set parameters for serial port control. SICTR is initial H'0000 by a reset.
When modifying bit 4, 5, or 6 (TM, SE, or DL), TE and RE should be cleared to 0 be:

SE

0

R/W

DL

0

R/W

TIE

0

R/W

RIE

0

R/W

TE

0

R/W

Initial value:

R/W:

Bits 15 to 7—Reserved: These bits are always read as 0. The write value should always Bit 6—Transfer Mode Control (TM): Specifies whether the transmission synchronization

to be input from an external source or generated internally by the chip. When this flag the transmission synchronization signal is STS pin input. When this flag is set, the trasynchronization signal is generated by the chip, and is output to an external device fro pin. This bit does not affect reception.

TM

0

R/W

0

R

Bit 6: TM	Description
0	External signal input from STS pin is used as transmission start in (
1	Internal signal output from STS pin is used as transmission start i

Bit 5—Synchronization Signal Enable (SE): Specifies whether the synchronization signal be used for all serial data transfers, or only for the first transfer.

first data transfer, and are not required for subsequent transfers. When this bit is set to synchronization signals are necessary for all data transfers. Bit 5: SE Description

When this bit is cleared to 0, the synchronization signals (SRS and STS) are necessary

0	Continuous mode: SRS and STS are used only for the first data t
1	Interval mode: SRS and STS are used for all data transfers



Rev. 2.00 Mar 09, 2006 pag REJ09 Bit 3—Transmit Interrupt Enable (TIE): Enables the transmit-data-empty interrupt. The value of this bit is 0.

0	Transmit interrupt disabled (
1	Transmit interrupt enabled
Bit 2—Rec	eive Interrupt Enable (RIE): Enables the receive-data-full interrupt. The in

this bit is 0.

Description

(

Bit 1—Transmit Enable (TE): Enables data transmission. When this flag is cleared, the STCK, and STS pins go to the high-impedance state.

Bit 3: TIE

Bit 1: TE	Description
0	Transmission disabled: STxD, STCK, and STS pins go to high-imp
	state (I

Transmission enabled

and SRS pins go to the high-impedance state.

Bit 0: RE	Description
0	Reception disabled: SRxD, SRCK, and SRS pins go to high-impe
1	Reception enabled

Bit 0—Receive Enable (RE): Enables data reception. When this flag is cleared, the SR:

Rev. 2.00 Mar 09, 2006 page 672 of 906 REJ09B0292-0200



SISTR is a 16-bit register that indicates the status of the serial I/O module. SISTR is i H'0002 by a reset.

Description

Description

Bit 3: TERR

Bit 2: RERR

Bits 15 to 4—Reserved: These bits are always read as 0. The write value should always Bit 3—Transmit Underrun Error (TERR): Flag that indicates the occurrence of a transunderrun.

Transmission is in progress, or has ended normally

	[Clearing conditions]			
	<ul> <li>When 0 is written to the TERR bit after reading TERR = 1</li> </ul>			
	<ul> <li>When the processor enters the reset state</li> </ul>			
1	A transmit underrun error has occurred			
	TERR is set to 1 if data transmission is started while TDRE =			
Bit 2—R	eceive Overrun Error (RERR): Flag that indicates the occurrence of a receiv			

	[Clearing conditions]
	When 0 is written to the RERR bit after reading RERR
	<ul> <li>When the processor enters the reset state</li> </ul>
1	A receive overrun error has occurred

Reception is in progress, or has ended normally



RERR is set to 1 if data reception ends while RDRF = 1

= 1

	When data is transferred from SITDR to SITSR	
	When the TE bit is cleared to 0 in the serial control regist	ter (SI
	<ul> <li>When the processor enters the reset state</li> </ul>	
Bit 0—Receive Da	ata Register Full (RDRF): Flag that indicates that SIRDR received	ve data
Bit 0: RDRF	Description	
Bit 0: RDRF	Description SIRDR receive data is invalid	(Ir
		(Ir
	SIRDR receive data is invalid	(Ir
	SIRDR receive data is invalid [Clearing conditions]	(Ir

When the processor enters the reset state

RDRF is set to 1 when serial data reception ends normally and the

SIRDR receive data is valid

transferred from SIRSR to SIRDR

(Ir

SITDR transmit data is invalid

TDRE is set to 1 in the following cases:

Rev. 2.00 Mar 09, 2006 page 674 of 906 REJ09B0292-0200

1

1

RENESAS




Figure 16.2 Reception: Interval Transfer Mode




Figure 16.3 Reception: Continuous Transfer Mode

Rev. 2.00 Mar 09, 2006 pag REJ09



Figure 16.7 shows continuous transfer mode (SE cleared to 0 in SICTR) when TM is se SICTR.





Figure 16.4 Transmission: Interval Transfer Mode (TM = 0 Mode)

Rev. 2.00 Mar 09, 2006 page 676 of 906


REJ09B0292-0200





SE = 0: Asynchronous transfer, no start signal mode

Figure 16.5 Transmission: Continuous Transfer Mode (TM = 0 Mode



DL = 0: 8-bit data transfer SE = 1: Synchronous transfer in start signal mode

Figure 16.6 Transmission: Interval Transfer Mode (TM = 1 Mode)

STCK - Y Y Y Y Y Y Y	Ý
STS	1
STxD   C[7]   C[6]   C[5]   C[0]   D[7]   D[6]	}
Notes: TM = 1: STS is output  DL = 0: 8-bit data transfer  SE = 0: Asynchronous transfer, no start signal mode	

Figure 16.7 Transmission: Continuous Transfer Mode (TM = 1 Mode)

Rev. 2.00 Mar 09, 2006 page 678 of 906 REJ09B0292-0200

RENESAS

the DMA controller (DMAC) to read the data in SIRDR. RDRF is cleared to 0 automathe DMAC reads data from SIRDR.

A TDEI interrupt request is generated when the TDRE bit is set to 1 in SISTR. TDEI the DMAC to write the next data to SITDR. TDRE is cleared to 0 automatically when writes data to SITDR.

When TDEI and RDFI interrupt requests are handled by the DMAC, and not by the ir controller, a low priority level should be given to interrupts from the SIO to prevent the controller from operating.

When the RERR bit is set to 1 in SISTR, an RERI interrupt request is generated.

When the TERR bit is set to 1 in SISTR, a TERI interrupt request is generated.

Channel interrupt priority levels are set by means of the IRPE register, as described in Interrupt Controller (INTC).

## **Table 16.3 SIO Interrupt Sources**

Interrupt Source	Description	DMAC Activation
RERI	Receive overrun error (RERR)	Not possible
TERI	Transmit underrun error (TERR)	Not possible
RDFI	Receive data register full (RDRF)	Possible
TDEI	Transmit data register empty (TDRE)	Possible

Rev. 2.00 Mar 09, 2006 page 680 of 906 REJ09B0292-0200

RENESAS

### The TPU has the following features:

- Maximum 8-pulse input/output
- A total of eight timer general registers (TGRs) are provided (four for channel 0 an for channels 1, and 2).
  - Each register can be set independently as an output compare/input capture regi
  - TGRC and TGRD for channel 0 can be used as buffer registers
- Choice of seven or eight counter input clocks for each channel
- The following operations can be set for each channel:
  - Waveform output by compare match: Selection of 0, 1, or toggle output
  - Input capture function: Choice of rising edge, falling edge, or both edge detect
  - Counter clear operation: Counter clearing possible by compare match or input — Synchronous operation: Multiple timer counters (TCNT) can be written to sim
  - simultaneous clearing by compare match and input capture possible register simultaneous input/output possible by counter synchronous operation
  - PWM mode: Any PWM output duty can be set maximum of 7-phase PWM ou by combination with synchronous operation
- Buffer operation settable for channel 0
  - Input capture register double-buffering possible
  - Automatic rewriting of output compare register possible
- Phase counting mode settable independently for each of channels 1, and 2
  - Two-phase encoder pulse up/down-count possible
- Fast access via internal 16-bit bus
  - Fast access is possible via a 16-bit bus interface
- 13 interrupt sources
  - For channel 0 four compare match/input capture dual-function interrupts and o interrupt can be requested independently

Rev. 2.00 Mar 09, 2006 pag



Item		Channel 0	Channel 1	Channel 2
Count clock		Ρφ/1	Ρφ/1	Рф/1
		Po/4	P\u00f6/4	Ρφ/4
		Ρφ/16	P	Ρφ/16
		Ρφ/64	Pø/64	Ρφ/64
		TCLKA	Pφ/256	Ρφ/1024
		TCLKB	TCLKA	TCLKA
		TCLKC	TCLKB	TCLKB
		TCLKD		TCLKC
General re	gisters	TGR0A	TGR1A	TGR2A
		TGR0B	TGR1B	TGR2B
General re		TGR0C	_	_
buffer regis	sters	TGR0D		
I/O pins		TIOCA0	TIOCA1	TIOCA2
		TIOCB0	TIOCB1	TIOCB2
		TIOCC0		
		TIOCD0		
Counter cl	ear	TGR compare match or	TGR compare match or	TGR compare
function		input capture	input capture	input capture
Compare	0 output	0	0	0
match	1 output	0	0	0
output	Toggle output	0	0	0
Input capture function		0	0	0
Synchronous		0	0	0
operation	Jus	0	0	0
PWM mod	е	0	0	0
Phase cou mode	inting	_	0	0

— : Not possible

Buffer operation Notes: O : Possible

Rev. 2.00 Mar 09, 2006 page 682 of 906 REJ09B0292-0200 RENESAS

• Compare match of • Overnow input capture 0C Underflow • Compare match or input capture 0D Overflow

Note: — : Not possible

Rev. 2.00 Mar 09, 2006 pag REJ09 RENESAS

• Overnow

• Underflo




Figure 17.1 TPU Block Diagram

Rev. 2.00 Mar 09, 2006 page 684 of 906

REJ09B0292-0200



	compare match C0		
	Input capture/output compare match D0	TIOCD0	I/O
1	Input capture/output compare match A1	TIOCA1	I/O
	Input capture/output compare match B1	TIOCB1	I/O
2	Input capture/output compare match A2	TIOCA2	I/O
	Input capture/output compare match B2	TIOCB2	I/O
	<u> </u>		

Clock input B

Clock input C

Clock input D

Input capture/output

Input capture/output

Input capture/output

compare match B0

compare match A0

0

**TCLKB** 

**TCLKC** 

**TCLKD** 

TIOCA0

TIOCB0

TIOCC0

phase input)

phase input)

phase input)

phase input)

External clock B input pii (Channel 1 phase counti

External clock C input pil (Channel 2 phase counti

External clock D input pil (Channel 2 phase counti

TGR0A input capture inp

compare output/PWM ou

TGR0B input capture inp

compare output/PWM ou

TGR0C input capture inp

compare output/PWM out

Rev. 2.00 Mar 09, 2006 pag

REJ09

Input

Input

Input

I/O

I/O

I/O

RENESAS

	Timer interrupt enable register 0	TIER0	R/W	
	Timer status register 0	TSR0	R/(W)*	
	Timer counter 0	TCNT0	R/W	
	Timer general register 0A	TGR0A	R/W	
	Timer general register 0B	TGR0B	R/W	
	Timer general register 0C	TGR0C	R/W	
	Timer general register 0D	TGR0D	R/W	
1	Timer control register 1	TCR1	R/W	
	Timer mode register 1	TMDR1	R/W	
	Timer I/O control register 1	TIOR1	R/W	
	Timer interrupt enable register 1	TIER1	R/W	
	Timer status register 1	TSR1	R/(W)*	
	Timer counter 1	TCNT1	R/W	
	Timer general register 1A	TGR1A	R/W	
	Timer general register 1B	TGR1B	R/W	

Timer mode register 0 TMDR0

TIOR0H

TIOR0L

Timer I/O control

register 0H
Timer I/O control

register 0L

R/W

R/W

R/W

H'C0

H'00

H'00

H'40

H'C0

H'0000

**H'FFFF** 

**H'FFFF** 

**H'FFFF** 

**H'FFFF** 

H'00

H'C0

H'00

H'40

H'C0

H'0000

**H'FFFF** 

**H'FFFF** 

H'FFFFFC51

H'FFFFC52

H'FFFFC53

H'FFFFFC54

H'FFFFC55

H'FFFFFC56

H'FFFFC58

H'FFFFFC5A

H'FFFFC5C

H'FFFFC5E

H'FFFFC60

H'FFFFFC61

H'FFFFC62

H'FFFFFC64

H'FFFFC65

H'FFFFFC66

H'FFFFFC68

H'FFFFFC6A

	_								
Timer sy	nchro regi	ster TS	YR	R/W	H'00	H'FFFFF	C41		
Note: *Only 0 can b	Note: * Only 0 can be written, to clear the flags.								
17.2 Register Descriptions									
17.2.1 Timer Co	ontrol Reg	gister (TC	CR)						
Channel 0: TCR0									
Bit:	7	6	5	4	3	2	1		
	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPS		
Initial value:	0	0	0	0	0	0	0		
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	RΛ		
Channel 1: TCR1	Channel 1: TCR1								
Channel 2: TCR2									
Bit:	7	6	5	4	3	2	1		

CCLR1

0

R/W

0

R

CCLR0

0

R/W

TSR2

TCNT2

TGR2A

TGR2B

**TSTR** 

 $R/(W)^*$ 

R/W

R/W

R/W

R/W

H'C0

H'0000

H'FFFF

**H'FFFF** 

H'00

H'FFFFC75

H'FFFFC76

H'FFFFFC78

H'FFFFFC7A

H'FFFFC40

Timer status register 2

Timer general register

Timer general register

Timer start register

Timer counter 2

2A

Initial value:

R/W:

ΑII

CKEG1

0

R/W

CKEG0

0

R/W

TPSC2

0

R/W



Rev. 2.00 Mar 09, 2006 pag REJ09

1 TPS 0 R/W

0

R/W

TPS



		•	•	•	
				1	TCNT cleared by TGRC compare ma capture*2
			1	0	TCNT cleared by TGRD compare ma capture*2
				1	TCNT cleared by counter clearing for channel performing synchronous clearing/synchronous operation*1
Chann	el	Bit 7: Reserved*	Bit 6:	Bit 5: CCLR0	Description
1, 2		0	0	0	TCNT clearing disabled (
				1	TCNT cleared by TGRA compare ma capture
			1	0	TCNT cleared by TGRB compare ma capture
				1	TCNT cleared by counter clearing for channel performing synchronous cleasynchronous operation*1
Notes:	1.	Synchronous	s operation s	etting is perf	formed by setting the SYNC bit in TSYF

Channel

0

CCLR2

0

1

CCLR1

0

1

0

CCLRO

0

1

0

1

0

Description

capture

capture

TCNT clearing disabled

TCNT clearing disabled

TCNT cleared by TGRA compare ma

TCNT cleared by TGRB compare ma

TCNT cleared by counter clearing for channel performing synchronous clearing/synchronous operation\*1

RENESAS

buffer register setting has priority, and compare match/input capture does no 3. Bit 7 is reserved in channels 1 and 2. It is always read as 0. The write value s

always be 0.

REJ09B0292-0200

Rev. 2.00 Mar 09, 2006 page 688 of 906

1 —	Count at both edges
-----	---------------------

Bits 2 to 0—Time Prescaler 2 to 0 (TPSC2 to TPSC0): These bits select the TCNT co

Note: Internal clock edge selection is valid when the input clock is Pφ/4 or slower. If F selected for the input clock, this setting is ignored and a rising-edge count is se

Bits 2 to 0—Time Prescaler 2 to 0 (TPSC2 to TPSC0): These bits select the TCNT co The clock source can be selected independently for each channel. Table 17.4 shows the sources that can be set for each channel.

**Table 17.4 TPU Clock Sources** 

Internal Clock							Extern	al Clo	
Channel	Рф/1	Рф/4	Рф/16	Рф/64	Ρφ/256	Ρφ/1024	TCLKA	TCLKB	TCL
0	0	0	0	0			0	0	0
1	0	0	0	0	0		0	0	
2	0	0	0	0		0	0	0	0
Notes: O:	Settin	g							

Blank: No setting

Channel	Bit 2: TPSC2	Bit 1: TPSC1	Bit 0: TPSC0	Description
0	0	0	0	Internal clock: counts on Pφ/1
			1	Internal clock: counts on Pφ/4
		1	0	Internal clock: counts on Pφ/16
			1	Internal clock: counts on Pφ/64
	1	0	0	External clock: counts on TCLKA pir
			1	External clock: counts on TCLKB pir
		1	0	External clock: counts on TCLKC pi

1

RENESAS

Rev. 2.00 Mar 09, 2006 pag REJ09

External clock: counts on TCLKD pi

Note: This setting is ignored when channel 1 is in phase counting mode.					
Channel	Bit 2: TPSC2	Bit 1: TPSC1	Bit 0: TPSC0	Description	
2	0	0	0	Internal clock: counts on P <sub>0</sub> /1	
			1	Internal clock: counts on Pφ/4	
		1	0	Internal clock: counts on Po/16	
			1	Internal clock: counts on Pφ/64	
	1	0	0	External clock: counts on TCLKA pin	
			1	External clock: counts on TCLKB pin	
		1	0	External clock: counts on TCLKC pin	

1

6

1

R

5

**BFB** 

0

R/W

5

0

R

0 1

This setting is ignored when channel 2 is in phase counting mode.

1

#### 17.2.2 **Timer Mode Register (TMDR)**

7

1

R

Bit:

R/W:

# Channel 0: TMDR0

Channel 1: TMDR1

Initial value:

Channel 2: TMDR2				
Bit:	7	6		
		_		
Initial value:	1	1		
R/W:	R	R		

)6			

4

**BFA** 

0

R/W

4

0

R

Internal clock: counts on Po/256

Internal clock: counts on Po/1024

3

MD3

0

R/W

3

MD3

0

R/W

2

MD2

0

R/W

2

MD2

0

R/W

1

MD1

0

R/W

1

MD1

0

R/W

Setting prohibited

RENESAS

REJ09B0292-0200

Rev. 2.00 Mar 09, 2006 page 690 of 90

TGRB and TGRD are to be used together for buffer operation. When TGRD is used a register, TGRD input capture/output compare is not generated.

In channels 1 and 2, which have no TGRD, bit 5 is reserved. It is always read as 0 and modified.

Bit 5: BFB	Description	
0	TGRB operates normally	
1	TGRB and TGRD used together for buffer operation	
•		

Bit 4—Buffer Operation A (BFA): Specifies whether TGRA is to operate in the norm TGRA and TGRC are to be used together for buffer operation. When TGRC is used a register, TGRC input capture/output compare is not generated.

In channels 1 and 2, which have no TGRC, bit 4 is reserved. It is always read as 0 and modified.

Bit 4: BFA	Description
0	TGRA operates normally
1	TGRA and TGRC used together for buffer operation

Rev. 2.00 Mar 09, 2006 pag

REJ09

			1	Phase counting mode 2
		1	0	Phase counting mode 3
			1	Phase counting mode 4
	*	*	*	<del>-</del>
lotes:	1. MD3	is a rese	rved bit. In	a write, it should always be written with 0.

Phase counting mode 1

2

IOA2

0

R/W

2

IOC2

0

IOA1

0

R/W

1

IOC1

0

3

IOA3

0

R/W

3

IOC3

0

6

IOB2

0

R/W

6

IOD2

0

2. Phase counting mode cannot be set for channel 0. In this case, 0 should alw written to MD2.

5

IOB1

0

R/W

5

IOD1

0

4

IOB0

0

R/W

4

IOD0

0

#### Timer I/O Control Register (TIOR) 17.2.3

7

IOB3

0

R/W

7

IOD3

0

Channel 0: TIOR0H **Channel 1: TIOR1** 

1

0

0

Channel 2:	TIOR2
	Bit:

Initial value:

Initial value:

	R/W:

Cha	nnel	0:	TIO	R0L

	Bit:

	F	R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Note:				designate		er operation	on, this se	tting is inv	alid ar

Rev. 2.00 Mar 09, 2006 page 692 of 906

REJ09B0292-0200



Bits 7 to 4— I/O Control B3 to B0 (IOB3 to IOB0)
I/O Control D3 to D0 (IOD3 to IOD0):
Bits IOB3 to IOB0 specify the function of TGRB.

Bits IOD3 to IOD0 specify the function of TGRD.

1

#### TIOR0H

Channel	Bit 7: IOB3	Bit 6: IOB2	Bit 5: IOB1	Bit 4: IOB0	Description	on	
0	0	0	0	0	TGR0B is	Output disabled	
				1	compare outputregisterOutput disable	Initial output is 0	0 output at comp
			1	0		output	1 output at comp
				1			Toggle output at match
		1	0	0		Output disabled	
				1		Initial output is 1	0 output at comp
			1	0		output	1 output at comp
				1			Toggle output at match
	1	0	0	0		Capture input	Input capture at
				1			Input capture at
			1	*		LIOCRO biu	Input capture at
					-, 09:0(0)	·	

Setting prohibited

	1	0	0
			1
		1	0
			1
1	0	0	0
			1
		1	*
	1	*	*

TGR0D is	Capture input	Input capture at ris
input	source is	Input capture at fa
−capture _register <sup>*1</sup>	TIOCD0 pin	Input capture at be
5		

0 output at compa

1 output at compa

match

Output disabled
Initial output is 1

Setting prohibited

output

Note: 1. When the BFB bit in TMDR0 is set to 1 and TGR0D is used as a buffer regis setting is invalid and input capture/output compare is not generated.

REJ09B0292-0200

Rev. 2.00 Mar 09, 2006 page 694 of 906

TIOR2						
Channel	Bit 7: IOB3	Bit 6: IOB2	Bit 5: IOB1	Bit 4: IOB0	Description	on
2	0	0	0	0	TGR2B is	Output disabled
				1	output -compare ₋register	Initial output is 0
			1	0		output
				1		
		1	0	0	_	Output disabled
				1	_	Initial output is 1 output
			1	0	_	
				1	_	
	1	*	0	0	TGR2B is	Capture input
				1	input capture register	source is TIOCB2 pin
			1	*		

1

0

1

1

0

1

0

1

0 1

0

1

0

1

\*

input

capture

register



Output disabled

Initial output is 1

output

TGR1B is Capture input

source is

TIOCB1 pin

Setting prohibited

0 output at comp

1 output at comp

Toggle output at

Input capture at

Input capture at

Input capture at

0 output at comp 1 output at comp Toggle output at

0 output at comp 1 output at comp Toggle output at

Input capture at

Input capture at

Input capture at

match

match

match

1 0 0 TGR0A is Capture input input source is TIOCA0 pin register  1 * * * Setting prohibited					Initial output is 1	
1 0 0 0 TGR0A is Capture input input source is  to appear TIOCA0 pin register		1	0	<del></del>	output	
input source is  a register			1			
t capture TIOCA0 pin	0	0	0	TGR0A is	Capture input	_
1 * register			1	input		
		1	*	-	TIOCA0 pin	
	1	*	*	register	Setting prohibited	
			1	0 0 0 1 1 *	0 0 0 TGR0A is  1 input  1 * capture  register	0 0 0 TGR0A is Capture input input source is  1 * capture TIOCA0 pin register

0

0

0

0

1

0

1

0

1

output

compare

register

TGR0A is Output disabled

output

Initial output is 0

(

0 output at compa

1 output at compa

Toggle output at o

0 output at compa 1 output at compa Toggle output at o

Input capture at ri

Input capture at fa

Input capture at b

match

match

Rev. 2.00 Mar 09, 2006 page 696 of 906

	1	0	0
			1
		1	0
			1
1	0	0	0
			1
		1	*
	1	*	*

TGR0C is Capture input Input capture at source is Input capture at TIOCC0 pin register\*1 Input capture at Setting prohibited

Output disabled

Initial output is 1

output

match

match

0 output at comp

1 output at comp Toggle output at

Note: 1. When the BFA bit in TMDR0 is set to 1 and TGR0C is used as a buffer regi setting is invalid and input capture/output compare is not generated.

input

capture

Rev. 2.00 Mar 09, 2006 pag

REJ09

						•
			1	0	_	output
				1	_	
	1	0	0	0	TGR1A is	Capture input
				1	input	source is
			1	*	−capture _register	TIOCA1 pin
		1	*	*		Setting prohibited
TIOR2						
01			Bit 1:		Danadadi	
Channel	IOA3	IOA2	IOA1	IOA0	Description	
2	0	0	0	0	TGR2A is	Output disabled
				1	output	Initial output is 0
			1		output compare	
			1	1	output	Initial output is 0
			1	1 0	output compare	Initial output is 0
		1	1	1 0	output compare	Initial output is 0
		1		1 0 1	output compare	Initial output is 0 output  Output disabled Initial output is 1
		1		1 0 1	output compare	Initial output is 0 output  Output disabled
		1	0	1 0 1 0 1	output compare	Initial output is 0 output  Output disabled Initial output is 1
		1	0	1 0 1 0 1 0	output compare	Initial output is 0 output  Output disabled Initial output is 1
	1	1	0	1 0 1 0 1 0	output -compare -register -	Output disabled Initial output is 1 output Capture input
	1		0 1	1 0 1 0 1 0 1 0 1	output -compare -register TGR2A is	Output disabled Initial output is 1 output Capture input source is
	1		0 1	1 0 1 0 1 0 1 0 1	output -compare -register -	Output disabled Initial output is 1 output Capture input

1

0

0 1

Output disabled

Initial output is 1

0 output at compa

1 output at compa Toggle output at o

Input capture at ri

Input capture at fa

Input capture at b

0 output at compa 1 output at compa Toggle output at o

0 output at compa 1 output at compa Toggle output at o

Input capture at ri

Input capture at fa

Input capture at b

match

match

match

Rev. 2.00 Mar 09, 2006 page 698 of 906

REJ09B0292-0200

# Channel 1: TIER1 Channel 2: TIER2

0

Bit:	7
Initial value:	0

R/W: R R R/W R/W R R R/W

5

**TCIEU** 

0

6

1

4

**TCIEV** 

0

3

0

2

0

1

0

**TGIE** 

each channel. The TPU has three TIER registers, one for each channel. The TIER registers initialized to H'40 by a reset.

The TIER registers are 8-bit registers that control enabling or disabling of interrupt re

Bit 7—Reserved: This bit is always read as 0. The write value should always be 0.

Bit 6—Reserved: This bit is always read as 1. The write value should always be 1.

Bit 5—Underflow Interrupt Enable (TCIEU): Enables or disables interrupt requests (T

Interrupt requests (TCIU) by TCFU disabled

TCFU flag when the TCFU flag in TSR is set to 1 in channels 1 and 2.

In channel 0, bit 5 is reserved. It is always read as 0 and cannot be modified.

1 Interrupt requests (TCIU) by TCFU enabled

Bit 4—Overflow Interrupt Enable (TCIEV): Enables or disables interrupt requests (TOIEV)

TCFV flag when the TCFV flag in TSR is set to 1.

Bit 4: TCIEV	Description
0	Interrupt requests (TCIV) by TCFV disabled
1	Interrupt requests (TCIV) by TCFV enabled

RENESAS

Rev. 2.00 Mar 09, 2006 pag REJ09

Bit 2—TGR Interrupt Enable C (TGIEC): Enables or disables interrupt requests (TGIC TGFC bit when the TGFC bit in TSR is set to 1 in channel 0.

In channels 1 and 2, bit 2 is reserved. It is always read as 0 and cannot be modified.

Bit 2: TGIEC	Description	
0	Interrupt requests (TGIC) by TGFC bit disabled	(
1	Interrupt requests (TGIC) by TGFC bit enabled	

Bit 1—TGR Interrupt Enable B (TGIEB): Enables or disables interrupt requests (TGIE TGFB bit when the TGFB bit in TSR is set to 1.

Description
Interrupt requests (TGIB) by TGFB bit disabled
Interrupt requests (TGIB) by TGFB bit enabled

Bit 0—TGR Interrupt Enable A (TGIEA): Enables or disables interrupt requests (TGIA TGFA bit when the TGFA bit in TSR is set to 1.

Bit 0: TGIEA	Description
0	Interrupt requests (TGIA) by TGFA bit disabled
1	Interrupt requests (TGIA) by TGFA bit enabled

Note: \*Only 0 can be written, to clear the flags.

# Channel 1: TSR1

#### Channel 2: TSR2

in channels 1, and 2.

Bit:	7	6	5	4	3	
	TCFD	_	TCFU	TCFV		
Initial value:	1	1	0	0	0	
R/W:	R	R	R/(W)*	R/(W)*	R	

Note: \* Only 0 can be written, to clear the flags.

TSR registers, one for each channel. The TSR registers are initialized to H'C0 by a res Bit 7—Count Direction Flag (TCFD): Status flag that shows the direction in which TC

The TSR registers are 8-bit registers that indicate the status of each channel. The TPU

In channel 0, bit 7 is reserved. It is always read as 1 and cannot be modified.

Bit 7: TCFD	Description	
0	TCNT counts down	
1	TCNT counts up	

Bit 6—Reserved: This bit is always read as 0. The write value should always be 0.

2

0

R

1 TGF

0

R/(W

Bit 4: TCFV	Description
Bit 4—Overflow I	Flag (TCFV): Status flag that indicates that TCNT overflow has occu
	When the TCNT value underflows (changes from H'0000 to H'FFFF
I	[Setting condition]

(lr

(lr

[Clearing condition]

[Setting condition]

Description

[Clearing conditions]

0

1

0

Bit 3: TGFD

Bit 3—Input Capture/Output Compare Flag D (TGFD): Status flag that indicates the or TGRD input capture or compare match in channel 0.

When 0 is written to TCFV after reading TCFV = 1

When the TCNT value overflows (changes from H'FFFF to H'0000 )

In channels 1 and 2, bit 3 is reserved. It is always read as 0 and cannot be modified.

	<ul> <li>When DMAC is activated by TGID interrupt while DRCR setting TGI0D</li> </ul>
	<ul> <li>When 0 is written to TGFD after reading TGFD = 1</li> </ul>
1	[Setting conditions]
	<ul> <li>When TCNT = TGRD while TGRD is functioning as output compregister</li> </ul>
	<ul> <li>When TCNT value is transferred to TGRD by input capture sign.</li> </ul>

TGRD is functioning as input capture register

REJ09B0292-0200

Rev. 2.00 Mar 09, 2006 page 702 of 906

	register	
	<ul> <li>When TCNT value is transferred to TGRC by input capture : TGRC is functioning as input capture register</li> </ul>	sig
	oture/Output Compare Flag B (TGFB): Status flag that indicates the ture or compare match.	ie (
Bit 1: TGFB	Description	
0	[Clearing conditions]	(lı
	<ul> <li>When DMAC is activated by TGIB interrupt while DRCR set TGI0B</li> </ul>	tin
	<ul> <li>When 0 is written to TGFB after reading TGFB = 1</li> </ul>	
1	[Setting conditions]	

• When 0 is written to TGFC after reading TGFC = 1

When TCNT = TGRC while TGRC is functioning as output com

When TCNT = TGRB while TGRB is functioning as output com

When TCNT value is transferred to TGRB by input capture sign

TGRB is functioning as input capture register

[Setting conditions]

register

1

Rev. 2.00 Mar 09, 2006 pag

REJ0

[Setting conditions]
 When TCNT = TGRA while TGRA is functioning as output compregister
 When TCNT value is transferred to TGRA by input capture sign.

TGRA is functioning as input capture register

17.2.6 Timer Counter (TCNT)

Channel 0: TCNT0 (up-counter)

Channel 1: TCNT1 (up/down-counter\*)

Channel 2: TCNT2 (up/down-counter\*)

			•				
Bit:	15	14	13	12	11	10	9
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						
Bit:	7	6	5	4	3	2	1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						

Note: \*These counters can be used as up/down-counters only in phase counting mode cases they function as up-counters.

The TCNT registers are 16-bit counters. The TPU has three TCNT counters, one for ea

The TCNT counters are initialized to H'0000 by a reset.

The TCNT counters cannot be accessed in 8-bit units; they must always be accessed as unit.

Rev. 2.00 Mar 09, 2006 page 704 of 906

REJ09B0292-0200

Initial value:	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	RΛ

The TGR registers are 16-bit registers with a dual function as output compare and inp registers. The TPU has 8 TGR registers, four for channel 0 and two each for channels TGRC and TGRD for channel 0 can also be designated for operation as buffer register TGR registers are initialized to H'FFFF by a reset.

The TGR registers cannot be accessed in 8-bit units; they must always be accessed as

Note: \* TGR buffer register combinations are TGRA-TGRC and TGRB-TGRD.

#### 17.2.8 Timer Start Register (TSTR)

Bit:	7	6	5	4	3	2	1
	_	_	_	_	_	CST2	CST
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/V

TSTR is an 8-bit readable/writable register that selects operation/stoppage for channel TSTR is initialized to H'00 by a reset.

TCNT counter operation should be stopped when setting the operating mode in TMD TCNT count clock in TCR.

Bits 7 to 3—Reserved: These bits are always read as 0. The write value should always

counter stops, but the froo pin output compare output level is retained. If from when the CST bit is cleared to 0, the pin output level will be changed to the set in value.

#### 17.2.9 Timer Synchronous Register (TSYR)

7

6

			_		_		
	_	_	_	_	_	SYNC2	SYNC
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W

5

4

3

2

(1)

TSYR is an 8-bit readable/writable register that selects independent operation or synch operation for the channel 0 to 2 TCNT counters. A channel performs synchronous oper the corresponding bit in TSYR is set to 1.

TSYR is initialized to H'00 by a reset.

Bit:

Bits 7 to 3—Reserved: These bits are always read as 0. The write value should always

Bits 2 to 0—Timer Synchro 2 to 0 (SYNC2 to SYNC0): These bits select whether open independent of or synchronized with other channels.

When synchronous operation is selected, synchronous presetting of multiple channels\* synchronous clearing through counter clearing on another channel\*2 are possible.

Bit n: SYNCn	Description
0	TCNTn operates independently
	TCNT presetting/clearing is unrelated to other channels
1	TCNTn performs synchronous operation
	TCNT synchronous presetting/synchronous clearing is possible

Notes: n = 2 to 0

- To set synchronous operation, the SYNC bits for two channels at least must
- 2. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing must also be set by means of bits CCLR2 to CCLR0 in TCR.

Rev. 2.00 Mar 09, 2006 page 706 of 906 REJ09B0292-0200

An example of 16-bit register access operation is shown in figure 17.2.




Figure 17.2 16-Bit Register Access Operation [Bus Master ↔ TCNT (16

### 17.3.2 8-Bit Registers

Registers other than TCNT and TGR are 8-bit. As the data bus to the CPU is 16 bits we registers can be read and written to in 16-bit units. They can also be read and written tunits.

Rev. 2.00 Mar 09, 2006 pag REJ0



Figure 17.3 8-Bit Register Access Operation [Bus Master ↔ TCR (Upper 8




Figure 17.4 8-Bit Register Access Operation [Bus Master ↔ TMDR (Lower




Figure 17.5 8-Bit Register Access Operation [Bus Master  $\leftrightarrow$  TCR and TMDR

Each TGR can be used as an input capture register or output compare register.

by means of TSYR performs synchronous presetting. That is, when TCNT for a channel designated for synchronous operation is rewritten, the TCNT counters for the other chalso rewritten at the same time. Synchronous clearing of the TCNT counters is also posetting the counter clear bits in TCR for channels designated for synchronous operation.

**Synchronous Operation:** The TCNT counter for a channel designated for synchronous

#### **Buffer Operation**

- When TGR is an output compare register
   When a compare match occurs, the value in the buffer register for the relevant chatransferred to TGR.
- When TGR is an input capture register
   When input capture occurs, the value in TCNT is transfer to TGR and the value prheld in TGR is transferred to the buffer register.

**PWM Mode:** In this mode, a PWM waveform is output. The output level can be set be TIOR. A PWM waveform with a duty of between 0% and 100% can be output, accordant setting of each TGR register.

**Phase Counting Mode:** In this mode, TCNT is incremented or decremented by detect phases of two clocks input from the external clock input pins in channels 1, and 2. White counting mode is set, the corresponding TCLK pin functions as the clock input, and T performs up- or down-counting.

This can be used for two-phase encoder pulse input.

Rev. 2.00 Mar 09, 2006 pag REJ0






Figure 17.6 Example of Counter Operation Setting Procedure

(1) Select the

clock with TPSC2 to TCR. At th time, selec

input clock with bits C and CKEG TCR.

(2) For period operation, the TGR to as the TCI

> clearing so bits CCLR CCLR0 in

③ Designate selected in output con register by

of TIOR. 4 Set the pe counter cy

TGR selec

TSTR to 1 the count of

(5) Set the CS

Rev. 2.00 Mar 09, 2006 page 710 of 906 REJ09B0292-0200




Figure 17.7 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter relevant channel performs periodic count operation. The TGR register for setting to designated as an output compare register, and counter clearing by compare match by means of bits CCLR2 to CCLR0 in TCR. After the settings have been made, To up-count operation as periodic counter when the corresponding bit in TSTR is set the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCN to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requinterrupt. After a compare match, TCNT starts counting up again from H'0000.

Rev. 2.00 Mar 09, 2006 pag REJ0



Figure 17.8 Periodic Counter Operation

**Waveform Output by Compare Match:** The TPU can perform 0, 1, or toggle output corresponding output pin using compare match.

Example of setting procedure for waveform output by compare match
 Figure 17.9 shows an example of the setting procedure for waveform output by con




Figure 17.9 Example of Setting Procedure for Waveform Output by Compare

Rev. 2.00 Mar 09, 2006 page 712 of 906

REJ09B0292-0200






Figure 17.10 Example of 0 Output/1 Output Operation

Figure 17.11 shows an example of toggle output.

In this example TCNT has been designated as a periodic counter (with counter cle performed by compare match B), and settings have been made so that output is tog compare match A and compare match B.




Figure 17.11 Example of Toggle Output Operation

Rev. 2.00 Mar 09, 2006 pag REJ09




Figure 17.12 Example of Input Capture Operation Setting Procedure

Rev. 2.00 Mar 09, 2006 page 714 of 906

REJ09B0292-0200




Figure 17.13 Example of Input Capture Operation

Rev. 2.00 Mar 09, 2006 pag REJ0 **Example of Synchronous Operation Setting Procedure:** Figure 17.14 shows an example synchronous operation setting procedure.




Figure 17.14 Example of Synchronous Operation Setting Procedure

Rev. 2.00 Mar 09, 2006 page 716 of 906

REJ09B0292-0200



For details of PWM modes, see section 17.4.5, PWM Modes.




Figure 17.15 Example of Synchronous Operation

Rev. 2.00 Mar 09, 2006 pag REJ0



Table 17.5 Register Combinations in Buffer Operation

Channel	Timer General Register	Buffer Register
0	TGR0A	TGR0C
	TGR0B	TGR0D

When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding transferred to the timer general register.

This operation is illustrated in figure 17.16.




Figure 17.16 Compare Match Buffer Operation




Figure 17.17 Input Capture Buffer Operation

**Example of Buffer Operation Setting Procedure:** Figure 17.18 shows an example of operation setting procedure.




Figure 17.18 Example of Buffer Operation Setting Procedure

REJ09

value in buffer register TGRC is simultaneously transferred to timer general registe This operation is repeated each time compare match A occurs.

For details of PWM modes, see section 17.4.5, PWM Modes.




Figure 17.19 Example of Buffer Operation (1)

Rev. 2.00 Mar 09, 2006 page 720 of 906 REJ09B0292-0200




Figure 17.20 Example of Buffer Operation (2)

#### **17.4.5 PWM Modes**

In PWM mode, PWM waveforms are output from the output pins. 0, 1, or toggle outp selected as the output level in response to compare match of each TGR.

Designating TGR compare match as the counter clearing source enables the period to register. All channels can be designated for PWM mode independently. Synchronous also possible.

There are two PWM modes, as described below.

Rev. 2.00 Mar 09, 2006 pag REJ09



#### • PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as dut. The output specified by TIOR is performed in response to a compare match. Also, counter is cleared by a synchronization register compare match, pin output values a

initial values set in TIOR. If the set values of the period and duty registers are ident output value does not change when a compare match occurs.

In PWM mode 2, a maximum 7-phase PWM output is possible by combined use wis synchronous operation.

**Output Pins** 

The correspondence between PWM output pins and registers is shown in table 17.6.

Table 17.6 PWM Output Registers and Output Pins

Channel	Registers	PWM Mode 1	PWM Mod
0	TGR0A	TIOCA0	TIOCA0
	TGR0B		TIOCB0
	TGR0C	TIOCC0	TIOCC0
	TGR0D		TIOCD0
1	TGR1A	TIOCA1	TIOCA1
	TGR1B		TIOCB1
2	TGR2A	TIOCA2	TIOCA2
	TGR2B		TIOCB2

Note: In PWM mode 2, PWM output is not possible for the TGR register in which the p

Rev. 2.00 Mar 09, 2006 page 722 of 906

REJ09B0292-0200






Figure 17.21 Example of PWM Mode Setting Procedure

**Examples of PWM Mode Operation:** Figure 17.22 shows an example of PWM mod operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for initial output value and output value, and 1 output is set as the TGRB output value.

In this case, the value set in TGRA is used as the period, and the values set in TGRB the duty.

# Figure 17.22 Example of PWM Mode Operation (1)

Figure 17.23 shows an example of PWM mode 2 operation.

In this example, synchronous operation is designated for channels 0 and 1, TGR1B comes is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the value of the other TGR registers, to output a 5-phase PWM waveform.

In this case, the value set in TGR1B is used as the cycle, and the values set in the other the duty.




Figure 17.23 Example of PWM Mode Operation (2)

Rev. 2.00 Mar 09, 2006 page 724 of 906

REJ09B0292-0200






Figure 17.24 Example of PWM Mode Operation (3)

RENESAS

Rev. 2.00 Mar 09, 2006 pag

REJ09

used.

When overflow occurs while TCNT is counting up, the TCFV flag in TSR is set; when occurs while TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag provides an in whether TCNT is counting up or down.

Table 17.7 shows the correspondence between external clock pins and channels.

**Table 17.7 Phase Counting Mode Clock Input Pins** 

	External Clock Pins	
Channels	A-Phase	B-Phase
When channel 1 is set to phase counting mode	TCLKA	TCLKB
When channel 2 is set to phase counting mode	TCLKC	TCLKD

**Example of Phase Counting Mode Setting Procedure:** Figure 17.25 shows an examp phase counting mode setting procedure.




Figure 17.25 Example of Phase Counting Mode Setting Procedure

Rev. 2.00 Mar 09, 2006 page 726 of 906 REJ09B0292-0200






Figure 17.26 Example of Phase Counting Mode 1 Operation

## Table 17.8 Up/Down-Count Conditions in Phase Counting Mode 1

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Up-count
Low level	7_	
<u></u>	Low level	
7_	High level	
High level	7_	Down-cou
Low level		
<u></u>	High level	
7_	Low level	
Notes: - Dising odgs		

lotes: \_ : Rising edge

⁻L: Falling edge

Rev. 2.00 Mar 09, 2006 pag

REJ09




Figure 17.27 Example of Phase Counting Mode 2 Operation

Table 17.9 Up/Down-Count Conditions in Phase Counting Mode 2

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Don't care
Low level	Ŧ_	Don't care
<u></u>	Low level	Don't care
7_	High level	Up-count
High level	Ŧ.	Don't care
Low level		Don't care
<u></u>	High level	Don't care
7_	Low level	Down-coun

Notes: \_\_ : Rising edge

⁻L: Falling edge




Figure 17.28 Example of Phase Counting Mode 3 Operation

## Table 17.10 Up/Down-Count Conditions in Phase Counting Mode 3

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Don't care
Low level	7_	Don't care
<u></u>	Low level	Don't care
Ŧ_	High level	Up-count
High level	7_	Down-cou
Low level		Don't care
<u></u>	High level	Don't care
7_	Low level	Don't care

⁻L: Falling edge

Rev. 2.00 Mar 09, 2006 pag

REJO




Figure 17.29 Example of Phase Counting Mode 4 Operation

## Table 17.11 Up/Down-Count Conditions in Phase Counting Mode 4

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Up-count
Low level		
<u></u>	Low level	Don't care
7_	High level	
High level		Down-count
Low level		
<u>_</u>	High level	Don't care
<u></u>	Low level	

⁻L: Falling edge

REJ09B0292-0200



when an interrupt request is generated, the corresponding status flag in TSR is set to corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is request interrupt request is cleared by clearing the status flag to 0.

Relative channel priorities can be changed by the interrupt controller, but the priority a channel is fixed. For details, see section 5, Interrupt Controller (INTC).

TGR0A input capture/compare match

TGR0B input capture/compare match

TGR0C input capture/compare match

TGR0D input capture/compare match

Description

Table 17.12 lists the TPU interrupt sources.

Interrupt

Source

TGI0A

TGI0B

TGI0C

TGI0D

**Table 17.12 TPU Interrupts** 

Channel

	TCI0V	TCNT0 overflow	Not possible
1	TGI1A	TGR1A input capture/compare match	Not possible
	TGI1B	TGR1B input capture/compare match	Not possible
	TCI1V	TCNT1 overflow	Not possible
	TCI1U	TCNT1 underflow	Not possible
2	TGI2A	TGR2A input capture/compare match	Not possible
	TGI2B	TGR2B input capture/compare match	Not possible
	TCI2V	TCNT2 overflow	Not possible
	TCI2U	TCNT2 underflow	Not possible

can be changed by the interrupt controller.



This table shows the initial state immediately after a reset. The relative channel

Rev. 2.00 Mar 09, 2006 pag REJ09

**DMAC** 

Activation

Possible

Possible

Possible

Possible

one for each channel.

**Underflow Interrupt:** An interrupt is requested if the TCIEU bit in TIER is set to 1 w TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on channel. The in request is cleared by clearing the TCFU flag to 0. The TPU has two underflow interrup for channels 1 and 2.

#### 17.5.2 **DMAC Activation**

The DMAC can be activated by the TGR input capture/compare match interrupt for a c details, see section 11, Direct Memory Access Controller (DMAC).

A total of four TPU input capture/compare match interrupts can be used as DMAC acti sources for channel 0.

Rev. 2.00 Mar 09, 2006 page 732 of 906 REJ09B0292-0200

RENESAS




Figure 17.30 Count Timing in Internal Clock Operation




Figure 17.31 Count Timing in External Clock Operation

Rev. 2.00 Mar 09, 2006 pag

REJO




Figure 17.32 Output Compare Output Timing

**Input Capture Signal Timing:** Figure 17.33 shows input capture signal timing.





Figure 17.33 Input Capture Input Signal Timing

Rev. 2.00 Mar 09, 2006 page 734 of 906

REJ09B0292-0200








Figure 17.35 Counter Clear Timing (Input Capture)

Rev. 2.00 Mar 09, 2006 pag REJ09




Figure 17.36 Buffer Operation Timing (Compare Match)




Figure 17.37 Buffer Operation Timing (Input Capture)

TCNT input clock				
TCNT _	N	X	N+1	
TGR —	N			
Compare match signal				
TGF flag				
TGI interrupt				

Figure 17.38 TGI Interrupt Timing (Compare Match)




Figure 17.39 TGI Interrupt Timing (Input Capture)

TCFV Flag/TCFU Flag Setting Timing: Figure 17.40 shows the timing for setting of flag in TSR by overflow occurrence, and TCIV interrupt request signal timing.

Figure 17.41 shows the timing for setting of the TCFU flag in TSR by underflow occur TCIU interrupt request signal timing.





Figure 17.40 TCIV Interrupt Setting Timing

Rev. 2.00 Mar 09, 2006 page 738 of 906

REJ09B0292-0200





**Status Flag Clearing Timing:** After a status flag is read as 1 by the CPU, it is cleared 0 to it. When the DMAC is activated, the flag is cleared automatically. Figure 17.42 s timing for status flag clearing by the CPU, and figure 17.43 shows the timing for statu clearing by the DMAC.




Figure 17.42 Timing for Status Flag Clearing by CPU

Rev. 2.00 Mar 09, 2006 pag REJ09






Figure 17.43 Timing for Status Flag Clearing by DMAC Activation

### 17.7 Usage Notes

Note that the kinds of operation and contention described below occur during TPU ope

**Input Clock Restrictions:** The input clock pulse width must be at least 1.5 states in the single-edge detection, and at least 2.5 states in the case of both-edge detection. The TP operate properly with a narrower pulse width.

In phase counting mode, the phase difference and overlap between the two input clocks least 1.5 states, and the pulse width must be at least 2.5 states. Figure 17.44 shows the iconditions in phase counting mode.




Figure 17.44 Phase Difference, Overlap, and Pulse Width in Phase Counting

Rev. 2.00 Mar 09, 2006 page 740 of 906

REJ09B0292-0200



N: TGR set value

Contention between TCNT Write and Clear Operations: If the counter clear signa generated in the T2 state of a TCNT write cycle, TCNT clearing takes precedence and write is not performed.

Figure 17.45 shows the timing in this case.




Figure 17.45 Contention between TCNT Write and Clear Operation

REJ09

Address	TCNT address
Write signal	
TCNT input clock	
TCNT	N M
	TCNT write data

Figure 17.46 Contention between TCNT Write and Increment Operation

Рф	
Address	TGR address
Write signal	
Compare match signal	Inhibited
TCNT	N N+1
TGR	N M
	TGR write data

Figure 17.47 Contention between TGR Write and Compare Match

	Ρφ _	
	Address	Buffer register address
	Write signal	
	Compare match signal _	
	Buffer -	Buffer register write
	register	N X M
	TGR	X M
L		

Figure 17.48 Contention between Buffer Register Write and Compare Ma

Ρφ .	
Address	\( TGR address \)
Read signal	
Input capture signal	
TGR	N X M
Internal data bus	X N

Figure 17.49 Contention between TGR Read and Input Capture



Rev. 2.00 Mar 09, 2006 pag REJ09




Figure 17.50 Contention between TGR Write and Input Capture

Рф	
Address	Buffer register address
Write signal	
Input capture signal	
TCNT	N
TGR	M N
Buffer register	M

Figure 17.51 Contention between Buffer Register Write and Input Cap

TCNT input clock						
TCNT		H'FFFF		H'0000	1	
Counter clear signal						-
TGF						
TCFV	D	isabled -	-			

Figure 17.52 Contention between Overflow and Counter Clearing




Figure 17.53 Contention between TCNT Write and Overflow

**Multiplexing of I/O Pins:** In the Chip, the TCLKA input pin is multiplexed with the pin, the TCLKB input pin with the TIOCD0 I/O pin, the TCLKC input pin with the T pin, and the TCLKD input pin with the TIOCB2 I/O pin. When an external clock is in match output should not be performed from a multiplexed pin.

**Interrupts and Module Stop Mode:** If module stop mode is entered when an interrupt requested, it will not be possible to clear the CPU interrupt source or DMAC activation and therefore be disabled before entering module stop mode.

Either of the following measures should therefore be taken when clearing flags in TSR

- 1. Execute clearing while the TPU timer is counting up.
- 2. If clearing when the TPU timer is stopped, write 0 to the flag again after executing

### 17.8.2 DMA Transfer by TPU0

When DMA transfer is performed by means of TPU channel 0 compare match or input internal logic interrupt requests (transfer requests) may not be cleared correctly. Therefore not be possible to execute DMA transfer when a subsequent transfer request is generated channel 0 compare match or input capture.

Either of the following measures should therefore be taken when performing DMA transmeans of TPU channel 0 compare match or input capture.

- 1. Do not set on-chip RAM as the DMA transfer source or destination.
- 2. When on-chip RAM has not been set as the DMA transfer source or destination, extransfer while the TPU channel 0 timer is counting up.

Rev. 2.00 Mar 09, 2006 page 750 of 906

REJ09B0292-0200



#### 18.1.1 **Features**

The H-UDI has the following features conforming to the IEEE 1149.1 standard.

- Five test signals (TCK, TDI, TDO, TMS, and TRST)
- TAP controller
- Instruction register
- Data register
- Bypass register
- Boundary scan register

The H-UDI has seven instructions.

- Bypass mode Test mode conforming to IEEE 1149.1
- EXTEST mode Test mode corresponding to IEEE1149.1.
- SAMPLE/PRELOAD mode Test mode corresponding to IEEE1149.1.
- CLAMP mode Test mode corresponding to IEEE1149.1.
- HIGHZ mode Test mode corresponding to IEEE1149.1.
- IDCODE mode Test mode corresponding to IEEE1149.1.
- H-UDI interrupt H-UDI interrupt request to INTC

This chip does not support test modes other than bypass mode.

Rev. 2.00 Mar 09, 2006 pag

REJ09






Figure 18.1 H-UDI Block Diagram

Rev. 2.00 Mar 09, 2006 page 752 of 906 REJ09B0292-0200



Test data input	TDI	Input	Serial data input
Test data output	TDO	Output	Serial data output
Test reset	TRST	Input	Test reset input signal

#### 18.1.4 **Register Configuration**

Table 18.2 shows the H-UDI registers.

### **Table 18.2 Register Configuration**

Register

Instruction register

mon donom regional	05	• • •	112000		_
Status register	SDSR	R/W	H'0701	H'FFFFFCB2	8
Data register H	SDDRH	R/W	Undefined	H'FFFFFCB4	8
Data register L	SDDRL	R/W	Undefined	H'FFFFFCB6	8
Bypass register	SDBPR	_	_	_	-
Boundary scan register	SDBSR	_	_	_	_
ID code register	SDIDR	_	H'0005200F	_	_
Notes: 1. Indicate	es whether the r	egister can b	e read/written to b	y the CPU.	

R/W\*1

R

Initial Value\*2

H'F000

2. Initial value when the  $\overline{TRST}$  signal is input. Registers are not initialized by a

(power-on or manual) or in standby mode.

Abbreviation

SDIR

Instructions and data can be input to the instruction register (SDIR) and data register ( serial transfer from the test data input pin (TDI). Data from SDIR, the status register ( SDDR can be output via the test data output pin (TDO). The bypass register (SDBPR)

register to which TDI and TDO are connected in bypass mode. The boundary scan reg (SDBSR) is a 330-bit register, and is connected to TDI and TDO in the SAMPLE/PRI EXTEST mode. The ID code register (SDIDR) is a 32-bit register; a fixed code can be



Rev. 2.00 Mar 09, 2006 pag REJ09

**Address** 

H'FFFFFCB0

Possible	Possible
Possible	Possible
Possible	Possible
Impossible	Possible
	Possible Possible

be input (for details, see section 22, Electrical Characteristics). If no clock is input, TC

The test mode select pin (TMS) is sampled on the rise of TCK. TMS controls the interr

Impossible Possible

Possible

Possible

## 18.2 External Signals

**SDSR** 

**SDDRH** 

## 18.2.1 Test Clock (TCK)

The test clock pin (TCK) provides an independent clock supply to the H-UDI. As the c to TCK is supplied directly to the H-UDI, a clock waveform with a duty cycle close to

1 by internal pull-up.

# 18.2.2 Test Mode Select (TMS)

the TAP controller. If no signal is input, TMS is fixed at 1 by internal pull-up.

### 18.2.3 Test Data Input (TDI)

The test data input pin (TDI) performs serial input of instructions and data for H-UDI r TDI is sampled on the rise of TCK. If no signal is input, TDI is fixed at 1 by internal put

Rev. 2.00 Mar 09, 2006 page 754 of 906

REJ09B0292-0200

RENESAS

fixed at 1 by internal pull-up.

## 18.3 Register Descriptions

### 18.3.1 Instruction Register (SDIR)

Bit:	15	14	13	12	11	10	9
	TS3	TS2	TS1	TS0	_		_
Initial value:	1	1	1	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

The instruction register (SDIR) is a 16-bit register that can only be read by the CPU. I instructions can be transferred to SDIR by serial input from TDI. SDIR can be initialized TRST signal, but is not initialized by a reset or in standby mode.

SDIR defines 4 valid bits for instruction. If an instruction exceeding 4 bits is input, the of the serial data will be stored in SDIR.

Operation is not guaranteed if a reserved instruction is set in this register.

Bits 15 to 12—Test Set Bits (TS3–TS0): Table 18.4 shows the instruction configuration

Rev. 2.00 Mar 09, 2006 paç REJ0



	1	0	0	SAMPLE/PRELO	AD mod
			1	Reserved	
		1	0	Reserved	
			1	Reserved	
1	0	0	0	Reserved	
			1	Reserved	
		1	0	H-UDI interrupt	
			1	Reserved	
	1	0	0	Reserved	
			1	Reserved	
		1	0	IDCODE mode	(Initia
			1	BYPASS mode	

Bits 11 to 0—Reserved: These bits are always read as 0. The write value should always

Rev. 2.00 Mar 09, 2006 page 756 of 906 REJ09B0292-0200

RENESAS

ļ							
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

The status register (SDSR) is a 16-bit register that can be read and written to by the C from TDO is possible for SDSR, but serial data cannot be written to SDSR via TDI. T bit is output by means of a 1-bit shift. In the case of a 2-bit shift, the SDTRF bit is first followed by a reserved bit.

SDSR is initialized by TRST signal input, but is not initialized by a reset or in standby

Bits 15 to 1—Reserved: Bits 15 to 11 and 7 to 1 are always read as 0, and the write va always be 0. Bits 10 to 8 are always read as 1, and the write value should always be 1.

Bit 0—Serial Data Transfer Control Flag (SDTRF): Indicates whether H-UDI register accessed by the CPU. The SDTRF bit is reset by the TRST signal, but is not initialize or in standby mode.

Bit 0: SDTRF	Description
0	Serial transfer to SDDR has ended, and SDDR can be accessed
1	Serial transfer to SDDR in progress

Rev. 2.00 Mar 09, 2006 pag

REJ09

Bit:	7	6	5	4	3	2	1
Initial value:	_	_	_	_	_	_	_
R/W:	R/W						

32-bit data is input and output in serial data transfer. If data exceeding 32 bits is input,

R/W

R/W

R/W

SDDRH and SDDRL are 16-bit registers that can be read and written to by the CPU. S. connected to TDO and TDI for serial data transfer to and from an external device.

last 32 bits will be stored in SDDR. Serial data is input starting from the MSB of SDDI SDDRH), and output starting from the LSB (bit 0 of SDDRL).

This register is not initialized by a reset, in standby mode, or by the TRST signal.

#### 18.3.4 **Bypass Register (SDBPR)**

The bypass register (SDBPR) is a one-bit shift register. In bypass mode, SDBPR is con TDI and TDO, and the chip is excluded from the board test when a boundary scan test conducted. SDBPR cannot be read or written to by the CPU.

#### 18.3.5 **Boundary scan register (SDBSR)**

The boundary scan register (SDBSR), a shift register that controls the I/O terminals of

Using the EXTEST mode or the SAMPLE/PRELOAD mode, a boundary scan test con the IEEE1149.1 standard can be performed.

For SDBSR, read/write by the CPU cannot be performed.

Rev. 2.00 Mar 09, 2006 page 758 of 906

REJ09B0292-0200

provided on the PAD.

RENESAS

		Output
		Output enable
40	D5	Input
		Output
		Output enable
41	D6	Input
		Output
		Output enable
43	D7	Input
		Output
		Output enable
44	D8	Input
		Output
		Output enable
46	D9	Input
		Output
		Output enable

Output chable

Output enable

Output enable

Output enable

Input

Input

Input

Input

Output

Output

Output

D1

D2

D3

D4



JZ1

49	D12	Input	293
		Output	292
		Output enable	291
51	D13	Input	290
		Output	289
		Output enable	288
53	D14	Input	287
		Output	286
		Output enable	285
54	D15	Input	284
		Output	283
		Output enable	282
55	D16	Input	281
		Output	280
		Output enable	279
56	D17	Input	278
		Output	277
		Output enable	276
57	D18	Input	275
		Output	274
		Output enable	273
59	D19	Input	272
		Output	271

Rev. 2.00 Mar 09, 2006 page 760 of 906 REJ09B0292-0200

RENESAS

Output enable

270

		Output enable	
71	D26	Input	
		Output	
		Output enable	
72 D27		Input	
		Output	
		Output enable	
73	D28	Input	
		Output	
		Output enable	
74	D29	Input	
		Output	
		Output enable	

Input

Input

Input

Input Output

Output

Output

Output

Output enable

Output enable

Output enable

D22

D23

D24

D25



REJO

80	A0	Output	233
		Output enable	232
82	A1	Output	231
		Output enable	230
83	A2	Output	229
		Output enable	228
84	A3	Output	227
		Output enable	226
85	A4	Output	225
		Output enable	224
86	A5	Output	223
		Output enable	222
87	A6	Output	221
		Output enable	220
88	A7	Output	219
		Output enable	218
90	A8	Output	217
		Output enable	216
92	A9	Output	215
		Output enable	214
93	A10	Output	213
		Output enable	212
94	A11	Output	211

Output enable

Rev. 2.00 Mar 09, 2006 page 762 of 906 REJ09B0292-0200



210

105	A20	Output		
		Output enable		
106	A21	Output		
		Output enable		
107	A22	Output		
		Output enable		
108	A23	Output		
		Output enable		
111	A24	Output		
		Output enable		
115	WAIT	Input		
117	RAS	Output		
		Output enable		
118	CAS	Output		
		Output enable		

Output

Output

Output

Output

Output

Output enable

Output enable

Output enable

Output enable

Output enable

Rev. 2.00 Mar 09, 2006 pag

REJ0

A15

A16

A17

A18

A19



122	DQMLL/WE0	Output	172
		Output enable	171
123	CAS3	Output	170
		Output enable	169
124	CAS2	Output	168
		Output enable	167
125	CAS1	Output	166
		Output enable	165
126	CAS0	Output	164
		Output enable	163
127	CKE	Output	162
		Output enable	161
128	RD	Output	160
		Output enable	159
129	REFOUT	Output	158
		Output enable	157
131	BS	Output	156
		Output enable	155
133	RD/WR	Output	154
		Output enable	153
134	CS0	Output	152
		Output enable	151

Output

Output enable

135

CS1

150

149

		Output enable
151	PB15	Input
		Output
		Output enable
152	PB14	Input
		Output
		Output enable
153	PB13	Input
		Output
		Output enable
154	PB12	Input
		Output
		Output enable

BUSHIZ

DREQ1

DREQ0

DACK1

DACK0

BRLS

BGR

 $\overline{\mathsf{BH}}$ 

Input

Input

Input

Output

Output

Input

Output

Output

Output enable

Output enable

Output enable



REJO

159 PB9	PB9	Input	112
		Output	111
		Output enable	110
160	PB8	Input	109
		Output	108
		Output enable	107
161	PB7	Input	106
		Output	105
		Output enable	104
162	PB6	Input	103
		Output	102
		Output enable	101
163	PB5	Input	100
		Output	99
		Output enable	98
164	PB4	Input	97
		Output	96
		Output enable	95
165	PB3	Input	94
		Output	93
		Output enable	92
166	PB2	Input	91
		Output	90

Rev. 2.00 Mar 09, 2006 page 766 of 906 REJ09B0292-0200

Output enable

RENESAS

89

		Output
		Output enable
175	PA9	Input
		Output
		Output enable
176	PA8	Input
		Output
		Output enable
177	PA7	Input
		Output
		Output enable
178	PA6	Input
		Output
		Output enable

Input

Input Output

Input

Input

Output

Output

Output enable

Output enable

Output enable

Rev. 2.00 Mar 09, 2006 pag REJ09

PA13

PA12

PA11

PA10



184	PA2	Input	50
		Output	49
		Output enable	48
185	PA1	Input	47
		Output	46
		Output enable	45
186	PA0	Input	44
		Output	43
		Output enable	42
187	RX-ER	Input	41
188	RX-DV	Input	40
189	COL	Input	39
190	CRS	Input	38
192	RX-CLK	Input	37
194	ERXD0	Input	36
195	ERXD1	Input	35
196	ERXD2	Input	34
197	ERXD3	Input	33
198	MDIO	Input	32
		Output	31
		Output enable	30
199	MDC	Output	29
		Output enable	28

Output

Output enable

52

51

183

CKPO

Rev. 2.00 Mar 09, 2006 page 768 of 906 REJ09B0292-0200

206	ETXD2	Output	20
		Output enable	19
207	ETXD3	Output	18
		Output enable	17
208	TX-ER	Output	16
		Output enable	15
1	ĪRL3	Input	14
2	ĪRL2	Input	13
3	ĪRL1	Input	12
4	ĪRL0	Input	11
5	NMI	Input	10
13	MD4	Input	9
14	MD3	Input	8
15	MD2	Input	7
16	MD1	Input	6
17	MD0	Input	5
24	CKPREQ/CKM	Input	4
25	CKPACK	Output	3
		Output enable	2
27	<u>IVECF</u>	Output	1

Output enable

Output enable

21

0

Rev. 2.00 Mar 09, 2006 pag

REJ0

to TDO

Note: The output enable signals are active-low. When an output enable signal is drive corresponding pin is driven. The exception is the output enable signal for the M which is active-high.



(4 bits)	(16 bits)	(11 bits)





Figure 18.2 TAP Controller State Transitions

The H-UDI interrupt and serial transfer procedure is as follows.

- 1. An instruction is input to SDIR by serial transfer, and an H-UDI interrupt request is
- 2. After the H-UDI interrupt request is issued, the SDTRF bit in SDSR is monitored e After output of SDTRF = 1 from TDO is observed, serial data is transferred to SDE
- 3. On completion of the serial transfer to SDDR, the SDTRF bit is cleared to 0, and Sl accessed by the CPU. After SDDR has been accessed, SDDR serial transfer is enab setting the SDTRF bit to 1 in SDSR.
- 4. Serial data transfer between an external device and the H-UDI can be carried out b constantly monitoring the SDTRF bit in SDSR externally and internally.

Figures 18.3, 18.4, and 18.5 show the timing of data transfer between an external device H-UDI.

Rev. 2.00 Mar 09, 2006 page 772 of 906 REJ09B0292-0200



- End of SDDR shift access in serial transfer
- SDSR/SDDR (Update-DR state) internal MUX switchover timing
   Switchover from SDSR to SDDR: On completion of serial transfer in whi
  - SDTRF = 1 is output from TDO

     Switchover from SDDR to SDSR: On completion of serial transfer to SD
    - ·

Figure 18.3 Data Input/Output Timing Chart (1)

RENESAS

Rev. 2.00 Mar 09, 2006 pag REJ09




Figure 18.4 Data Input/Output Timing Chart (2)




Figure 18.5 Data Input/Output Timing Chart (3)

Rev. 2.00 Mar 09, 2006 page 774 of 906

REJ09B0292-0200

### 18.5 Boundary Scan

The H-UDI pins can be placed in the boundary scan mode stipulated by IEEE1149.1 becommand in SDIR.

### **18.5.1** Supported Instructions

SAMPLE/PRELOAD, and EXTEST) and optional instructions (CLAMP, HIGHZ, an **BYPASS**: The BYPASS instruction is an essential standard instruction that operates t

The SH7616 supports the three essential instructions defined in IEEE1149.1 (BYPAS)

register. This instruction shortens the shift path to speed up serial data transfer involved on the printed circuit board. While this instruction is executing, the test circuit long the system circuits. The instruction code is 1111.

**SAMPLE/PRELOAD:** The SAMPLE/PRELOAD instruction inputs values from the internal circuitry to the boundary scan register, outputs values from the scan path, and onto the scan path. When this instruction is executing, the SH7616's input pin signals transmitted directly to the internal circuitry, and internal circuit values are directly out externally from the output pins. The SH7616's system circuits are not affected by exethis instruction. The instruction code is 0100.

In a SAMPLE operation, a snapshot of a value to be transferred from an input pin to to circuitry, or a value to be transferred from the internal circuitry to an output pin, is late boundary scan register and read from the scan path. Snapshot latching is performed in synchronization with the rise of TCK in the Capture-DR state. Snapshot latching does normal operation of the SH7616.

In a PRELOAD operation, an initial value is set in the parallel output latch of the bour register from the scan path prior to the EXTEST instruction. Without a PRELOAD of when the EXTEST instruction was executed an undefined value would be output from pin until completion of the initial scan sequence (transfer to the output latch) (with the instruction, the parallel output latch value is constantly output to the output pin).

Rev. 2.00 Mar 09, 2006 pag REJ09



The instruction code is 0000.

**CLAMP:** When the CLAMP instruction is enabled, the output pin outputs the value of boundary scan register that has been set by the SAMPLE/PRELOAD instruction. While CLAMP instruction is enabled, the state of the boundary scan register maintains the proregardless of the state of the TAP controller.

A bypass register is connected between TDI and TDO. The related circuit operates in the way when the BYPASS instruction is enabled.

The instruction code is 0010.

**HIGHZ:** When the HIGHZ instruction is enabled, all output pins enter a high-impedar While the HIGHZ instruction is enabled, the state of the boundary scan register mainta previous state regardless of the state of the TAP controller.

A bypass register is connected between TDI and TDO. The related circuit operates in the way when the BYPASS instruction is enabled.

The instruction code is 0010.

**IDCODE:** When the IDCODE instruction is enabled, the value of the ID code register from TDO with LSB first when the TAP controller is in the Shift-DR state. While this is being executed, the test circuit does not affect the system circuit.

When the TAP controller is in the Test-Logic-Reset state, the instruction register is init the IDCODE instruction.

The instruction code is 0010.

Rev. 2.00 Mar 09, 2006 page 776 of 906

REJ09B0292-0200



## 18.6 Usage Notes

- A reset must always be executed by driving the TRST signal to 0, regardless of whe H-UDI is to be activated. TRST must be held low for 20 TCK clock cycles. For section 22, Electrical Characteristics.
- The registers are not initialized in standby mode. If TRST is set to 0 in standby mode will be entered.
  - The frequency of TCK must be lower than that of the peripheral module clock (P¢ details, see section 22, Electrical Characteristics.
  - In data transfer, data input/output starts with the LSB. Figure 18.6 shows serial dainput/output.
- When data that exceeds the number of bits of the register connected between TDI serially transferred, the serial data that exceeds the number of register bits and out TDO is the same as that input from TDI.
- If the H-UDI serial transfer sequence is disrupted, a TRST reset must be executed should then be retried, regardless of the transfer operation.
- TDO is output at the falling edge of TCK when one of six instructions defined in I is selected. Otherwise, it is output at the rising edge of TCK.

Rev. 2.00 Mar 09, 2006 pag REJ0





Figure 18.6 Serial Data Input/Output (1)



(2) In H-UDI interrupt mode, after SDTRF = 1 is read from TDO when an H-UDI interrupt is ge SDDRH and SDDRL are captured into the shift register in Capture-DR, and in Shift-DR bit SDDRL and bits 0 to 15 of SDDRH are output in that order from TDO. Data input from TDI is written to SDDRH and SDDRL in Update-DR.




Figure 18.6 Serial Data Input/Output (2)

Rev. 2.00 Mar 09, 2006 pag

REJ09




Figure 18.6 Serial Data Input/Output (3)

Rev. 2.00 Mar 09, 2006 page 780 of 906 REJ09B0292-0200

Rev. 2.00 Mar 09, 2006 pag REJ09

B15   B14   B13   B12   B11   B10   B8   B8   B7   B6   B6   B8   B6   B6   B15   B1	1/O   1   1/O	Port Port Port Port Port Port Port Port	CAMSEN  SRCK2 SRS2 SRXD2 STCK2 STCK2 STS2 STS2			SCK1 RXD1 TXD1 RTS CTS TIOCA1 TIOCB1 TIOCA2	- I/O I O I I I/O I I/O I I/O	- S S S S S T T
B14   B13   B12   B11   B10   B9   B8   B7   B6   B6	1/O   1/O	Port Port Port Port Port Port Port Port	SRS2 SRXD2 STCK2 STS2	I I I I/O	SIO2 SIO2 SIO2	RXD1 TXD1 RTS CTS TIOCA1 TIOCB1	I O O I I/O	S
B13   B12   B11   B10   B9   B8   B7   B6   B6	1/O I I I 1/O I I I 1/O I I I 1/O I I I 1/O I I I I I I I I I I I I I I I I I I I	Port Port Port Port Port Port Port Port	SRS2 SRXD2 STCK2 STS2	I I I I/O	SIO2 SIO2 SIO2	TXD1  RTS  CTS  TIOCA1  TIOCB1	0 0 I I/O I/O	S
B12   B11   B10   B9   B8   B7   B6   B6	1/O I 1/O I 1/O I 1/O I 1/O I	Port Port Port Port Port Port	SRS2 SRXD2 STCK2 STS2	I I I I/O	SIO2 SIO2 SIO2	RTS CTS TIOCA1 TIOCB1	O I I/O I/O	S T
B11   B10   B9   B8   B7   B6   B6	I/O I I/O I I/O I I/O I	Port Port Port Port	SRS2 SRXD2 STCK2 STS2	I I I I/O	SIO2 SIO2 SIO2	CTS TIOCA1 TIOCB1	I I/O I/O	S
B10   B9   B8   B7   B6   B	I/O I I/O I I/O I	Port Port Port	SRXD2 STCK2 STS2	I I/O	SIO2 SIO2	TIOCA1 TIOCB1	I/O I/O	T
B9   B8   B7   B6   B	I/O I I/O I I/O I	Port	STCK2 STS2	I I/O	SIO2	TIOCB1	I/O	
B8   B7   B6	I/O I	Port	STS2					T
B7 I	I/O I				SIO2	TIOCA2		
B6 I		Port	STXD2				I/O	٦
	I/O I			0	SIO2	TIOCB2	I/O	7
B5 I		⊃ort	SRCK1	I	SIO1	SCK2	I/O	ξ
	I/O I	Port	SRS1	I	SIO1	RXD2	I	S
B4 I	I/O I	Port	SRXD1	I	SIO1	TXD2	0	5
B3 I	I/O I	Port	STCK1	I	SIO1	TIOCA0	I/O	٦
B2 I	I/O I	Port	STS1	I/O	SIO1	TIOCB0	I/O	1
B1 I	I/O I	Port	STXD1	0	SIO1	TIOCC0	I/O	٦
B0 I	I/O I	Port	_	_	_	TIOCD0	I/O	7
Notes: In the initial state, function 1 is selected.  * The initial value is "input."  The figures in brackets indicate the settings of the mode bits select multiplexed functions in port A[0:13] and port B[0:15].								
E	30 In the ini * The ini The fig	30 I/O I In the initial sta * The initial va The figures i	I/O Port In the initial state, fund The initial value is "in The figures in bracke select multiplexed fu	I/O Port — In the initial state, function 1 is s *The initial value is "input." The figures in brackets indicat select multiplexed functions in	I/O Port — — In the initial state, function 1 is select *The initial value is "input."  The figures in brackets indicate the select multiplexed functions in port	I/O Port — — — — In the initial state, function 1 is selected.  * The initial value is "input."  The figures in brackets indicate the settings	I/O Port — — TIOCDO In the initial state, function 1 is selected.  *The initial value is "input."  The figures in brackets indicate the settings of the mod select multiplexed functions in port A[0:13] and port B[	30 I/O Port — — TIOCD0 I/O In the initial state, function 1 is selected.  * The initial value is "input."  The figures in brackets indicate the settings of the mode bit select multiplexed functions in port A[0:13] and port B[0:15]

Α

Α

Α

Α

Α

Α

Α

Α

PA9

PA8

PA6

PA5

PA4

PA2

PA1

**CKPO** 

WDTOVF

I/O

I/O

0

I/O

I/O

I/O

0

I/O

I/O

Port

Port

WDT

Port

Port

Port

Port

Port

Port

STS0

STXD0

PA7

**FTCI** 

FTI

**FTOA** 

FTOB

**LNKSTA** 

**EXOUT** 

I/O

0

I/O

I

I

0

0

ı

0

SIO0

SIO0

Port

FRT

**FRT** 

**FRT** 

FRT

EtherC

EtherC

SCIF1

SCIF1

SCIF1

SCIF1

SCIF1

TPU1 TPU1

TPU2

TPU2

SCIF2

SCIF2 SCIF2

TPU2

TPU2

TPU2

TPU2

mode bits (MD1, MD0) in the

WOL

STATS1

STATS0

Port B control register	PBCR	R/W	H'0000	H'FFFFFC88
Port B I/O register	PBIOR	R/W	H'0000	H'FFFFFC8A
Port B control register 2	PBCR2	R/W	H'0000	H'FFFFFC8E

14

0

# 19.3 Register Descriptions

Bit:

Initial value:

### 19.3.1 Port A Control Register (PACR)

15

0

R/W:	R	R	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	PA7MD	PA6MD	PA5MD	PA4MD	PA3MD	PA2MD	PA1N
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

13

0

12

0

11

0

PA13MD PA12MD PA11MD PA10MD

10

0

14 multiplex pins in port A.

PACP is initialized to H'0000 by a power on recet. It is not initialized by a manual r

The port A control register (PACR) is a 16-bit read/write register that selects the func-

PACR is initialized to H'0000 by a power-on reset. It is not initialized by a manual restandby mode or sleep mode.

Bits 15 and 14—Reserved: These bits are always read as 0. The write value should always read as 0.

RENESAS

٤

9

0

PA9N

REJ09

Bit 11—PA11 Mod	de Bit (PA11MD): Selects the function of pin PA11/SRXD0.	
	•	
Bit 11: PA11MD	Description	
0	General input/output (PA11)	
1	SIOF serial receive data (SRXD0)	
Bit 10—PA10 Moo	de Bit (PA10MD): Selects the function of pin PA10/STCK0.	
Bit 10: PA10MD	Description	
0	General input/output (PA10)	
U	Ochicial input output (17110)	
1	SIOF serial transmit clock (STCK0)	
1	SIOF serial transmit clock (STCK0)	
	SIOF serial transmit clock (STCK0)  Bit (PA9MD): Selects the function of pin PA9/STS0.	
Bit 9—PA9 Mode	Bit (PA9MD): Selects the function of pin PA9/STS0.	
Bit 9—PA9 Mode Bit 9: PA9MD	Bit (PA9MD): Selects the function of pin PA9/STS0.  Description	
Bit 9—PA9 Mode	Bit (PA9MD): Selects the function of pin PA9/STS0.	
Bit 9—PA9 Mode Bit 9: PA9MD	Bit (PA9MD): Selects the function of pin PA9/STS0.  Description	_
Bit 9—PA9 Mode  Bit 9: PA9MD	Bit (PA9MD): Selects the function of pin PA9/STS0.  Description  General input/output (PA9)	_
Bit 9—PA9 Mode  Bit 9: PA9MD  0	Bit (PA9MD): Selects the function of pin PA9/STS0.  Description  General input/output (PA9)	
Bit 9—PA9 Mode  Bit 9: PA9MD  0	Bit (PA9MD): Selects the function of pin PA9/STS0.  Description  General input/output (PA9)  SIOF serial transmit synchronous input/output (STS0)	
Bit 9—PA9 Mode  Bit 9: PA9MD  0  1  Bit 8—PA8 Mode	Bit (PA9MD): Selects the function of pin PA9/STS0.  Description  General input/output (PA9)  SIOF serial transmit synchronous input/output (STS0)  Bit (PA8MD): Selects the function of pin PA8/STXD0.	

Rev. 2.00 Mar 09, 2006 page 784 of 906 REJ09B0292-0200

Bit 12: PA12MD

0

Description

General input/output (PA12)

(lr

Bit 6—PA6 Mode	Bit (PA6MD): Selects the function of pin PA6/FTCI.
Bit 6: PA6MD	Description
0	General input/output (PA6)
1	FRT clock input (FTCI)

Bit 5—PA5 Mode Bit (PA5MD): Selects the function of pin PA5/FTI.

General input/output (PA5)

FRT input capture input (FTI)

Bit 4—PA4 Mode Bit (PA4MD): Selects the function of pin PA4/FTO4.

General input/output (PA4)

Bit 3—PA3 Mode Bit (PA3MD): Selects the function of pin CKPO/FTOB.

EtherC rink status input (LNKSTA)

RENESAS

Rev. 2.00 Mar 09, 2006 pag

REJ09

FRT output compare output (FTOA)

Description

Description

Bit 5: PA5MD

Bit 4: PA4MD

0

1

0

1

1

Bit 3: PA3MD	Description
0	Peripheral module clock output (CKPO)
1	FRT output compare output (FTOB)
Bit 2—PA2 Mode Bit	t (PA2MD): Selects the function of pin PA2/LNKSTA.
Bit 2: PA2MD	Description
0	General input/output (PA2)

0	General input/output (PA0)
1	EtherC CAM sense input (C

15

0

14

0

Description

#### 19.3.2 Port A I/O Register (PAIOR)

Bit:

Initial value:

Bit 0: PA0MD

R/W:	R	R	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	PA7IOR	PA6IOR	PA5IOR	PA4IOR	_	PA2IOR	PA1IO
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R	R/W	R/W
The port A I/O regis	ster (PAIC	OR) is a 16	bit read/v	write regis	ter that se	elects the in	nput/out
							_

13

0

(CAMSEN)

12

0

PA13IOR PA12IOR PA11IOR PA10IOR

11

0

10

0

(Ir

9

0

PA9IO

direction of the 14 multiplex pins in port A. Bits PA13IOR to PA4IOR and PA2IOR to correspond to individual pins in port A. PAIOR is enabled when port A pins function a input pins (PA13 to PA4 and PA2 to PA0), and disabled otherwise. When port A pins f PA13 to PA4 and PA2 to PA0, a pin becomes an output when the corresponding bit in set to 1, and an input when the bit is cleared to 0.

PAIOR is initialized to H'0000 by a power-on reset. It is not initialized by a manual res standby mode or sleep mode.

Rev. 2.00 Mar 09, 2006 page 786 of 906

REJ09B0292-0200



### Port B Control Register (PBCR)

Bit:

R/W:

Initial value:

15

PB15

MD1

0

R/W

14

PB15

MD0

0

R/W

13

PB14

MD1

0

R/W

12

PB14

MD0

0

R/W

11

**PB13** 

MD1

0

R/W

10

PB13

MD0

0

R/W

Rev. 2.00 Mar 09, 2006 pag

REJO

9

PB1

MD

0

R/W

1 PB8 MD 0 R/W

select t

Bit:	7	6	5	4	3	2	
	PB11	PB11	PB10	PB10	PB9	PB9	
	MD1	MD0	MD1	MD0	MD1	MD0	
Initial value:	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	
Bits 15 and 14—PB	15 Mode	Bits 1 and	0 (PB15N	MD1, PB1	5MD0): T	hese bits	;
f nin PR15/SCK1							

В of pin PB15/SCK1.

Bit 15: PB15MD1	Bit 14: PB15MD0	Description
0	0	General input/output (PB15)
	1	Reserved
1	0	SCIF1 serial clock input/output (SCK1)
	1	Reserved

Bits 11 and 10—PB13 Mode Bits 1 and 0 (PB13MD1, PB13MD0): These bits select the of pin PB13/TXD1.

Bit 11: PB13MD1	Bit 10: PB13MD0	Description	
0	0	General input/output (PB13)	(lı
	1	Reserved	
1	0	SCIF1 serial data output (TXD1)	
	1	Reserved	

Bits 9 and 8—PB12 Mode Bits 1 and 0 (PB12MD1, PB12MD0): These bits select the pin PB12/SRCK2/RTS/STATS1.

Bit 9: PB12MD1	Bit 8: PB12MD0	Description
)	0	General input/output (PB12) (I
	1	SIO2 serial receive clock input (SRCK2)
1	0	SCIF1 transmit request (RTS)
	1	BSC status 1 output (STATS1)

Bits 7 and 6—PB11 Mode Bits 1 and 0 (PB11MD1, PB11MD0): These bits select the pin PB11/SRS2/CTS/STATS0.

Bit 7: PB11MD1 Bit 6: PB11MD0 Description

0 General input/output (PB11) (In

Bit 7: PB11MD1	Bit 6: PB11MD0	Description
0	0	General input/output (PB11)
	1	SIO2 serial receive synchronous input (S
1	0	SCIF1 transmit permission (CTS)
	1	BSC status 0 output (STATS0)
•	<u> </u>	<u> </u>

Rev. 2.00 Mar 09, 2006 page 788 of 906 REJ09B0292-0200

Reserved

Bits 3 and 2—PB9 Mode Bits 1 and 0 (PB9MD1, PB9MD0): These bits select the fur PB9/STCK2/TIOCB1, TCLKC.

Bit 3: PB9MD1	Bit 2: PB9MD0	Description
0	0	General input/output (PB9) (
	1	SIO2 serial transmit clock input (STCK2)
1	0	TPU1 input capture input/output compare (TIOCB1)*
	1	Reserved
Note: * Timer clock	input C (TCLKC) is se	lected when the TPU phase counting mode is

according to the setting of bits TPSC2 to TPSC0 in TCR.

Bits 1 and 0—PB8 Mode Bits 1 and 0 (PB8MD1, PB8MD0): These bits select the fur PB8/STS2/TIOCA2.

Bit 1: PB8MD1	Bit 0: PB8MD0	Description
0	0	General input/output (PB8)
	1	SIO2 serial transmit synchronous input/
1	0	TPU2 input capture input/output compa (TIOCA2)
	1	Reserved

Rev. 2.00 Mar 09, 2006 pag

REJ09

	R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bits 15 and pin PB7/S7				(PB7MD	01, PB7M	D0): Thes	e bits sele	ct the fu
Bit 15: PE	37MD1	Bit 14:	PB7MD0	Desc	cription			
0		0		Gen	eral input/	output (PE	37)	(Ir
		1		SIO2	2 serial tra	ınsmit data	a output (S	TXD2)

(TIOCB2)\*

Reserved

5

PB2

MD1

0

4

PB2

MD0

0

2

PB1

MD0

0

1

PB0

MD1

0

3

PB1

MD1

0

Note: \* Timer clock input D (TCLKD) is selected when the TPU phase counting mode is according to the setting of bits TPSC2 to TPSC0 in TCR.

Bits 13 and 12—PB6 Mode Bits 1 and 0 (PB6MD1, PB6MD0): These bits select the fu pin PB6/SRCK1/SCK2.

Bit 13: PB6MD1 Bit 12: PB6MD0 Description 0 0 General input/output (PB6) (Ir SIO1 serial receive clock input (SRCK1) 1 1 0 SCIF2 serial clock input/output (SCK2) 1 Reserved

Rev. 2.00 Mar 09, 2006 page 790 of 906 REJ09B0292-0200

Bit:

Initial value:

7

PB3

MD1

0

1

6

PB3

MD0

0

Bits 9 and 8—PB4 Mode Bits 1 and 0 (PB4MD1, PB4MD0): These bits select the fun PB4/SRXD1/TXD2

Bit 7: PB3MD1

1 D4/SKAD1/1 AD	I D4/SRADI/ I AD2.					
Bit 9: PB4MD1	Bit 8: PB4MD0	Description				
0	0	General input/output (PB4)				
	1	SIO1 serial receive data input (SRXD1)				
1	0	SCIF2 serial data output (TXD2)				
	1	Reserved				

Bits 7 and 6—PB3 Mode Bits 1 and 0 (PB3MD1, PB3MD0): These bits select the fun PB3/STCK1/TIOCA0.

**Description** 

General input/output (PB3)

Bit 6: PB3MD0

Bit 5: PB2I	MD1 Bit 4: PB2N	MD0 Description
Bits 5 and 4 PB2/STS1/7		nd 0 (PB2MD1, PB2MD0): These bits select the fo
	1	Reserved
1	0	TPU0 input capture input/output compa (TIOCA0)
	1	SIO1 serial transmit clock input (STCK)

0	0	General input/output (PB2)
	1	SIO1 serial transmit synchronous input/
1	0	TPU0 input capture input/output compa (TIOCB0)
	1	Reserved

RENESAS

Rev. 2.00 Mar 09, 2006 pag REJ0

1	Reserved

according to the setting of bits TPSC2 to TPSC0 in TCR.

Bits 1 and 0—PB0 Mode Bits 1 and 0 (PB0MD1, PB0MD0): These bits select the func PB0/TIOCD0/TCLKB.

Note: \* Timer clock input A (TCLKA) is selected when the TPU phase counting mode is

Bit 1: PB0MD1	Bit 0: PB0MD0	Description
0	0	General input/output (PB0) (II
	1	Reserved
1	0	TPU0 input capture input/output compare (TIOCD0)*
	1	EtherC Wake-On-LAN output (WOL)

Note: \* Timer clock input B (TCLKB) is selected when the TPU phase counting mode is according to the setting of bits TPSC2 to TPSC0 in TCR.

Rev. 2.00 Mar 09, 2006 page 792 of 906 REJ09B0292-0200

Bit:	7	6	5	4	3	2
	PB7 IOR	PB6	PB5	PB4	PB3	PB2
	IOR	IOR	IOR	IOR	IOR	IOR
Initial value:	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W

1 PB' IOF 0 R/W

The port B I/O register (PBIOR) is a 16-bit read/write register that selects the input/or direction of the 16 multiplex pins in port B. Bits PB15IOR to PB0IOR correspond to pins in port B. PBIOR is enabled when port B pins function as general input pins (PB and disabled otherwise. When port B pins function as PB15 to PB0, a pin becomes an the corresponding bit in PBIOR is set to 1, and an input when the bit is cleared to 0.

PBIOR is initialized to H'0000 by a power-on reset. It is not initialized by a manual re standby mode or sleep mode.

Rev. 2.00 Mar 09, 2006 pag REJ09

Rev. 2.00 Mar 09, 2006 page 794 of 906 REJ09B0292-0200

(PFC).) Ports A and B are each provided with a data register for storing pin data.

#### 20.2 Port A

Port A is an input/output port with the 14 pins shown in figure 20.1. Of the 14 pins, the has no port data register bit, and is multiplexed as an internal clock pin.




Figure 20.1 Port A

#### 20.2.2 Port A Data Register (PADR)

Bit:	15	14	13	12	11	10	9
	_		PA13DR	PA12DR	PA11DR	PA10DR	PA9DF
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	PA7DR	PA6DR	PA5DR	PA4DR	_	PA2DR	PA1DF
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R	R/W	R/W

The port A data register (PADR) is a 16-bit read/write register that stores port A data. I and 3 are reserved: they always read 0, and the write value should always be 0. Bits PA PA0DR correspond to pins PA13 to PA0. When a pin functions as a general output, if a written to PADR, that value is output directly from the pin, and if PADR is read, the re is returned directly regardless of the pin state. When a pin functions as a general input, read the pin state, not the register value, is returned directly. If a value is written to PAI although that value is written into PADR it does not affect the pin state. Table 20.2 sun port A data register read/write operations.

PADR is initialized to H'0000 by a power-on reset. It is not initialized by a manual rese standby mode or sleep mode.

Rev. 2.00 Mar 09, 2006 page 796 of 906

REJ09B0292-0200

value is writter to PADK, but u affect pin state

#### 20.3 Port B

Port B is an input/output port with the 16 pins shown in figure 20.2.




Figure 20.2 Port B

#### **Register Configuration** 20.3.1

Table 20.3 shows the port B register.

Rev. 2.00 Mar 09, 2006 pag

REJ09

Initial value:	0	0	0	0	0	0	0
R/W:	R/W						
Bit:	7	6	5	4	3	2	1
	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DF

0

R/W

PB15DR PB14DR PB13DR PB12DR PB11DR PB10DR

0

R/W

0

R/W

0

R/W

PB9DI

0

R/W

do

do

do

PB15DR to PB0DR correspond to pins PB15 to PB0. When a pin functions as a general avalue is written to PBDR, that value is output directly from the pin, and if PBDR is register value is returned directly regardless of the pin state. When a pin functions as a input, if PBDR is read the pin state, not the register value, is returned directly. If a value to PBDR, although that value is written into PBDR it does not affect the pin state. Table shows port B data register read/write operations.

PBDR is initialized to H'0000 by a power-on reset. It is not initialized by a manual rese

The port B data register (PBDR) is a 16-bit read/write register that stores port B data. E

standby mode or sleep mode.

0

R/W

Table 20.4 Port B Data Register (PBDR) Read/Write Operations

PBIOR	Pin Function	Read	Write
0	General input	Pin state	Value is written to PBDR, but affect pin state
	Other than general input	Pin state	Value is written to PBDR, but affect pin state
1	General output	PBDR value	Write value is output from pin
	Other than general output	PBDR value	Value is written to PBDR, but affect pin state

Rev. 2.00 Mar 09, 2006 page 798 of 906 REJ09B0292-0200

Initial value:

R/W:

0

R/W

#### 21.1.1 **Power-Down Modes**

The following modes and function are provided as power-down modes:

- 1. Sleep mode
- 2. Standby mode
- 3. Module standby function (UBC, DMAC, DSP, FRT, SCIF1-2, TPU, SIOF, SIO1-2)

Table 21.1 shows the transition conditions for entering the modes from the program en state, as well as the CPU and peripheral module states in each mode and the procedure canceling each mode.

Rev. 2.00 Mar 09, 2006 pag

REJ09 RENESAS

	in SBYCR1					
Standby mode	SLEEP instruction executed with SBY bit set to 1 in SBYCR1	Halted	Halted	Halted	Halted, and register values held	UBC: Halted, and register values held Other than UBC: Halted
Module standby	MSTP bit for relevant	Runs	Runs	When MSTP	Runs	When an MSTP bit is

Runs

Halted Halted

is 1,

the clock

supply is

R/W

R/W

R/W

halted

Runs

Runs

supply to

module is

halted

**Initial Value** 

H'00

H'00

1, the clock

the relevant

Runs

Held or

impedance ;

FRT, and

SCIF1, 2

pins are

operate

**Address** 

H'FFFFFE91

H'FFFFFE93

initialized,

and others

Ac

8

high

Sleep

mode

SLEEP

function module is

21.1.2

set to 1

Register

Standby control register 1

Standby control register 2

instruction executed with SBY bit set to 0

 	.4	~	

Table 21.2 shows the register configuration.

1 able 21.2	Register Configuration
Name	Abbreviation

Rev. 2.00 Mar 09, 2006 page 800 of 906 REJ09B0292-0200 RENESAS

SBYCR1

SBYCR2

R/W: R/W R/W R/W R R/W

Standby control register 1 (SBYCR1) is an 8-bit read/write register that sets the powe mode. SBYCR is initialized to H'00 by a reset.

Bit 7—Standby (SBY): Specifies transition to standby mode. To enter the standby mode WDT (set the TME bit in WTCSR to 0) and set the SBY bit.

Bit 7: SBY	Description
0	Executing a SLEEP instruction puts the chip into sleep mode
1	Executing a SLEEP instruction puts the chip into standby mode

Bit 6—Port High Impedance (HIZ): Selects whether output pins are set to high imped retain the output state in standby mode. When HIZ = 0 (initial state), the specified pin output state. When HIZ = 1, the pin goes to the high-impedance state. See Appendix I States during Resets, Power-Down States and Bus Release State, for which pins are constant.

Bit 6: HIZ	Description
0	Pin state retained in standby mode
1	Pin goes to high impedance in standby mode

Bit 5—Module Stop 5 (MSTP5): Specifies halting the clock supply to the user break (UBC). When the MSTP5 bit is set to 1, the supply of the clock to the UBC is halted.

(UBC). When the MSTP5 bit is set to 1, the supply of the clock to the UBC is halted. clock halts, the UBC registers retain their pre-halt state. Do not set this bit while the Urunning.

Bit 5: MSTP5	Description
0	UBC running
1	Clock supply to UBC halted

RENESAS

Rev. 2.00 Mar 09, 2006 pag REJ0 Bit 3—Module Stop 3 (MSTP3): Specifies halting the clock supply to the DSP unit. W MSTP3 bit is set to 1, the supply of the clock to the DSP unit is halted. When the clock operation result prior to the halt is retained. This bit should be set when the DSP unit is When the DSP unit is halted, no instructions with a DSP register, MACH, or MACL as can be used.

Bit 3: MSTP3	Description	
0	DSP running	(
1	Clock supply to DSP halted	
-		

Bit 2—Reserved: This bit is always read as 0. The write value should always be 0.

Bit 1—Module Stop 1 (MSTP1): Specifies halting the clock supply to the 16-bit free-rutimer (FRT). When the MSTP1 bit is set to 1, the supply of the clock to the FRT is halt the clock halts, all FRT registers are initialized except the FRT interrupt vector register

which holds its previous value. When MSTP1 is cleared to 0 and the FRT begins runnisstarts operating from its initial state.

Bit 1: MSTP1	Description	
0	FRT running	(
1	Clock supply to FRT halted	

Bit 0—Reserved: This bit is always read as 0. The write value should always be 0.

Rev. 2.00 Mar 09, 2006 page 802 of 906

REJ09B0292-0200



Standby control register 2 (SBYCR2) is an 8-bit read/write register that sets the powe state. SBYCR2 is initialized to H'00 by a reset.

Bits 7 and 6—Reserved: These bits are always read as 0. The write value should always

Bit 5—Module Stop 11 (MSTP11): Specifies halting the clock supply to the 16-bit tim unit (TPU). When the MSTP11 bit is set to 1, the supply of the clock to the TPU is ha the clock halts, the TPU retains its pre-halt state, and the TPU interrupt vector register retains its pre-halt value. Therefore, when MSTP11 is cleared to 0 and the clock supply is resumed, the TPU starts operating again.

## Rit 5: MSTP11 Description

BICS. MISTETT	Description
0	TPU running
1	Clock supply to TPU halted

Bit 4—Module Stop 10 (MSTP10): Specifies halting the clock supply to SIO channel MSTP10 bit is set to 1, the supply of the clock to SIO channel 2 is halted. When the c SIO channel 2 retains its pre-halt state, and the SIO channel 2 interrupt vector register retains its pre-halt value. Therefore, when MSTP10 is cleared to 0 and the clock supply

DIA A. MOTDAO

channel 2 is restarted, operation starts again.

BIT 4: WISTP10	Description	
0	SIO channel 2 running	
1	Clock supply to SIO channel 2 halted	

1 Clock suppl	y to	SIO	channel	1 halted
---------------	------	-----	---------	----------

Description SCIE2 rupping

is set to 1, the supply of the clock to SIOF is halted. When the clock halts, SIOF retains state, and the SIOF interrupt vector register in the INTC retains its pre-halt value. There MSTP8 is cleared to 0 and the clock supply to SIOF is restarted, operation starts again.

Bit 2—Module Stop 8 (MSTP8): Specifies halting the clock supply to SIOF. When the

Bit 2: MSTP8	Description	
0	SIOF running	(Ir
1	Clock supply to SIOF halted	

Bit 1—Module Stop 7 (MSTP7): Specifies halting the clock supply to SCIF2. When the bit is set to 1, the supply of the clock to SCIF2 is halted. When the clock halts, the SCI are initialized, but the SCIF2 interrupt vector register in the INTC retains its pre-halt va Therefore, when MSTP7 is cleared to 0 and SCIF2 begins running again, it starts opera its initial state.

0	SCIF2 running (II
1	Clock supply to SCIF2 halted
Bit 0-	-Module Stop 6 (MSTP6): Specifies halting the clock supply to SCIF1. When the

bit is set to 1, the supply of the clock to SCIF1 is halted. When the clock halts, the SCI are initialized, but the SCIF1 interrupt vector register in the INTC retains its pre-halt va Therefore, when MSTP6 is cleared to 0 and SCIF1 begins running again, it starts opera its initial state.

Bit 0: MSTP6	Description
0	SCIF1 running
1	Clock supply to SCIF1 halted

Rev. 2.00 Mar 09, 2006 page 804 of 906

REJ09B0292-0200

Bit 1: MSTP7



(Ir

## 21.3.2 **Canceling Sleep Mode**

Sleep mode is canceled by an interrupt, DMA address error, power-on reset, or manual Cancellation by an Interrupt: When an interrupt occurs, sleep mode is canceled and

exception handling is executed. Sleep mode is not canceled if the interrupt cannot be because its priority level is equal to or less than the mask level set in the CPU's status (SR) or if an interrupt by an on-chip peripheral module is disabled at the peripheral m

Cancellation by a DMA Address Error: If a DMA address error occurs, sleep mode and DMA address error exception handling is executed.

**Cancellation by a Power-On Reset:** A power-on reset cancels sleep mode.

**Cancellation by a Manual Reset:** A manual reset cancels sleep mode.

## 21.4 **Standby Mode**

### 21.4.1 **Transition to Standby Mode**

To enter standby mode, set the SBY bit to 1 in SBYCR1, then execute the SLEEP ins chip switches from the program execution state to standby mode. The NMI interrupt of accepted when the SLEEP instruction is executed, or for the following five cycles. In mode, the clock supply to all on-chip peripheral modules is halted as well as the CPU register contents are held, and some on-chip peripheral modules are initialized.

Rev. 2.00 Mar 09, 2006 pag



		address registers 0 and 1  DMA transfer count registers 0 and 1  DMA request/ response selection control registers 0 and 1  Vector number setting registers DMA0 and DMA1
Watchdog timer (WDT)	Bits 7–5 of the timer control/status register	Bits 2–0 of the timer control/status register
	Reset control/status register	Timer counter
16-bit free-running timer (FRT)	All registers	_
Serial communication interface with FIFO (SCIF1–2)	All registers	_
Serial I/O with FIFO (SIOF)	_	All registers
Serial I/O (SIO1-2)	_	All registers
User debug interface (H-UDI)	_	All registers
16-bit timer pulse unit (TPU)	_	All registers
Pin function controller (PFC)	_	All registers
Ethernet controller direct memory access controller (E-DMAC)	All registers	_
Ethernet controller (EtherC)	All registers	_
Others	_	Standby control register 1, 2
		Frequency modification register
Rev. 2.00 Mar 09, 2006 page 8 REJ09B0292-0200	806 of 906 ■ <b>RENES∆</b>	S

register 0, 1

DMA operation register

address registers 0

DMA destination

and 1

controller (DMAC)

standby mode is entered (when the clock is halted), and goes low on recovering from mode (when the clock starts after oscillation has stabilized). The low level at the NMI be held for at least 3 cycles after the start of clock signal output from the CKIO pin. V mode is canceled by a rising edge in the NMI signal, insure that the NMI pin goes low standby mode is entered (when the clock is halted), and goes high on recovering from mode (when the clock starts after oscillation has stabilized). The high level at the NM

Cancellation by a Power-On Reset: A power-on reset cancels standby mode.

be held for at least 3 cycles after the start of clock signal output from the CKIO pin.

Cancellation by a Manual Reset: A manual reset cancels standby mode.

## 21.4.3 Standby Mode Cancellation by NMI Interrupt

The following example describes moving to the standby mode upon the fall of the NM clearing the standby mode when the NMI signal rises. Figure 21.1 shows the timing.

When the NMI pin level changes from high to low after the NMI edge select bit (NMI interrupt control register (ICR) has been set to 0 (detect falling edge), an NMI interrupt accepted. When the NMIE bit is set to 1 (detect rising edge) by the NMI exception set the standby bit (SBY) of the standby control register 1 (SBYCR1) is set to 1 and a SL instruction is executed, the standby mode is entered. The standby mode is cleared the NMI pin level changes from low level to high level. The high level at the NMI pin sho

for at least 3 cycles after the start of clock signal output from the CKIO pin.

Rev. 2.00 Mar 09, 2006 pag




Figure 21.1 Standby Mode Cancellation by NMI Interrupt

## 21.4.4 Clock Pause Function

When the clock is input from the CKIO pin, the clock frequency can be modified or the stopped. The CKPREQ/CKM pin is provided for this purpose. Note that clock pauses a accepted while the watchdog timer (WDT) is operating (i.e. when the timer enable bit (the WDT's timer control/status register (WTCSR) is 1). When the clock pause request used, the standby bit (SBY) in the standby control register 1 (SBYCR1) must be set to

inputting the request signal. The clock pause function is used as described below.

- 1. Set the TME bit in the watchdog timer's WTCSR register to 0, and set the SBY bit SBYCR1 to 1.
- 2. Apply a low level to the CKPREQ/CKM pin.
- 3. When the chip enters the standby state internally, a low level is output from the  $\overline{CK}$
- 4. After confirming that the CKPACK pin has gone low, perform clock halting or free modification.
- To cancel the clock pause state (standby state), apply a high level to the CKPREQ/( (Inside the chip, the standby state is canceled by detecting a rising edge at the CKP pin.)

Rev. 2.00 Mar 09, 2006 page 808 of 906 REJ09B0292-0200




Figure 21.2 Clock Pause Function Timing Chart (PLL Circuit 1 Operator)




Figure 21.3 Clock Pause Function Timing Chart (PLL Circuit 1 Halted

The clock pause state can be canceled by means of NMI input, in the same way as the i standby state. The clock pause request should be canceled within four CKIO clock cycl NMI input. Figure 21.4 shows the timing chart for clock pause state cancellation by me input (in the case of rising edge detection).

Rev. 2.00 Mar 09, 2006 page 810 of 906

REJ09B0292-0200




Figure 21.4 Clock Pause Function Timing Chart (Cancellation by NMI I

# 21.4.5 Notes on Standby Mode

for the oscillation settling time.

the mode transition. Initialize the cache beforehand when the cache is used after restandby mode. The contents of the on-chip RAM are not retained in standby mode is used as on-chip RAM.

2. If an an chip peripheral register is written in the 10 clock evales before the chip tree.

1. When the chip enters standby mode during use of the cache, disable the cache before

- 2. If an on-chip peripheral register is written in the 10 clock cycles before the chip translated by mode, read the register before executing the SLEEP instruction.
- 3. When using clock mode 0, 1, or 2, the CKIO pin is the clock output pin. Note the when standby mode is used in these clock modes. When standby mode is canceled unstable clock is output from the CKIO pin during the oscillation settling time after This also applies to clock output in the case of cancellation by a power-on reset or reset. Power-on reset and manual reset input should be continued for a period at let
- 4. Before entering the standby mode, stop operation of the internal DMAC (E-DMADMAC).

With the module standby function, the external pins of the DMAC and SIO0-SIO2 onperipheral modules retain their states prior to halting, as do DMAC, DSP, and SIO0-SI registers. The external pins of the FRT, SCIF1-2, and TPU are reset and all their regist initialized.

An on-chip peripheral module corresponding to a module standby bit must not be switch module standby state while it is running. Also, interrupts from a module placed in the r state should be disabled.

## 21.5.2 **Clearing the Module Standby Function**

Clear the module standby function by clearing the MSTP11–MSTP3, MSTP1 bits, or b on reset or manual reset.

Rev. 2.00 Mar 09, 2006 page 812 of 906

REJ09B0292-0200

Power supply voltage (5 V I/O)	$PV_{CC}$	-0.3 to +7.0
Input voltage (excluding 5 V I/O)	Vin	-0.3 to V <sub>cc</sub> +0.3
Input voltage (5 V I/O)	$V_{in}$	-0.3 to PV <sub>cc</sub> +0.3
Operating temperature	T <sub>opr</sub>	–20 to +75
Storage temperature	T <sub>stg</sub>	–55 to +125
Notes: 1. Permanent damage to t	he chip m	ay result if the maximum ratings are exce
<ol><li>When powering on, turn</li></ol>	on the 5	V I/O power supply (PV <sub>CC</sub> ) after, or at the

Symbol

 $V_{CC}$ 

Value

-0.3 to +4.2

Item

Power supply voltage (internal)

as, the internal power supply ( $V_{CC}$ ). When powering off, cut Vcc after, or at time as, PV<sub>CC</sub>.

Rev. 2.00 Mar 09, 2006 pag

REJO

		-,		71	mux		
Input high voltage	RES, NMI, MD4 to MD0, TRST, CKPREQ/CKM	V <sub>IH</sub>	$V_{\text{CC}} \times 0.9$	_	V <sub>CC</sub> + 0.3	V	
	Both 3.3 V and 5 V	_	2.6	_	PV <sub>CC</sub> + 0.3	V	
	EXTAL, CKIO	<del>_</del>	$\overline{V_{CC} \times 0.9}$	_	V <sub>CC</sub> + 0.3	V	
	Other input pins	<del>-</del>	$\overline{V_{CC} \times 0.7}$	_	V <sub>CC</sub> + 0.3	V	
Input low voltage	RES, NMI, MD4 to MD0, TRST, CKPREQ/CKM	V <sub>IL</sub>	-0.3	_	$V_{CC} \times 0.1$	V	
	Other input pins	_	-0.3	_	0.8	V	
Schmitt trigger	PB14/RXD1, PB5/SRS1/RXD2	VT	_	_	0.8	V	
input voltage		VT <sup>+</sup>	4.0	_	_	V	PV <sub>CC</sub> =
		VT <sup>+</sup>	2.6	_	_	V	Other t
		$VT^{+} - VT$	0.3	_	_	V	
Input leakage	All input pins	l <sub>in</sub>	_	_	1.0	μΑ	$V_{in} = 0$ $V_{CC} - 0$
current							$V_{in} = 0$ $PV_{CC}$
leakage	All I/O and output pins (off status)	I <sub>TSI</sub>	_	_	1.0	μΑ	$V_{in} = 0$ $V_{CC} - 0$
current							$V_{in} = 0$ PV <sub>CC</sub> -
	Dath 2 2 1/	17	PV <sub>CC</sub> - 0.7			V	I <sub>OH</sub> = -
Output	Both 3.3 V and 5 V	$V_{OH}$	F VCC - 0.7			v	0
high	Other output pins	_ <b>V</b> OH	$\frac{V_{CC} - 0.7}{V_{CC} - 0.5}$	_	_	V	I <sub>OH</sub> = -
•		_ <b>V</b> OH					
high voltage	Other output pins	V <sub>OL</sub>	V <sub>CC</sub> - 0.5	_		V	I <sub>OH</sub> = -

Symbol win Typ wax Unit Test C

item

		_	_	300	mA	3.6 V, opera 62.5 N not us
	Sleep mode	_	_	250	mA	3.6 V, opera 62.5 N periph modul
	Standby mode	_	_	990	μΑ	
e:	Do not leave the PLLVcc and PLLVs	ss pins oper	when	the PLL circ	cuit is	not use

Note: To protect chip reliability, do not exceed the output current values in table 22.3.

dissipation

**Table 22.3 Permissible Output Currents** 

Conditions:  $V_{CC} = PLLV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}$ 

$V_{SS} = PV_{SS} = PLLV_{SS} = 0 V$	$^{\prime}$ , Ta = -20 to +75°C		
Item	Symbol	Min	
Permissible output low current (per pin)	I <sub>OL</sub>	_	

the PLLVcc pin to Vcc and the PLLVss pin to Vss.

Permissible output low current (total)  $\Sigma I_{OL}$ Permissible output high current (per pin)  $-I_{OH}$ Permissible output high current (total)  $\Sigma$ (-I<sub>OH</sub>)

Typ

opera 62.5 N used

Max 2.0

80

2.0

25

Item		Symbol	Min	Тур	Max	Unit
Operating	CPU, DSP	f	1	_	62.5	MHz
frequency	External bus (SDRAM not used)		1	_	31.25	
	External bus (SDRAM used)		1	_	62.5	
	Peripheral modules		1	_	31.25	_

	•		
CKIO c	ock output frequency	f <sub>OP</sub>	1* <sup>5</sup> , 8* <sup>6</sup>
CKIO c	ock output cycle time	t <sub>cyc</sub>	16
CKIO c	ock output low-level pulse width	t <sub>CKOL</sub>	3
CKIO c	ock output high-level pulse width	tскон	3
CKIO c	ock rise time	tckor	_
CKIO c	ock fall time	t <sub>CKOF</sub>	_
Power-	on oscillation stabilization time	tosc1	10
Standby	y recovery oscillation stabilization	t <sub>OSC2</sub>	10
Standby	y recovery oscillation stabilization	t <sub>osc3</sub>	10
PLL syr	nchronization stabilization time	t <sub>PLL</sub>	1
Notes:	1. When PLL circuit 2 is operating		
	2. When PLL circuit 2 is not used		
	3. When PLL circuit 1 is operating		
	4. When PLL circuit 1 is not used		
	5. When PLL circuit 1 and 2 are no	t used	
	6. When PLL circuit 1 or 2 is opera	ting	

EXTAL clock input cycle time

EXTAL clock input rise time

EXTAL clock input fall time

CKIO clock input frequency

CKIO clock input cycle time

CKIO clock input rise time

CKIO clock input fall time

EXTAL clock input low-level pulse width

EXTAL clock input high-level pulse width

CKIO clock input low-level pulse width

CKIO clock input high-level pulse width



 $t_{\text{EXcyc}}$ 

 $t_{\mathsf{EXL}}$ 

 $t_{EXH}$ 

 $t_{EXR}$ 

 $t_{EXF}$ 

 $f_{CKI}$ 

tcKlcyc

tckil

t<sub>CKIH</sub>

tckir

tckif

32

1

32

8\*1, 12\*2

8\*1, 12\*2

8\*3, 12\*4

8\*3, 12\*4

1000

4

4

4

4

5

5

62.5

1000\*5

125<sup>\*6</sup>

31.25

1000

ns

ns ns

ns

ns

ms

MHz

MHz



Rev. 2.00 Mar 09, 2006 pag

Note: \* When clock is input from EXTAL pin

Figure 22.1 EXTAL Clock Input Timing




Figure 22.2 CKIO Clock Input Timing




Figure 22.3 CKIO Clock Output Timing

Rev. 2.00 Mar 09, 2006 page 818 of 906 REJ09B0292-0200




Figure 22.4 Power-On Oscillation Stabilization Time at Power-On




Figure 22.5 Oscillation Stabilization Time after Standby Recovery (Recovery

Rev. 2.00 Mar 09, 2006 pag

Note: Oscillation stabilization time when using on-chip crystal oscillator

Figure 22.6 Oscillation Stabilization Time after Standby Recovery (Recovery




Figure 22.7 PLL Synchronization Stabilization Time

Rev. 2.00 Mar 09, 2006 page 820 of 906 REJ09B0292-0200

RES pulse width	t <sub>RESW</sub>	20	_	$t_Pcyc$
NMI reset setup time	t <sub>NMIRS</sub>	t <sub>Pcyc</sub> + 10	_	ns
NMI reset hold time	t <sub>NMIRH</sub>	t <sub>Pcyc</sub> + 10	_	ns
NMI rise and fall time	t <sub>NMIr</sub> , t <sub>NMIf</sub>	_	200	ns
RES setup time*	t <sub>RESS</sub>	3t <sub>Ecyc</sub> + 40	_	ns 2
NMI setup time*	t <sub>NMIS</sub>	40	_	ns
IRL3-IRL0 setup time*	t <sub>IRLS</sub>	30	_	ns
NMI hold time	t <sub>NMIH</sub>	20	_	ns
IRL3-IRL0 hold time*	t <sub>IRLH</sub>	20	_	ns
BRLS setup time	t <sub>BLSS</sub>	10	_	ns 2
BRLS hold time	t <sub>BLSH</sub>	5	_	ns
BGR delay time	t <sub>BGRD</sub>	_	15	ns
Bus tri-state delay time	t <sub>BOFF</sub>	0	35	ns
Bus buffer on time	t <sub>BON</sub>	0	35	ns
Note: * The RES, NMI, and IRL3-IR	L0 signals ar	e asynchrono	us inputs. If	the setup tir

here are observed, a transition is judged to have occurred at the fall of the cloc setup times cannot be observed, recognition may be delayed until the next fall 




Figure 22.8 Reset Input Timing

Rev. 2.00 Mar 09, 2006 pag




Figure 22.9 Interrupt Signal Input Timing




Figure 22.10 Bus Release Timing

Rev. 2.00 Mar 09, 2006 page 822 of 906 REJ09B0292-0200

Read/write delay time	t <sub>RWD</sub>	1	14	ns	22.11, 12, 15, 16, 18, 25, 28 to 34, 39, 42 to
Read strobe delay time 1	t <sub>RSD1</sub>	_	14	ns	22.11, 12, 15, 16, 22, 37, 39, 40, 42 to 44
Read data setup time 1	t <sub>RDS1</sub>	8	_	ns	22.11, 33, 37, 42 to 4
Read data setup time 2 (EDO)	t <sub>RDS2</sub>	8		ns	22.39, 40
Read data setup time 3 (SDRAM)	t <sub>RDS3</sub>	6.5		ns	22.15, 16
Read data hold time 2	t <sub>RDH2</sub>	0	_	ns	22.11, 42
Read data hold time 4 (SDRAM)	t <sub>RDH4</sub>	2	_	ns	22.15, 16
Read data hold time 5 (DRAM)	t <sub>RDH5</sub>	0	_	ns	22.33, 37
Read data hold time 6 (EDO)	t <sub>RDH6</sub>	3	_	ns	22.39, 40
Read data hold time 7 (EDO)	t <sub>RDH7</sub>	1	_	ns	22.39
Read data hold time 8 (interrupt vector)	t <sub>RDH8</sub>	2	_	ns	22.43, 44
Write enable delay time 1	t <sub>WED1</sub>	_	14	ns	22.11, 12
Write data delay time 1 (except Eø: Iø = 1:1)	t <sub>WDD1</sub>	_	22	ns	22.12, 22, 24, 26, 34,
Write data delay time 2 (Eø: Iø = 1:1)	t <sub>WDD2</sub>	_	12	ns	22.25, 27
Write data hold time 1	t <sub>WDH1</sub>	2	_	ns	22.12, 22, 24 to 27, 3
Data buffer on time	$t_{DON}$	_	15	ns	22.12, 22, 24, 25, 34
Data buffer off time	t <sub>DOF</sub>	_	15	ns	22.12, 22, 24, 25, 34

 $t_{\text{BSD}}$ 

 $t_{\text{CSD1}}$ 

 $t_{\text{CSD2}}$ 

1

BS delay time

CS delay time 1

CS delay time 2





Rev. 2.00 Mar 09, 2006 pag

REJ0

28, 30 to 34, 37 to 40,

22.11, 12, 15, 16, 18,

25, 28, 30, 31, 33, 34,

22.11, 12, 15, 16, 18,

28, 30 to 34, 39, 41, 4

22.11, 12, 33, 34, 39,

15

14

14

ns

ns

ns

OE delay time 2	$t_{OED2}$	_
IVECF delay time	$t_{IVD}$	_
Row address setup time	t <sub>ASR</sub>	0
Column address setup time	t <sub>ASC</sub>	0
Data input setup time	t <sub>DS</sub>	0
Read/write address setup time	t <sub>AS</sub>	0
REFOUT delay time	t <sub>REFOD</sub>	_

Rev. 2.00 Mar 09, 2006 page 824 of 906

REJ09B0292-0200

WAIT hold time

DQM delay time

CKE delay time

OE delay time 1

RAS delay time 1 (SDRAM)

RAS delay time 3 (EDO)

CAS delay time 1 (SDRAM)

CAS delay time 2 (DRAM)

RAS delay time 2 (DRAM, EDO)

5

1

\_\_\_

1

1

1

 $t_{WTH}$ 

t<sub>RASD1</sub>

t<sub>RASD2</sub>

t<sub>RASD3</sub>

t<sub>CASD1</sub>

 $t_{\text{CASD2}}$ 

 $t_{DQMD}$ 

**t**CKED

t<sub>OED1</sub>

22.13, 14, 35, 36,

22.15 to 18, 20 to

22.33, 34, 39, 41

22.15, 16, 17, 18,

22.33, 34, 37 to 41

22.15, 16, 18 to 20

22.39

29 22.32

22.39

22.39

22.43, 44

22.34, 38

22.11, 12

22.46

22.33, 34, 39

22.33, 34, 37, 38,

to 32, 42

ns

14

14

14

14

14

14

14

14

#### 27, 28, 30, 31, 32 CS delay time 1 2.5 9.5 22.15, 16, 18, 20, 22 t<sub>CSD1</sub> ns 28, 30, 31, 32 Read/write delay time 2.5 9.5 22.15, 16, 18, 20, 21 t<sub>RWD</sub> ns 28, 29, 30, 31, 32 DQM delay time 2.5 9.5 22.15, 16, 18, 19, 20 $t_{DQMD}$ ns 26, 27, 28, 29 RAS delay time 1 2.5 9.5 22.15, 16, 17, 20, 21 t<sub>RASD1</sub> ns (SDRAM) 25, 28, 29, 30, 31, 32 CAS delay time 1 2.5 9.5 22.15, 16, 17, 18, 22 t<sub>CASD1</sub> ns (SDRAM) 26, 27, 28, 30, 31, 32 CKE delay time 2.5 9.5 22.32 **t**CKED ns

2

4

9.5

11

ns

ns

ns

 $t_{\text{WDD2}}$ 

 $t_{\text{WDH1}}$ 

 $t_{\mathsf{AD}}$ 

(SDRAM)

(Eø: Iø = 1:1)

Write data delay time 2

Write data hold time 1

Address delay time

RENESAS


Rev. 2.00 Mar 09, 2006 pag

REJ09

22.25, 27

22.25, 27

22.15, 16, 18, 20, 22




Notes: 1. t<sub>RDH2</sub> is measured from the rise of  $\overline{\text{CSn}}$  or  $\overline{\text{RD}}$ , whichever comes first.

2. DACKn waveform when active-high is specified

Figure 22.11 Basic Read Cycle (No Wait)

Rev. 2.00 Mar 09, 2006 page 826 of 906 REJ09B0292-0200





Note: \* DACKn waveform when active-high is specified

Figure 22.12 Basic Write Cycle (No Wait)

Rev. 2.00 Mar 09, 2006 pag

REJO

<del>CSn</del>		
RD/WR		X///
RD		
WEn · DQMxx		
D31-D0		
DACKn*		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
WAIT		twr+
RAS		
CAS · OE		
CKE		
Note: * DACKn waveform	m when active-high is specified	

Figure 22.13 Basic Bus Cycle (1 Wait Cycle)


Rev. 2.00 Mar 09, 2006 page 828 of 906 REJ09B0292-0200

CSn	
RD/WR	
RD	
WEn · DQMxx	
D31–D0	
DACKn*	twis twil twis twill
WAIT	
RAS	
CAS · OE	
CKE	

Figure 22.14 Basic Bus Cycle (External Wait Input)

RENESAS

Rev. 2.00 Mar 09, 2006 pag REJ09




accessed.

2. DACKn waveform when active-high is specified

Figure 22.15 Synchronous DRAM Read Bus Cycle (RCD = 1 Cycle, CAS Latency = 1 Cycle, Burst = 4)

Rev. 2.00 Mar 09, 2006 page 830 of 906

REJ09B0292-0200



2. DACKn waveform when active-high is specified

Figure 22.16 Synchronous DRAM Single Read Bus Cycle (RCD = 1 Cycle, CAS Latency = 1 Cycle, Burst = 4)

RENESAS

Rev. 2.00 Mar 09, 2006 pag REJ09




Figure 22.17 Synchronous DRAM Read Bus Cycle (RCD = 2 Cycles, CAS Latency = 2 Cycles, Burst = 4)

Rev. 2.00 Mar 09, 2006 page 832 of 906 REJ09B0292-0200





Figure 22.18 Synchronous DRAM Read Bus Cycle (Bank Active, Same Row Access, CAS Latency = 1 Cycle)

RENESAS

Rev. 2.00 Mar 09, 2006 pag



# Figure 22.19 Synchronous DRAM Read Bus Cycle (Bank Active, Same Row Access, CAS Latency = 2 Cycles)

Rev. 2.00 Mar 09, 2006 page 834 of 906 REJ09B0292-0200




Figure 22.20 Synchronous DRAM Read Bus Cycle (Bank Active, Different Row Access, TRP = 1 Cycle, RCD = 1 Cycle, CAS Latence

RENESAS

Rev. 2.00 Mar 09, 2006 pag REJ09





Figure 22.21 Synchronous DRAM Read Bus Cycle (Bank Active, Different Roy TRP = 2 Cycles, RCD = 1 Cycle, CAS Latency = 1 Cycle)

Rev. 2.00 Mar 09, 2006 page 836 of 906 REJ09B0292-0200



Notes: 1. Dotted line shows the case where synchronous DRAM in a different CS spa accessed.

2. DACKn waveform when active-high is specified

Figure 22.22 Synchronous DRAM Write Bus Cycle (RASD = 0, RCD = 1 Cycle, TRWL = 1 Cycle)







Figure 22.23 Synchronous DRAM Write Bus Cycle
(RASD = 0, RCD = 2 Cycles, TRWL = 2 Cycles)

Rev. 2.00 Mar 09, 2006 page 838 of 906

REJ09B0292-0200



Note: \* DACKn waveform when active-high is specified

Figure 22.24 Synchronous DRAM Write Bus Cycle (Bank Active, Same Row Access, I\u03c4:E\u03c4 other than 1:1)







Figure 22.25 Synchronous DRAM Write Cycle (Bank Active, Same Row Access, Iφ:Εφ = 1:1)

Rev. 2.00 Mar 09, 2006 page 840 of 906 REJ09B0292-0200



Note: \* DACKn waveform when active-high is specified

Figure 22.26 Synchronous DRAM Continuous Write Cycle (Bank Active, Same Row Access, I\phy:E\phi other than 1:1)






Figure 22.27 Synchronous DRAM Continuous Write Cycle (Bank Active, Same Row Access, I\u03c4:E\u03c4 = 1:1)

Rev. 2.00 Mar 09, 2006 page 842 of 906

REJ09B0292-0200






Figure 22.28 Synchronous DRAM Write Bus Cycle

(Bank Active, Different Row Access, TRP = 1 Cycle, RCD = 1 Cycle)

RENESAS





Figure 22.29 Synchronous DRAM Write Bus Cycle (Bank Active, Different Row Access, TRP = 2 Cycles, RCD = 2 Cycles)

Rev. 2.00 Mar 09, 2006 page 844 of 906

REJ09B0292-0200



Note: An auto-refresh cycle is always preceded by a precharge cycle. The number of cycles between the two is determined by the number of cycles specified by TRP.

Figure 22.30 Synchronous DRAM Auto-Refresh Cycle (TRAS = 4 Cycles)







Figure 22.31 Synchronous DRAM Auto-Refresh Cycle (Shown from Precharge Cycle, TRP = 1 Cycle, TRAS = 4 Cycles)

Rev. 2.00 Mar 09, 2006 page 846 of 906 REJ09B0292-0200



between the two is determined by the number of cycles specified by TRP.

Figure 22.32 Synchronous DRAM Self-Refresh Cycle (TRAS = 3)

Rev. 2.00 Mar 09, 2006 pag

REJ09




Figure 22.33 DRAM Read Cycle (TRP = 1 Cycle, RCD = 1 Cycle, No Wait)

Rev. 2.00 Mar 09, 2006 page 848 of 906

REJ09B0292-0200






Figure 22.34 DRAM Write Cycle (TRP = 1 Cycle, RCD = 1 Cycle, No Wait)




Figure 22.35 DRAM Bus Cycle (TRP = 2 Cycles, RCD = 2 Cycles, 1 Wait)

Rev. 2.00 Mar 09, 2006 page 850 of 906

REJ09B0292-0200




Figure 22.36 DRAM Bus Cycle (TRP = 1 Cycle, RCD = 1 Cycle, External Wait Input)

Rev. 2.00 Mar 09, 2006 pag

REJ0





Figure 22.37 DRAM Burst Read Cycle (TRP = 1 Cycle, RCD = 1 Cycle, No Wait)

Rev. 2.00 Mar 09, 2006 page 852 of 906

REJ09B0292-0200




Note: \* DACKn waveform when active-high is specified

Figure 22.38 DRAM Burst Write Cycle (TRP = 1 Cycle, RCD = 1 Cycle, No Wait)

Rev. 2.00 Mar 09, 2006 pag

REJ0



2.  $t_{RDH7}$  is measured from the rise of  $\overline{RAS}$  or  $\overline{CAS} \cdot \overline{OE}$ , whichever comes first.

Figure 22.39 EDO Read Cycle (TRP = 1 Cycle, RCD = 1 Cycle, No Wait)

Rev. 2.00 Mar 09, 2006 page 854 of 906 REJ09B0292-0200






Figure 22.40 EDO Burst Read Cycle (TRP = 1 Cycle, RCD = 1 Cycle, No Wait)

RENESAS

Rev. 2.00 Mar 09, 2006 pag

REJ0




Figure 22.41 DRAM CAS-Before-RAS Refresh Cycle (TRP = 1 Cycle, TRAS = 2 Cycles)

Rev. 2.00 Mar 09, 2006 page 856 of 906

REJ09B0292-0200




Figure 22.42 Burst ROM Read Cycle (Wait = 1)

RENESAS

Rev. 2.00 Mar 09, 2006 pag

REJ0




Figure 22.43 Interrupt Vector Fetch Cycle (No Wait, I\phi:E\phi = 1:1)

Rev. 2.00 Mar 09, 2006 page 858 of 906 REJ09B0292-0200




Figure 22.44 Interrupt Vector Fetch Cycle (No Wait, Io:Eo other than 1:1)

REJO




Figure 22.45 Interrupt Vector Fetch Cycle (External Wait Input, Io: Eo other than 1:1)





Figure 22.46 REFOUT Delay Time

Rev. 2.00 Mar 09, 2006 page 860 of 906 REJ09B0292-0200



 $t_{\text{DRQH}}$ 

DREQ0, DREQ1 hold time

Figure 22.47 DREQ0, DREQ1 Input Timing

5

ns

$(t_{\text{Ecyc}}:t_{\text{Pcyc}}=1:2)$	*FIC3	Cyc - CC		110	
Input capture input setup time (t <sub>Ecyc</sub> :t <sub>Pcyc</sub> = 1:4)	t <sub>FICS</sub>	3t <sub>cyc</sub> + 50	_	ns	22
Input capture input hold time	t <sub>FICH</sub>	50	_	ns	22
Timer clock input setup time (tEcyc:tPcyc = 1:1)	t <sub>FCKS</sub>	50	_	ns	22
Timer clock input setup time $(t_{Ecyc}:t_{Pcyc} = 1:2)$	t <sub>FCKS</sub>	t <sub>cyc</sub> + 50	_	ns	22
Timer clock input setup time (t <sub>Ecyc</sub> :t <sub>Pcyc</sub> = 1:4)	t <sub>FCKS</sub>	3t <sub>cyc</sub> + 50	_	ns	22
Timer clock pulse width (single edge specified)	t <sub>FCKWH</sub>	4.5	_	t <sub>Pcyc</sub>	22
Timer clock pulse width (both edges specified)	t <sub>FCKWL</sub>	8.5	_	t <sub>Pcyc</sub>	
CKIO	t <sub>FOCD</sub>			<del>-</del>	
FTOA, FTOB	*				

 $t_{\text{FICS}} \\$ 

 $t_{\text{FICS}}$ 

50

 $t_{cyc} + 50$ 

22

22

ns

ns

t<sub>FICS</sub>

Figure 22.48 FRT Input/Output Timing  $(t_{Ecyc}; t_{Pcyc} = 1:1)$ 

Rev. 2.00 Mar 09, 2006 page 862 of 906 REJ09B0292-0200

FTI

Input capture input setup time

Input capture input setup time

 $(t_{Ecyc}:t_{Pcyc} = 1:1)$ 

Figure 22.49 FRT Input/Output Timing ( $t_{Ecyc}$ : $t_{Pcyc}$  other than 1:1)




Figure 22.50 FRT Clock Input Timing ( $t_{Ecyc}$ : $t_{Pcyc} = 1:1$ )




Figure 22.51 FRT Clock Input Timing ( $t_{Ecyc}$ : $t_{Pcyc}$  other than 1:1)

Input clock cycle (synchronous mode)	t <sub>scyc</sub>	6	_	t <sub>Pcyc</sub>	2
Input clock pulse width	tsckw	0.4	0.6	$t_{cscyc}$	2
Transmit data delay time (synchronous mode)	t <sub>TXD</sub>	_	100	ns	2
Receive data setup time (synchronous mode)	t <sub>RXS</sub>	100	_	ns	
Receive data hold time (synchronous mode)	t <sub>RXH</sub>	100	_	ns	
RTS delay time	t <sub>RTSD</sub>		100	ns	2
CTS setup time (synchronous mode)	t <sub>CTSS</sub>	100		ns	
CTS hold time (synchronous mode)	t <sub>CTSH</sub>	100	_	ns	




Figure 22.52 Input Clock Input/Output Timing

(receive data)

Figure 22.53 SCI Input/Output Timing (Synchronous Mode)




Figure 22.54 RTS and CTS Input/Output Timing

Rev. 2.00 Mar 09, 2006 pag

REJO

Timer input setup time (t <sub>Ecyc</sub> :t <sub>Pcyc</sub> = 1:2)		t <sub>TICS</sub>	t <sub>cyc</sub> + 50	_	ns	2
Timer input setup time (t <sub>Ecyc</sub> :t <sub>Pcyc</sub> = 1:4)		t <sub>TICS</sub>	3 <sub>tcyc</sub> + 50	_	ns	_
Timer clock input setup time (t <sub>Ecyc</sub> :t <sub>Pcyc</sub> = 1:1)		t <sub>TCKS</sub>	50	_	ns	2
Timer clock input setup time (t <sub>Ecyc</sub> :t <sub>Pcyc</sub> = 1:2)		t <sub>TCKS</sub>	t <sub>cyc</sub> + 50	_	ns	
Timer clock input setup time (t <sub>Ecyc</sub> :t <sub>Pcyc</sub> = 1:4)		t <sub>TCKS</sub>	3t <sub>cyc</sub> + 50	_	ns	_
Timer clock pulse width	Single edge specified	t <sub>TCKWH</sub>	1.5	_	$t_{\rm cyc}$	_
	Both edges specified	t <sub>TCKWL</sub>	2.5	_		




Figure 22.55 TPU Input/Output Timing ( $t_{Ecyc}$ : $t_{Pcyc} = 1:1$ )

Rev. 2.00 Mar 09, 2006 page 866 of 906 REJ09B0292-0200

Note: \* TIOCA0-TIOCA2, TIOCB0-TIOCB2, TIOCC0, TIOCD0

## Figure 22.56 TPU Input/Output Timing (t<sub>Ecyc</sub>:t<sub>Pcyc</sub> other than 1:1)




Figure 22.57 TPU Clock Input Timing




Figure 22.58 Watchdog Timer Output Timing  $(t_{Ecyc}:t_{Pcyc}=1:1)$ 




Figure 22.59 Watchdog Timer Output Timing (t<sub>Ecyc</sub>:t<sub>Pcyc</sub> other than 1:1

WD IOVI delay lille

STS0 input setup time	$t_{SFTSS}$	1
STSn input setup time (n = 1 or 2	2) t <sub>TSS</sub>	15
STS input hold time	t <sub>TSH</sub>	10
STS output delay time	$t_{TSD}$	0
STXD output delay time	t <sub>TDD</sub>	0
Note: *Specified as t <sub>Pcyc</sub> or 66.7,	whichever is greater	
Note. Opcomed as they of oc.7,	Willonever is greater.	

SRCKn, STCKn clock input cycle time

SRCK0, STCK0 clock input low-level width

SRCKn, STCKn clock input low-level width

SRCK0, STCK0 clock input high-level width t<sub>SFWH</sub>

SRCKn, STCKn clock input high-level width twh

(n = 1 or 2)

(n = 1 or 2)

(n = 1 or 2)

SRS input setup time

SRS input hold time

SRXD input setup time

SRXD input hold time

t<sub>Pcyc</sub> or\*

 $0.4 \times t_{\text{SFcyc}}$ 

 $0.4 \times t_{\text{Slcyc}}$ 

 $0.4 \times t_{SFcvc}$ 

 $0.4 \times t_{\text{Slcvc}}$ 

15

10

15

10

66.7

ns

ns

ns

ns

ns

ns

ns

ns

ns

 $t_{\mathsf{Pcyc}}$ 

ns

ns

ns

ns

REJ09

20

20

Rev. 2.00 Mar 09, 2006 pag

 $t_{\text{Slcyc}}$ 

t<sub>SFWL</sub>

 $t_{WL}$ 

 $t_{RSS}$ 

 $t_{RSH}$ 

t<sub>SRDS</sub>

**t**SRDH




Figure 22.60 SIOF / SIO Input Clock Timing




Figure 22.61 SIOF / SIO Receive Timing

Rev. 2.00 Mar 09, 2006 page 870 of 906 REJ09B0292-0200




Figure 22.62 SIOF / SIO Transmit Timing (TMn = 0 Mode)




Figure 22.63 SIOF / SIO Transmit Timing (TMn = 1 Mode)

Rev. 2.00 Mar 09, 2006 pag

REJ09

		66.7 ns	66.7 ns		
TCK clock input high-level width	t <sub>TCKH</sub>	0.4	0.6	t <sub>tcyc</sub>	
TCK clock input low-level width	t <sub>TCKL</sub>	0.4	0.6	t <sub>tcyc</sub>	
TRST pulse width	t <sub>TRSW</sub>	20	_	t <sub>tcyc</sub>	22
TRST setup time	t <sub>TRSS</sub>	40	_	ns	
TMS setup time	t <sub>TMSS</sub>	30	_	ns	22
TMS hold time	t <sub>TMSH</sub>	10	_	ns	
TDI setup time	t <sub>TDIS</sub>	30	_	ns	
TDI hold time	t <sub>TDIH</sub>	10	_	ns	
TDO delay time	troop	0	30	ns	

Note: \* Specified as t<sub>Pcyc</sub> or 66.7, whichever is greater.




Figure 22.64 H-UDI Clock Timing




Figure 22.65 H-UDI TRST Timing

Rev. 2.00 Mar 09, 2006 page 872 of 906 REJ09B0292-0200




Figure 22.66 H-UDI Input/Output Timing

### 22.3.10 I/O Port Timing

### Table 22.15 I/O Port Timing

Conditions:  $V_{CC}$  = PLLV $_{CC}$  = 3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CS}$  =  $PV_{SS}$  = PLLV $_{SS}$  = 0 V,  $PV_{CC}$  = 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V ±

Item	Symbol	Min	Max	Unit	F
Port output data delay time	t <sub>PWD</sub>	_	50	ns	2
Port input data setup time (t <sub>Ecyc</sub> :t <sub>Pcyc</sub> = 1:1)	t <sub>PRS</sub>	50	_	ns	2
Port input data setup time (t <sub>Ecyc</sub> :t <sub>Pcyc</sub> = 1:2)	t <sub>PRS</sub>	t <sub>cyc</sub> + 50	_	ns	2
Port input data setup time (t <sub>Ecyc</sub> :t <sub>Pcyc</sub> = 1:4)	t <sub>PRS</sub>	3t <sub>cyc</sub> + 50	_	ns	
Port input data hold time	t <sub>PRH</sub>	50	_	ns	2

Rev. 2.00 Mar 09, 2006 pag REJ09





Figure 22.67 I/O Port Input/Output Timing ( $t_{Ecyc}$ : $t_{Pcyc} = 1:1$ )




Figure 22.68 I/O Port Input/Output Timing ( $t_{Ecyc}$ : $t_{Pcyc} \neq 1:1$ )

Rev. 2.00 Mar 09, 2006 page 874 of 906 REJ09B0292-0200

RENESAS

	-011011		
COL setup time	$t_{COLs}$	10	_
COL hold time	t <sub>COLh</sub>	10	_
RX-CLK cycle time	t <sub>Rcyc</sub>	2.4	_
RX-DV setup time	t <sub>RDVs</sub>	10	_
RX-DV hold time	t <sub>RDVh</sub>	3	_
ERXD[3:0] setup time	t <sub>ERDs</sub>	10	_
ERXD[3:0] hold time	t <sub>ERDh</sub>	3	_
RX-ER setup time	t <sub>RERs</sub>	10	_
RX-ER hold time	t <sub>RERh</sub>	3	_
MDIO setup time	t <sub>MDIOs</sub>	10	_
MDIO hold time	t <sub>MDIOh</sub>	10	_
MDIO output data hold time*	$t_{MDIOdh}$	5	_
WOL output delay time	t <sub>WOLd</sub>	1	_
EXOUT output delay time	t <sub>EXOUTd</sub>	1	_
CAMSEN setup time	t <sub>CAMs</sub>	10	_
CAMSEN hold time	t <sub>CAMh</sub>	3	_
Note: *The user must ensure that t	he code satis	fies this co	ondition.

TX-EN output delay time

CRS setup time

CRS hold time

ETXD[3:0] output delay time

3

3

10

10

 $t_{\mathsf{TENd}}$ 

 $t_{\text{ETDd}}$ 

 $t_{\text{CRSs}} \\$ 

 $t_{\text{CRSh}} \\$ 

20

20

ns

ns

ns

ns

ns

ns

 $t_{\text{cyc}}$ 

ns

REJ0

18

18

28



Figure 22.69 MII Send Timing (Normal Operation)




Figure 22.70 MII Send Timing (Case of Conflict)




Figure 22.71 MII Receive Timing (Normal Operation)

Rev. 2.00 Mar 09, 2006 page 876 of 906

REJ09B0292-0200

RENESAS

### Figure 22.72 MII Receive Timing (Case of Error)




Figure 22.73 MDIO Input Timing




Figure 22.74 MDIO Output Timing




Figure 22.75 WOL Output Timing




Figure 22.76 EXOUT Output Timing

RENESAS

Rev. 2.00 Mar 09, 2006 pag REJ09

### Figure 22.77 CAMSEN Input Timing

### 22.3.12 STATS, BH, and BUSHiZ Signal Timing

### Table 22.17 STATS, BH, and BUSHiZ Signal Timing

Conditions:  $V_{CC}$  = PLLV $_{CC}$  = 3.3 V ±0.3 V,  $PV_{CC}$  = 5.0 V ± 0.5 V/3.3 V ±0.3 V,  $PV_{CS}$  =  $PV_{SS}$  = PLLV $_{SS}$  = 0 V,  $PV_{CC}$  = 2.0 to +75°C

Item	Symbol	Min	Тур	Max	Unit
STAS1 and STAS0 output delay time	t <sub>STATd</sub>	_	_	16	ns
BH output rising edge delay time	t <sub>BHNrd</sub>	_	_	16	ns
BH output falling edge delay time	t <sub>BHNfd</sub>	_	_	16	ns
BUSHiZ setup time	t <sub>BHIZs</sub>	7	_	_	ns
BUSHiZ hold time	t <sub>BHIZh</sub>	8	_	_	ns
Output delay time of target pins	t <sub>BHIZd</sub>	_	_	16	ns




Figure 22.78 STATS Output Timing

Rev. 2.00 Mar 09, 2006 page 878 of 906

REJ09B0292-0200







Figure 22.80  $\overline{BUSHiZ}$  Bus Timing

Rev. 2.00 Mar 09, 2006 pag REJ09

RENESAS

The output load circuit is shown in figure 22.81.



 $C_L$  is the total value, including the capacitance of the test jig, etc. The capacitance of ea as follows:

30 pF: CKIO, A24-A0, D31-D0, BS, RD, CS4-CS0, DQMUU/WE3-DQMLL/WE0, CAS RAS, CAS/OE, DACK1, DACK0

50 pF: All other pins

 $I_{\mbox{\scriptsize OL}}$  and  $I_{\mbox{\scriptsize OH}}$  values are as shown in table 22.3, Permissible Output Currents.

Figure 22.81 Output Load Circuit

Rev. 2.00 Mar 09, 2006 page 880 of 906

REJ09B0292-0200



H'FFFFFC05		_	TM	SE	DL	TIE	RIE	TE
H'FFFFFC06	SISTR	_	_	_	_	_	_	TCD
H'FFFFFC07	_	_	_	_	_	TERR	RERR	TDRE
H'FFFFFC08	SIFCR	_	_	_	_	TRMD	LM	RFRST
H'FFFFFC09	=	RFWM3	RFWM2	RFWM1	RFWM0	TFWM3	TFWM2	TFWM1
H'FFFFFC0A	SIFDR	_	_	_	R4	R3	R2	R1
H'FFFFFC0B	=	_	_	_	T4	Т3	T2	T1
H'FFFFFC0C	SIRCDR							
H'FFFFFC0D	=							
H'FFFFFC0E	SITCDR							
H'FFFFFC0F	_							
H'FFFFFC10	SIRDR1							
H'FFFFFC11	=							
H'FFFFFC12	SITDR1							
H'FFFFFC13	=							
H'FFFFFC14	SICTR1	_	_	_	_	_	_	_
H'FFFFFC15	=	_	TM	SE	DL	TIE	RIE	TE
H'FFFFFC16	SISTR1	_	_	_	_	_	_	_
H'FFFFFC17		_	_	_	_	TERR	RERR	TDRE
H'FFFFFC18 to H'FFFFFC1F	_	_	_	_	_	_	_	_

Register Name

SIRDR

SITDR

SICTR

Address

H'FFFFC00

H'FFFFFC01 H'FFFFFC02

H'FFFFC03 H'FFFFC04 Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

DMACE TCIE

Bit 0

**RCIE** RE RCD RDRF TFRS TFWI R0 T0



Rev. 2.00 Mar 09, 2006 pag

RE

RDRF

REJO

to			_	_	<del></del>	<del>-</del>	<del></del>	
H'FFFFFC3F								
H'FFFFFC40	TSTR	_	_	_	_	_	CST2	CST1
H'FFFFFC41	TSYR	_	_	_	_	_	SYNC2	SYNC1
H'FFFFC42	_	_	_	_	_	_	_	_
to H'FFFFFC4F								
H'FFFFFC50	TCR0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1
H'FFFFFC51	TMDR0	_	_	BFB	BFA	MD3	MD2	MD1
H'FFFFC52	TIOR0H	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1
H'FFFFFC53	TIOR0L	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1
H'FFFFFC54	TIER0	_	_	_	TCIEV	TGIED	TGIEC	TGIEB
H'FFFFC55	TSR0	_	_	_	TCFV	TGFD	TGFC	TGFB
H'FFFFFC56	TCNT0							
H'FFFFC57	_							
H'FFFFFC58	TGR0A							
H'FFFFFC59	_							
H'FFFFFC5A	TGR0B							
H'FFFFFC5B	_							
H'FFFFFC5C	TGR0C							
H'FFFFFC5D	_							
H'FFFFFC5E	TGR0D							
H'FFFFFC5F	_							
H'FFFFFC60	TCR1	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1
H'FFFFFC61	TMDR1	_	_	_	_	MD3	MD2	MD1
H'FFFFFC62	TIOR1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1
H'FFFFFC63	_	_	_	_	_	_	_	_
H'FFFFC64	TIER1	_	_	TCIEU	TCIEV	_	_	TGIEB
	TSR1	TCFD	_	TCFU	TCFV	_	_	TGFB

TERR

RERR

TDRE

RDRF

H'FFFFFC26 SISTR2 H'FFFFFC27

H'FFFFC28 —

H'FFFFC72	TIOR2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
H'FFFFC73	_	_	_	_	_	_	_	_	_
H'FFFFC74	TIER2	_	_	TCIEU	TCIEV	_	_	TGIEB	TGIE
H'FFFFC75	TSR2	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA
H'FFFFFC76	TCNT2								
H'FFFFC77	_								
H'FFFFFC78	TGR2A								
H'FFFFC79	_								
H'FFFFFC7A	TGR2B								
H'FFFFFC7B	_								
H'FFFFFC7C to H'FFFFFC7F	_	_	_	_	_	_	_	_	_
H'FFFFFC80	PACR	_	_	PA13MD	PA12MD	PA11MD	PA10MD	PA9MD	PA8N
H'FFFFC81	<del>_</del>	PA7MD	PA6MD	PA5MD	PA4MD	PA3MD	PA2MD	PA1MD	PA0N
H'FFFFC82	PAIOR	_	_	PA13IOR	PA12IOR	PA11IOR	PA10IOR	PA9IOR	PA8IC
H'FFFFC83	<del>_</del>	PA7IOR	PA6IOR	PA5IOR	PA4IOR	_	PA2IOR	PA1IOR	PA0IC
H'FFFFC84	PADR	_	_	PA13DR	PA12DR	PA11DR	PA10DR	PA9DR	PA8D
H'FFFFC85	<del>_</del>	PA7DR	PA6DR	PA5DR	PA4DR	_	PA2DR	PA1DR	PA0D
H'FFFFFC86 to H'FFFFFC87	_	_	_	_	_	_	_	_	_
H'FFFFFC88	PBCR	PB15MD 1	PB15MD 0	PB14MD 1	PB14MD 0	PB13MD 1	PB13MD 0	PB12MD 1	PB12 0
H'FFFFC89	_							PB8MD1	

1

0

H'FFFFFC6C — H'FFFFFC6F H'FFFFFC70 TCR2

H'FFFFFC8B

H'FFFFC71 TMDR2 —

CCLR1 CCLR0 CKEG1 CKEG0 TPSC2

MD3

MD2

PB7IOR PB6IOR PB5IOR PB4IOR PB3IOR PB2IOR PB1IOR PB0IO

REJ09

TPSC1

MD1

TPSC

MD0

Rev. 2.00 Mar 09, 2006 pag

H'FFFFF CB0	SDIR	TS3	TS2	TS1	TS0	_	_	_
H'FFFFF CB1	-	_	_	_	_	_	_	_
H'FFFFF CB2	SDSR	_	_	_	_	_	_	_
H'FFFFF CB3	-	_	_	_	_	_	_	_
H'FFFFF CB4	SDDRH							
H'FFFFF CB5								
H'FFFFF CB6	SDDRL							
H'FFFFF CB7	=							
H'FFFFF CB8 to H'FFFFF CBF	_	_	_	_	_	_	_	_
H'FFFF FCC0	SCBRR1	C/Ā	CHR/ICK 3	PE/ICK1	O/E/ICK1	STOP/ ICK0	MP	CKS1
H'FFFF FCC1	_	_	_	_	_	_	_	_
H'FFFF FCC2	SCBRR1							
H'FFFF FCC3	_	_	_	_	_	_	_	_
H'FFFF FCC4	SCSCR1	TIE	RIE	TE	RE	MPIE	_	CKE1
H'FFFF FCC5	_	_	_	_	_	_	_	_
H'FFFF FCC6	SCFTDR1							
H'FFFF FCC7	_	_	_	_	_	_	_	_
H'FFFF FCC8	SC1SSR1	PER3	PER2	PER1	PER0	FER3	FER2	FER1
H'FFFF FCC9		ER	TEND	TDFE	BRK	FER	PER	RDF
H'FFFF FCCA	SC2SSR1	TLM	RLM	N1	N0	MPB	MPBT	EI
H'FFFF FCCB	_	_	_	_	_	_	_	_
H'FFFF FCCC	SCFRDR1							
H'FFFF FCCD	_	_	_	_	_	_	_	_
H'FFFF FCCE	SCFCR1	RTRG1	RTRG0	TTRG1	TTRG0	MCE	TFRST	RFRST
H'FFFF FCCF	_	_	_	_	_	_	_	_
H'FFFF FCD0	SCFDR1	_			T4	T3	T2	T1
H'FFFF FCD1	=	_	_	_	R4	R3	R2	R1

Rev. 2.00 Mar 09, 2006 page 884 of 906 REJ09B0292-0200 SDTRF

CKS0

CKE0

FER0 DR ORER

LOOP

T0 R0

H'FFFF FCE4	SCSCR2	TIE	RIE	TE	RE	MPIE	_	CKE1
H'FFFF FCE5	_	_	_	_	_	_	_	_
H'FFFF FCE6	SCFTDR2							
H'FFFF FCE7	_	_	_	_	_	_	_	_
H'FFFF FCE8	SC1SSR2	PER3	PER2	PER1	PER0	FER3	FER2	FER1
H'FFFF FCE9		ER	TEND	TDFE	BRK	FER	PER	RDF
H'FFFF FCEA	SC2SSR2	TLM	RLM	N1	N0	MPB	MPBT	El
H'FFFF FCEB	_	_	_	_	_	_	_	_
H'FFFF FCEC	SCFRDR2							
H'FFFF FCED	_	_	_	_	_	_	_	_
H'FFFF FCEE	SCFCR2	RTRG1	RTRG0	TTRG1	TTRG0	MCE	TFRST	RFRST
H'FFFF FCEF	_	_	_	_	_	_	_	_
H'FFFF FCF0	SCFDR2	_	_	_	T4	Т3	T2	T1
H'FFFF FCF1	_	_	_	_	R4	R3	R2	R1
H'FFFF FCF2	SCFER2	ED15	ED14	ED13	ED12	ED11	ED10	ED9
H'FFFF FCF3	_	ED7	ED6	ED5	ED4	ED3	ED2	ED1
H'FFFF FCF4	SCIMR2	IRMOD	PSEL	RIVS	_	_	_	_
H'FFFF FCF5	_	_	_	_	_	_	_	-
to H'FFFF FCFF								

3

H'FFFF FCE1 — H'FFFF FCE2 SCBRR2 H'FFFF FCE3 —

ICK0

CKE0

FER0

DR

OREF

LOOF

T0

R0 ED8

ED0

Rev. 2.00 Mar 09, 2006 pag REJ09

「DLAR	— TDLA31 TDLA23	  TDLA30		_ _	_ 	_ _		– RR
ΓDLAR			- TDLA29	_		_	_	RR
rdlar 			TDLA29					
	TDLA23			TDLA28	TDLA27	TDLA26	TDLA25	TDLA2
		TDLA22	TDLA21	TDLA20	TDLA19	TDLA18	TDLA17	TDLA1
	TDLA15	TDLA14	TDLA13	TDLA12	TDLA11	TDLA10	TDLA9	TDLA8
	TDLA7	TDLA6	TDLA5	TDLA4	TDLA3	TDLA2	TDLA1	TDLA0
RDLAR	RDLA31	RDLA30	RDLA29	RDLA28	RDLA27	RDLA26	RDLA25	RDLA2
	RDLA23	RDLA22	RDLA21	RDLA20	RDLA19	RDLA18	RDLA17	RDLA1
	RDLA15	RDLA14	RDLA13	RDLA12	RDLA11	RDLA10	RDLA9	RDLA8
	RDLA7	RDLA6	RDLA5	RDLA4	RDLA3	RDLA2	RDLA1	RDLAC
ESR	_	_	_	_	_	_	_	RFCOI
	_	ECI	TC	TDE	TFUF	FR	RDE	RFOF
	_	_	_	ITF	CND	DLC	CD	TRO
	RMAF	_	RFAR	RRF	RTLF	RTSF	PRE	CERF
ESIPR	_	_	_	_	_	_	_	RFCO
	_	ECIIP	TCIP	TDEIP	TFUFIP	FRIP	RDEIP	RFOFI
	_	_	_	ITFIP	CNDIP	DLCIP	CDIP	TROIP
	RMAFIP	_	RFARIP	RRFIP	RTLFIP	RTSFIP	PREIP	CERFI
TRSCER	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	ITFCE	CNDCE	DLCCE	CDCE	TROCI
	RMAFCE	_	RFARCE	RRFCE	RTLFCE	RTSFCE	PRECE	CERFO
ar 09 20	06 page	e 886 of	906					
	ESIPR	RDLA15 RDLA7 RDLA7 RDLA7 RDLA7 RMAF RMAF RMAF RMAFIP RMAFIP RMAFCE RMAFCE	RDLA15 RDLA14 RDLA7 RDLA6 RESR — — — — — — — — — — — — — — — — — — —	RDLA15 RDLA14 RDLA13 RDLA7 RDLA6 RDLA5 RESR — — — — — — — — — — — — — — — — — — —	RDLA15 RDLA14 RDLA13 RDLA12 RDLA7 RDLA6 RDLA5 RDLA4  EESR — — — — — — ITF  RMAF — RFAR RRF  EESIPR — — — — — — — — — — — — — — — — — — —	RDLA15 RDLA14 RDLA13 RDLA12 RDLA11 RDLA7 RDLA6 RDLA5 RDLA4 RDLA3 RESR — — — — — — — — — — — — — — — — — — —	RDLA15   RDLA14   RDLA13   RDLA12   RDLA11   RDLA10     RDLA7   RDLA6   RDLA5   RDLA4   RDLA3   RDLA2     RESR	RDLA15 RDLA14 RDLA13 RDLA12 RDLA11 RDLA10 RDLA9 RDLA7 RDLA6 RDLA5 RDLA4 RDLA3 RDLA2 RDLA1 EESR

HELLE LD03 H'FFFF FD06 H'FFFF FD07

H'FFFF FD09

H'FFFF FD08 EDRRR

TR

H'FFFF FD2E		_	_	_	_	_	_	_	_
H'FFFF FD2F	=	_	_	_	_	_	_	_	RNC
H'FFFF FD30	EDOCR	_	_	_	_	_	_	_	_
H'FFFF FD31	=	_	_	_	_	_	_	_	_
H'FFFF FD32	=	_	_	_	_	_	_	_	_
H'FFFF FD33	=	_	_	_	_	FEC	AEC	EDH	_
H'FFFF FD34 to H'FFFF FD3F	_	_	_	_	_	_	_	_	_
H'FFFF FD40	RBWAR	RBWA31	RBWA30	RBWA29	RBWA28	RBWA27	RBWA26	RBWA25	RBW
H'FFFF FD41	_	RBWA23	RBWA22	RBWA21	RBWA20	RBWA19	RBWA18	RBWA17	RBW
H'FFFF FD42	=	RBWA15	RBWA14	RBWA13	RBWA12	RBWA11	RBWA10	RBWA9	RBW
H'FFFF FD43	=	RBWA7	RBWA6	RBWA5	RBWA4	RBWA3	RBWA2	RBWA1	RBW
H'FFFF FD44	RDFAR	RDFA31	RDFA30	RDFA29	RDFA28	RDFA27	RDFA26	RDFA25	RDF
H'FFFF FD45	_	RDFA23	RDFA22	RDFA21	RDFA20	RDFA19	RDFA18	RDFA17	RDF
H'FFFF FD46	=	RDFA15	RDFA14	RDFA13	RDFA12	RDFA11	RDFA10	RDFA9	RDF
H'FFFF FD47	=	RDFA7	RDFA6	RDFA5	RDFA4	RDFA3	RDFA2	RDFA1	RDF

TFT7

TFT6

TFT5

TFT4

TFT3

H F F F F D Z 3 H'FFFF FD26

H'FFFF FD27

H'FFFF FD2B

H'FFFF FD2D

H'FFFF FD28 FDR H'FFFF FD29 H'FFFF FD2A

H'FFFF FD2C RCR —

Rev. 2.00 Mar 09, 2006 pag

TFT10

TFT2

TFD2

RFD2

TFT9

TFT1

TFD1

RFD1

TFT8

TFT0

TFDC

RFD(

REJ09

H'FFFF FD61	_	_	_	_	_	_
H'FFFF FD62	_	_	_	_	PRCEF	_
H'FFFF FD63	=	_	RE	TE	_	ILB
H'FFFF FD64	ECSR	_	_	_	_	_
H'FFFF FD65	=	_	_	_	_	_
H'FFFF FD66	_	_	_	_	_	_
H'FFFF FD67	_	_	_	_	_	_
H'FFFF FD68	ECSIPR	_	_	_	_	_
H'FFFF FD69	_	_	_	_	_	_
H'FFFF FD6A	_	_	_	_	_	_
H'FFFF FD6B	_	_	_	_	_	_
H'FFFF FD6C	PIR	_	_	_	_	_
H'FFFF FD6D	_	_	_	_	_	_
H'FFFF FD6E	_	_	_	_	_	_
H'FFFF FD6F	_	_	_	_	_	MDI
H'FFFF FD70	MAHR	MA47	MA46	MA45	MA44	MA43
H'FFFF FD71	_	MA39	MA38	MA37	MA36	MA35
H'FFFF FD72		MA31	MA30	MA29	MA28	MA27
H'FFFF FD73	_	MA23	MA22	MA21	MA20	MA19
Rev. 2.00 M	Mar 09. 20	006 pag	ae 888 o	f 906		
REJ09B029		pu	J- 000 0			
				∓ર∈	NES	<b>1</b> 5

TDFA7

TDFA6

TDFA5

H'FFFF FD50 TDFAR

H'FFFF FD51

H'FFFF FD52

H'FFFF FD53

H'FFFF FD54 to H'FFFF FD5F

H'FFFF FD60 ECMR

TDFA31 TDFA30 TDFA29 TDFA28 TDFA27 TDFA26 TDFA25 TDFA2

TDFA3

TDFA2

ELB

TDFA1

MPDE

DM

LCHNG MPD

LCHNGIP MPDIP

MMD

MA41

MA33

MA25

MA17

MDO

MA42

MA34

MA26

MA18

TDFA1

TDFA8

TDFAC

PRM

ICD

**ICDIP** 

MMC

MA40

MA32

MA24

MA16

TDFA23 TDFA22 TDFA21 TDFA20 TDFA19 TDFA18 TDFA17

TDFA15 TDFA14 TDFA13 TDFA12 TDFA11 TDFA10 TDFA9

TDFA4

H'FFFF FD83		TROC7	TROC6	TROC5	TROC4	TROC3	TROC2	TROC1	TRO
H'FFFF FD84	CDCR	_	_	_	_	_	_	_	_
H'FFFF FD85	=	_	_	_	_	_	_	_	_
H'FFFF FD86	-	COLDC15	COLDC14	COLDC13	COLDC12	COLDC11	COLDC10	COLDC9	COL
H'FFFF FD87	-	COLDC7	COLDC6	COLDC5	COLDC4	COLDC3	COLDC2	COLDC1	COLI
H'FFFF FD88	LCCR	_	_	_	_	_	_	_	_
H'FFFF FD89	-	_	_	_	_	_	_	_	_
H'FFFF FD8A	-	LCC15	LCC14	LCC13	LCC12	LCC11	LCC10	LCC9	LCC
H'FFFF FD8B	-	LCC7	LCC6	LCC5	LCC4	LCC3	LCC2	LCC1	LCC
H'FFFF FD8C	CNDCR	_	_	_	_	_	_	_	_
H'FFFF FD8D	-	_	_	_	_	_	_	_	_
H'FFFF FD8E	-	CNDC15	CNDC14	CNDC13	CNDC12	CNDC11	CNDC10	CNDC9	CND
H'FFFF FD8F		CNDC7	CNDC6	CNDC5	CNDC4	CNDC3	CNDC2	CNDC1	CND
H'FFFF FD90	IFLCR	_	_	_	_	_	_	_	_
H'FFFF FD91	-	_	_	_	_	_	_	_	_
H'FFFF FD92	-	IFLC15	IFLC14	IFLC13	IFLC12	IFLC11	IFLC10	IFLC9	IFLC
H'FFFF FD93	-	IFLC7	IFLC6	IFLC5	IFLC4	IFLC3	IFLC2	IFLC1	IFLC

RFL7

RFL6

RFL5

RFL4

TROC15 TROC14 TROC13 TROC12 TROC11 TROC10 TROC9 TRO

HELLE LDIA H'FFFF FD7A

H'FFFF FD7B

H'FFFF FD81 H'FFFF FD82

H'FFFF FD7C PSR H'FFFF FD7D H'FFFF FD7E H'FFFF FD7F

H'FFFF FD80 TROCR



Rev. 2.00 Mar 09, 2006 pag

REJ09

RFL11 RFL10

RFL2

RFL3

RFL9

RFL1

RFL8

RFL(

LMO

H'FFFF FDA1	-	_	_	_	_	_	_	_	_
H'FFFF FDA2	-	TLFC15	TLFC14	TLFC13	TLFC12	TLFC11	TLFC10	TLFC9	TLFC8
H'FFFF FDA3	-	TLFC7	TLFC6	TLFC5	TLFC4	TLFC3	TLFC2	TLFC1	TLFC0
H'FFFF FDA4	RFCR	_	_	_	_	_	_	_	_
H'FFFF FDA5	-						$\overline{}$		_
H'FFFF FDA6	•	RFC15	RFC14	RFC13	RFC12	RFC11	RFC10	RFC9	RFC8
H'FFFF FDA7	-	RFC7	RFC6	RFC5	RFC4	RFC3	RFC2	RFC1	RFC0
H'FFFF FDA8	MAFCR	_	_	_	_	_	_	_	_
H'FFFF FDA9	-	_	_	_	_	_	_	_	_
H'FFFF FDAA	-	MAFC15	MAFC14	MAFC13	MAFC12	MAFC11	MAFC10	MAFC9	MAFC8
H'FFFF FDAB	-	MAFC7	MAFC6	MAFC5	MAFC4	MAFC3	MAFC2	MAFC1	MAFC0
H'FFFF FDAC to H'FFFF FDB3	_	_	_	_	_	_	_	_	_
H'FFFF FDB4	SCDCR	COSDC 31	COSDC 30	COSDC 29	COSDC 28	COSDC 27	COSDC 26	COSDC 25	COSDC 24
H'FFFF FDB5	-	COSDC 23	COSDC 22	COSDC 21	COSDC 20	COSDC 19	COSDC 18	COSDC 17	COSDC 16
H'FFFF FDB6	•	COSDC 15	COSDC 14	COSDC 13	COSDC 12	COSDC 11	COSDC 10	COSDC9	COSDC
H'FFFF FDB7	-	COSDC7	COSDC6	COSDC5	COSDC4	COSDC3	COSDC2	COSDC1	COSDC
H'FFFF FDB7	Mar 09 (				COSDC4	COSDC3	COSDC2	COSDC1	C

H'FFFF FD9F TSFC7 TSFC6 TSFC5 TSFC4

HELLE LDAA H'FFFF FD9A

H'FFFF FD9B

H'FFFF FD9D H'FFFF FD9E

H'FFFF FD9C TSFRCR —

H'FFFF FDA0 TLFRCR —

REJ09B0292-0200

RENESAS

FREC15 FREC14 FREC13 FREC12 FREC11 FREC10 FREC9 FREC8

TSFC15 TSFC14 TSFC13 TSFC12 TSFC11 TSFC10 TSFC9 TSFC8

FREC3

TSFC3

FREC2 FREC1 FREC0

TSFC2 TSFC1 TSFC0

FREC7 FREC6 FREC5 FREC4

H'FFFFFE19	FICR L								
H'FFFFE1A to H'FFFFE3F	_	_	_	_	_	_	_	_	_
H'FFFFFE40	IPRD	TPU0IP3	TPU0IP2	TPU0IP1	TPU0IP0	TPU1IP3	TPU1IP2	TPU1IP1	TPU1
H'FFFFFE41		TPU2IP3	TPU2IP2	TPU2IP1	TPU2IP0	SCF1IP3	SCF1IP2	SCF1IP1	SCF1
H'FFFFFE42	VCRE	_	TG0AV6	TG0AV5	TG0AV4	TG0AV3	TG0AV2	TG0AV1	TG0A
H'FFFFFE43		_	TG0BV6	TG0BV5	TG0BV4	TG0BV3	TG0BV2	TG0BV1	TG0B
H'FFFFFE44	VCRF	_	TG0CV6	TG0CV5	TG0CV4	TG0CV3	TG0CV2	TG0CV1	TG0C
H'FFFFFE45	_	_	TG0DV6	TG0DV5	TG0DV4	TG0DV3	TG0DV2	TG0DV1	TG0D
H'FFFFFE46	VCRG	_	TC0VV6	TC0VV5	TC0VV4	TC0VV3	TC0VV2	TC0VV1	TC0V
H'FFFFFE47		_	_	_	_	_	_	_	_
H'FFFFFE48	VCRH	_	TG1AV6	TG1AV5	TG1AV4	TG1AV3	TG1AV2	TG1AV1	TG1A
H'FFFFFE49	_	_	TG1BV6	TG1BV5	TG1BV4	TG1BV3	TG1BV2	TG1BV1	TG1B
H'FFFFFE4A	VCRI	_	TC1VV6	TC1VV5	TC1VV4	TC1VV3	TC1VV2	TC1VV1	TC1V
H'FFFFFE4B	_	_	TC1UV6	TC1UV5	TC1UV4	TC1UV3	TC1UV2	TC1UV1	TC1U
H'FFFFFE4C	VCRJ	_	TG2AV6	TG2AV5	TG2AV4	TG2AV3	TG2AV2	TG2AV1	TG2A
H'FFFFFE4D		_	TG2BV6	TG2BV5	TG2BV4	TG2BV3	TG2BV2	TG2BV1	TG2B
H'FFFFFE4E	VCRK	_	TC2VV6	TC2VV5	TC2VV4	TC2VV3	TC2VV2	TC2VV1	TC2V
H'FFFFFE4F	_	_	TC2UV6	TC2UV 5	TC2UV4	TC2UV3	TC2UV2	TC2UV1	TC2U
H'FFFFFE50	VCRL	_	SER1V6	SER1V5	SER1V4	SER1V3	SER1V2	SER1V1	SER1
H'FFFFFE51	=	_	SRX1V6	SRX1V5	SRX1V4	SRX1V3	SRX1V2	SRX1V1	SER1
H'FFFFE52	VCRM	_	SBR1V6	SBR1V5	SBR1V4	SBR1V3	SBR1V2	SBR1V1	SBR1
H'FFFFE53	_	_	STX1V6	STX1V5	STX1V4	STX1V3	STX1V2	STX1V1	STX1
						Rev. 2	2.00 Mar	09, 200	
									REJ0

H'FFFFE14 OCRA H

H'FFFFE15 OCRA L

H'FFFFFE16 TCR

H'FFFFFE17 TOCR

H'FFFFFE18 FICR H

OCRB H

OCRB L

IEDG



ocrs -

CKS1

OLVLA

CKS0

OLVL

111111111111111111111111111111111111111	VUINA	_	LIIVO	LINVS	LINV	LINVS	LINVZ	LIINVI
H'FFFFFE63	_	_	_	_	_	_	_	_
H'FFFFFE64	VCRB	_	_	_	_	_	_	_
H'FFFFFE65	_	_	_	_	_	_	_	_
H'FFFFFE66	VCRC	_	FICV6	FICV5	FICV4	FICV3	FICV2	FICV1
H'FFFFFE67	_	_	FOCV6	FOCV5	FOCV4	FOCV3	FOCV2	FOCV1
H'FFFFFE68	VCRD	_	FOVV6	FOVV5	FOVV4	FOVV3	FOVV2	FOVV1
H'FFFFFE69	_	_	_	_	_	_	_	_
H'FFFFFE6A to H'FFFFFE70	_	_	_	_	_	_	_	_
H'FFFFFE71	DRCR0	_	_	_	RS4	RS3	RS2	RS1
H'FFFFFE72	DRCR1	_	_	_	RS4	RS3	RS2	RS1
H'FFFFFE73 to H'FFFFFE7F	_	_	_	_	_	_	_	_
H'FFFFFE80	WTCSR	OVF	WT/IT	TME	_	_	CKS2	CKS1
H'FFFFFE81	WTCNT							
H'FFFFFE82	_	_	_	_	_	_	_	_
H'FFFFFE83	RSTCSR	WOVF	RSTE	RSTS	_	_	_	_
H'FFFFFE84 to H'FFFFFE8F	_	_	_	_	_	_	_	_
H'FFFFFE90	FMR	PLL2ST	PLL1ST	CKIOST	_	FR3	FR2	FR1
H'FFFFFE91	SBYCR1	SBY	HIZ	MSTP5	MSTP4	MSTP3	_	MSTP1
H'FFFFFE92	CCR	W1	W0	WB	CP	TW	OD	ID
H'FFFFFE93	SBYCR2	_	_	MSTP11	MSTP10	MSTP9	MSTP8	MSTP7
Rev. 2.00 REJ09B029		006 pag	e 892 of		NES/	72		

H'FFFFFE60 IPRB

H'FFFFFE61 H'FFFFE62 VCRA E-

E- E-

DMACIP3 DMACIP2 DMACIP1 DMACIP0

— EINV6 EINV5 EINV4 EINV3

E- FRTIP3 FRTIP2 FRTIP1 FRTIP0

EINV2 EINV1

EINV0

FICV0

FOCVO

FOVV0

RS0

RS0

CKS0

FR0

CE

MSTP6

H'FFFFFECD	_	_	TDE2V6	TDE2V5	TDE2V4	TDE2V3	TDE2V2	TDE2V1	TDE2
H'FFFFFECE to H'FFFFFEDF	_	_	_	_	_	_	_	_	_
H'FFFFFEE0	ICR	NMIL	_	_	_	_	_	_	NMIE
H'FFFFFEE1	_	_	_	_	_	_	_	EXIMD	VECI
H'FFFFFEE2	IPRA	_	_	_	_	DMACIP3	DMACIP2	DMACIP1	DMA
H'FFFFFEE3	_	WDTIP3	WDTIP2	WDTIP1	WDTIP0	_	_	_	_
H'FFFFFEE4	VCRWDT	_	WITV6	WITV5	WITV4	WITV3	WITV2	WITV1	WITV
H'FFFFFEE5	_	_	BCMV6	BCMV5	BCMV4	BCMV3	BCMV2	BCMV1	BCM
H'FFFFFEE6	IPRC	IRQ0IP3	IRQ0IP2	IRQ0IP1	IRQ0IP0	IRQ1IP3	IRQ1IP2	IRQ1IP1	IRQ1
H'FFFFFEE7	_	IRQ2IP3	IRQ2IP2	IRQ2IP1	IRQ2IP0	IRQ3IP3	IRQ3IP2	IRQ3IP1	IRQ3
H'FFFFFEE8	IRQCSR	IRQ31S	IRQ30S	IRQ21S	IRQ20S	IRQ11S	IRQ10S	IRQ01S	IRQ0
H'FFFFFEE9	_	IRL3PS	IRL2PS	IRL1PS	IRL0PS	IRQ3F	IRQ2F	IRQ1F	IRQ0
H'FFFFFEEA to H'FFFFFEFF	_	_	_	_	_	_	_	_	_
H'FFFF FF00	BARAH	BAA31	BAA30	BAA29	BAA28	BAA27	BAA26	BAA25	BAA2
H'FFFF FF01	_	BAA23	BAA22	BAA21	BAA20	BAA19	BAA18	BAA17	BAA1
H'FFFF FF02	BARAL	BAA15	BAA14	BAA13	BAA12	BAA11	BAA10	BAA9	BAA8
H'FFFF FF03	_	BAA7	BAA6	BAA5	BAA4	BAA3	BAA2	BAA1	BAA
						Rev. 2	2.00 Mar		6 pa
				RE	NES/	<b>1</b> 5		ſ	\E

RDF0V6 RDF0V5 RDF0V4 RDF0V3 RDF0V2 RDF0V1 RDF0

TDE0V6 TDE0V5 TDE0V4 TDE0V3 TDE0V2 TDE0V1 TDE0

RER1V6 RER1V5 RER1V4 RER1V3 RER1V2 RER1V1 RER1

TER1V6 TER1V5 TER1V4 TER1V3 TER1V2 TER1V1 TER1 RDF1V6 RDF1V5 RDF1V4 RDF1V3 RDF1V2 RDF1V1 RDF1

TDE1V6 TDE1V5 TDE1V4 TDE1V3 TDE1V2 TDE1V1 TDE1

RER2V6 RER2V5 RER2V4 RER2V3 RER2V2 RER2V1 RER2

TER2V6 TER2V5 TER2V4 TER2V3 TER2V2 TER2V1 TER2

RDF2V6 RDF2V5 RDF2V4 RDF2V3 RDF2V2 RDF2V1 RDF2

H'FFFFEC4 VCRQ

H'FFFFFEC6 VCRR

H'FFFFFEC8 VCRS H'FFFFFEC9

H'FFFFFECA VCRT

H'FFFFECC VCRU —

H'FFFFFEC5

H'FFFFFEC7

H'FFFFFECB

H'FFFF FF11		DVF			_			_	_
H'FFFF FF12 to H'FFFF FF13	_	_	_	_	_	_	_	_	_
H'FFFF FF14	BRSRH	BSA31	BSA30	BSA29	BSA28	BSA27	BSA26	BSA25	BSA24
H'FFFF FF15		BSA23	BSA22	BSA21	BSA20	BSA19	BSA18	BSA17	BSA16
H'FFFF FF16	BRSRL	BSA15	BSA14	BSA13	BSA12	BSA11	BSA10	BSA9	BSA8
H'FFFF FF17		BSA7	BSA6	BSA5	BSA4	BSA3	BSA2	BSA1	BSA0
H'FFFF FF18	BRDRH	BDA31	BDA30	BDA29	DA28	BDA27	BDA26	BDA25	BDA24
H'FFFF FF19		BDA23	BDA22	BDA21	BDA20	BDA19	BDA18	BDA17	BDA16
H'FFFF FF1A	BRDRL	BDA15	BDA14	BDA13	BDA12	BDA11	BDA10	BDA9	BDA8
H'FFFF FF1B		BDA7	BDA6	BDA5	BDA4	BDA3	BDA2	BDA1	BDA0
H'FFFF FF1C to H'FFFF FF1F	_	_	_	_	_	_	_	_	_
H'FFFF FF20	BARBH	BAB31	BAB30	BAB29	BAB28	BAB27	BAB26	BAB25	BAB24
H'FFFF FF21	_	BAB23	BAB22	BAB21	BAB20	BAB19	BAB18	BAB17	BAB16
H'FFFF FF22	BARBL	BAB15	BAB14	BAB13	BAB12	BAB11	BAB10	BAB9	BAB8
H'FFFF FF23		BAB7	BAB6	BAB5	BAB4	BAB3	BAB2	BAB1	BAB0
H'FFFF FF24	BAMRBH	BAMB31	BAMB30	BAMB29	BAMB28	BAMB27	BAMB26	BAMB25	BAMB2
H'FFFF FF25		BAMB23	BAMB22	BAMB21	BAMB20	BAMB19	BAMB18	BAMB17	BAMB1
H'FFFF FF26	BAMRBL	BAMB15	BAMB14	BAMB13	BAMB12	BAMB11	BAMB10	BAMB9	BAMB8
H'FFFF FF27		BAMB7	BAMB6	BAMB5	BAMB4	BAMB3	BAMB2	BAMB1	BAMB
H'FFFF FF28	BBRB		_	_	_	_	_	_	_
H'FFFF FF29		CPB1	CPB0	IDB1	IDB0	RWB1	RWB0	SZB1	SZB0

HEFFE FFU9

H'FFFF FF0A — H'FFFF FF0F

H'FFFF FF10 BRFR

CFAI

SVF

CFAU

PID2

IDAT

PID1

IDAU

PID0

KWAI

KWAU

SZAI

SZAU

Rev. 2.00 Mar 09, 2006 page 894 of 906 REJ09B0292-0200

RENESAS

H'FFFFFF40	BARCH	BAC31	BAC30	BAC29	BAC28	BAC27	BAC26	BAC25	BAC2
H'FFFFFF41		BAC23	BAC22	BAC21	BAC20	BAC19	BAC18	BAC17	BAC1
H'FFFFFF42	BARCL	BAC15	BAC14	BAC13	BAC12	BAC11	BAC10	BAC9	BAC8
H'FFFFFF43	<del></del>	BAC7	BAC6	BAC5	BAC4	BAC3	BAC2	BAC1	BAC0
H'FFFFFF44	BAMRCH	BAMC31	BAMC30	BAMC29	BAMC28	BAMC27	BAMC26	BAMC25	BAMC
H'FFFFFF45	<del></del> `	BAMC23	BAMC22	BAMC21	BAMC20	BAMC19	BAMC18	BAMC17	BAMC
H'FFFFFF46	BAMRCL	BAMC15	BAMC14	BAMC13	BAMC12	BAMC11	BAMC10	BAMC9	BAMC
H'FFFFFF47	<del></del>	BAMC7	BAMC6	BAMC5	BAMC4	BAMC3	BAMC2	BAMC1	BAMC
H'FFFFFF48	BBRC	_	_	_	_	_	_	_	_
H'FFFFFF49		CPC1	CPC0	IDC1	IDC0	RWC1	RWC0	SZC1	SZC0
H'FFFFFF4A to H'FFFFFF4F		_						_	_
H'FFFF FF5	) BDRCH	BDC31	BDC30	BDC29	BDC28	BDC27	BDC26	BDC25	BDC2
H'FFFF FF5	1	BDC23	BDC22	BDC21	BDC20	BDC19	BDC18	BDC17	BDC1
H'FFFF FF5	2 BDRCL	BDC15	BDC14	BDC13	BDC12	BDC11	BDC10	BDC9	BDC8
H'FFFF FF5	3	BDC7	BDC6	BDC5	BDC4	BDC3	BDC2	BDC1	BDC0
H'FFFF FF5	BDMRCH	BDMC31	BDMC30	BDMC29	BDMC28	BDMC27	BDMC26	BDMC25	BDMC
H'FFFF FF5	5	BDMC23	BDMC22	BDMC21	BDMC20	BDMC19	BDMC18	BDMC17	BDMC
H'FFFF FF56	BDMRCL	BDMC15	BDMC14	BDMC13	BDMC12	BDMC11	BDMC10	BDMC9	BDMC
H'FFFF FF5	7	BDMC7	BDMC6	BDMC5	BDMC4	BDMC3	BDMC2	BDMC1	BDMC
H'FFFF FF58	BETRC	_	_	_	_	ETRC11	ETRC10	ETRC9	ETRC
H'FFFF FF59	9	ETRC7	ETRC6	ETRC5	ETRC4	ETRC3	ETRC2	ETRC1	ETRO
H'FFFF FF5/ to H'FFFF FF5/		_	_	_	_	_	_	_	_

CIMILOD CIMILAD FIRED

DRED

PCRD

HIFFFF FF33

H'FFFF FF34 — H'FFFF FF3F



	_								
H'FFFF FF69	_	CPD1	CPD0	IDD1	IDD0	RWD1	RWD0	SZD1	SZD0
H'FFFF FF6A to H'FFFF FF6F	_	_	_	_	_	_	_	_	_
H'FFFF FF70	BDRDH	BDD31	BDD30	BDD29	BDD28	BDD27	BDD26	BDD25	BDD24
H'FFFF FF71	=	BDD23	BDD22	BDD21	BDD20	BDD19	BDD18	BDD17	BDD16
H'FFFF FF72	BDRDL	BDD15	BDD14	BDD13	BDD12	BDD11	BDD10	BDD9	BDD8
H'FFFF FF73	_	BDD7	BDD6	BDD5	BDD4	BDD3	BDD2	BDD1	BDD0
H'FFFF FF74	BDMRDH	BDMD31	BDMD30	BDMD29	BDMD28	BDMD27	BDMD26	BDMD25	BDMD
H'FFFF FF75	_	BDMD23	BDMD22	BDMD21	BDMD20	BDMD19	BDMD18	BDMD17	BDMD
H'FFFF FF76	BDMRDL	BDMD15	BDMD14	BDMD13	BDMD12	BDMD11	BDMD10	BDMD9	BDMD
H'FFFF FF77	_	BDMD7	BDMD6	BDMD5	BDMD4	BDMD3	BDMD2	BDMD1	BDMD
H'FFFF FF78	BETRD	_	_	_	_	ETRD11	ETRD10	ETRD9	ETRD
H'FFFF FF79	<del>_</del>	ETRD7	ETRD6	ETRD5	ETRD4	ETRD3	ETRD2	ETRD1	ETRD
H'FFFF FF7A to H'FFFF FF7F	_	_	_	_	_	_	_	_	_
H'FFFFFF80	SAR0								
H'FFFFFF81	_	-							
H'FFFFFF82	_								
H'FFFFFF83	_								
H'FFFFFF84	DAR0								
H'FFFFFF85	_								
1111111100									
H'FFFFFF86	=								

H'FFFF FF66 BAMRDL BAMD15 BAMD14 BAMD13 BAMD12 BAMD11 BAMD10 BAMD9

BAMD7 BAMD6

H'FFFF FF67

H'FFFF FF68 BBRD

DAIVID23 DAIVID22 DAIVID21 DAIVID20 DAIVID19 DAIVID10 DAIVID17 DAIVID1

BAMD5 BAMD4 BAMD3

BAMD8

BAMDO

XYSD

BAMD2 BAMD1

XYED

H'FFFFFF95 H'FFFFFF96 H'FFFFFF97	DAR1								
H'FFFFF96 H'FFFFF97 H'FFFFF98									
H'FFFFF96 H'FFFFFF97 H'FFFFFF98	TCR1								
H'FFFFFF97 H'FFFFFF98	TCR1								
H'FFFFFF98	TCR1								
	TCR1								
H'FFFFFF99		_	_	_	_	_	_	_	_
	•								
H'FFFFFF9A									
H'FFFFFF9B									
H'FFFFFF9C	CHCR1	_	_	_	_	_	_	_	_
H'FFFFFF9D		_	_	_	_	_	_	_	_
H'FFFFFF9E		DM1	DM0	SM1	SM0	TS1	TS0	AR	AM
H'FFFFFF9F		AL	DS	DL	ТВ	TA	ΙE	TE	DE
H'FFFFFFA0	VCRDMA0	_	_	_	_	_	_	_	_
H'FFFFFFA1		_	_	_	_	_	_	_	_
H'FFFFFFA2		_	_	_	_	_	_	_	_
H'FFFFFFA3		VC7	VC6	VC5	VC4	VC3	VC2	VC1	VC0
H'FFFFFFA4	_	_	_	_	_	_	_	_	_
to H'FFFFFFA7									
H'FFFFFFA8	VCRDMA1	_	_	_	_	_	_	_	_
H'FFFFFFA9		_	_	_	_	_	_	_	_
H'FFFFFFAA		_	_	_	_	_	_	_	_
H'FFFFFFAB		VC7	VC6	VC5	VC4	VC3	VC2	VC1	VC0
H'FFFFFFAC to H'FFFFFFAF	_	_	_	_	_	_	_	_	_

H'FFFFFF8E

H'FFFFF8F

H'FFFFFF90 H'FFFFFF91 H'FFFFFF92

DM1

AL

SAR1

DM0

DS

SM1

DL

SM0

ТВ

TS1

TA

TS0

ΙE

AR

TE

ΑM

DE

H'FFFFFE0	BCR1	_	A4LW1	A4LW0	A2ENDIA N	BSTROM	_	AHLW1	AHLW
H'FFFFFFE1	_	A1LW1	A1LW0	A0LW1	A0LW0	A4ENDIA N	DRAM2	DRAM1	DRAMO
H'FFFFFE2 to H'FFFFFE3	_	_	_	_	_	_	_	_	
H'FFFFFE4	BCR2	_	_	_	_	_	_	A4SZ1	A4SZ0
H'FFFFFE5	_	A3SZ1	A3SZ0	A2SZ1	A2SZ0	A1SZ1	A1SZ0	_	_
H'FFFFFE6 to H'FFFFFFE7	_	_	_	_	_	_	_	_	_
H'FFFFFE8	WCR1	IW31	IW30	IW21	IW20	IW11	IW10	IW01	IW00
H'FFFFFE9	_	W31	W30	W21	W20	W11	W10	W01	W00
H'FFFFFEA to H'FFFFFEB	_	_	_	_	_	_	_	_	_
H'FFFFFEC	MCR	TRP0	RCD0	TRWL0	TRAS1	TRAS0	BE	RASD	TRWL1
H'FFFFFED	_	AMX2	SZ	AMX1	AMX0	RFSH	RMD	TRP1	RCD1
H'FFFFFFEE to H'FFFFFFEF	_	_	_	_	_	_	_	_	_
H'FFFFFFF0	RTCSR	_	_	_	_	_	_	_	_
H'FFFFFFF1	_	CMF	CMIE	CKS2	CKS1	CKS0	RRC2	RRC1	RRC0
Rev. 2.00 I REJ09B029		2006 pag	ge 898 of		NES/	72			

A4WD1 A4WD0

A4WM

A4SW2 A4SW1 A4SW0 —

A3SHW1 A3SHW0 A2SHW1 A2SHW0 A1SHW1 A1SHW0 A0SHW1 A0SHW

A3WM

IW41

A2WM

IW40

A1WM

W41

A4HW1

A0WM

W40

A4HW(

H'FFFFFC0 WCR2

H'FFFFFFC1

H'FFFFFC5

H'FFFFFC6 —

to H'FFFFFC3 H'FFFFFC4 WCR3

to **H'FFFFFDF** 

H'FFFFFC2 —

H'FFFFFF8	RTCOR	_	_	_	_	_	_	_	_
H'FFFFFF9	=								
H'FFFFFFA to H'FFFFFFB	_	_	_	_	_	_	_	_	_
H'FFFFFFC	BCR3	_	_	_	_	A4LW2	AHLW2	A1LW2	A0LW
H'FFFFFFD		DSWW1	DSWW0	_	_	_	BASEL	EDO	BWE
H'FFFFFFFE to H'FFFFFFFF	_	_	_	_	_	_	_	_	_

	BS	Н	0	Z	Н
	RD	Н	0	Z	Н
	BGR	Н	0	0	Н
	BRLS	Z	I	I	Z
	CKE	Н	0	Н	0
	DQMUU/WE3	Н	0	Z	Н
	DQMUL/WE2	Н	0	Z	Н
	DQMLU/WE1	Н	0	Z	Н
	DQMLL/WE0	Н	0	Z	Н
	REFOUT	L	0	0	L
	CAS3-CAS0	Н	0	Z	Н
	BH	Н	0	Z	Н
	BUSHIZ	Z	I	Z	Z
Interrupt	NMI	I	I	I	ı
	IRL3-IRL0	Z	Z	Z	I

Н

On

0

Ζ

Н

Н

Н

Н

Ζ

Reset

Pin Type Pin Name

D31-D0

 $RD/\overline{WR}$ 

CAS/OE

RAS

WAIT

**IVECF** 

CS4-CS0

Bus control A24-A0

Bus

0

Ю

0

0

0

0

ı

Н

Н

Bus

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Mode

Acquired Released (HIZ = 0) (HIZ = 1) Mode

Z

Ζ

Н

Н

Н

Н

Ζ

Mode

Ζ

Ζ

Н

Н

Н

Н

Ζ

Н

Н

Н

Ζ

0

Н

Н

Н

Н

Z

Н

Н

Ζ

ı

I

Ζ

Sleep

Ю

Н

Н

Н

Н

I

Н

Н

0

ı

О

Н

Н

Н

Н

0

Н

Н

ı

I

I

Н

Rev. 2.00 Mar 09, 2006 page 900 of 906 REJ09B0292-0200



Н

System	RES	1	1	1	1	I
control	MD4-MD0	1	I	I	I	I
Port,	PB15/SCK1	Z	IO/Z	IO/Z	K	Z
Internal	PB14/RXD1	Z	IO/Z	IO/Z	K	Z
peripheral	PB13/TXD1	Z	IO/Z	IO/Z	K	Z
module	PB12/SRCK2/RTS/ STATS1	Z	IO/Z/Z/O	IO/Z/Z/O	K/K/K/O	Z
	PB11/SRS2/CTS/ STATS0	Z	IO/Z/Z/O	IO/Z/Z/O	K/K/K/O	Z
	PB10/SRXD2/TIOCA1	Z	IO/Z/Z	IO/Z/Z	K/K/K	Z
	PB9/STCK2/TIOCB1, TCLKC	Z	IO/Z/Z	IO/Z/Z	K/K/K	Z
	PB8/STS2/TIOCA2	Z	IO/Z/Z	IO/Z/Z	K/K/K	Z
	PB7/STXD2/TIOCB2, TCLKD	Z	IO/Z/Z	IO/Z/Z	K/K/K	Z
	PB6/SRCK1/SCK2	Z	IO/Z/Z	IO/Z/Z	K/K/K	Z
	PB5/SRS1/RXD2	Z	IO/Z/Z	IO/Z/Z	K/K/K	Z
	PB4/SRXD1/TXD2	Z	IO/Z/Z	IO/Z/Z	K/K/K	Z
	PB3/STCK1/TIOCA0	Z	IO/Z/Z	IO/Z/Z	K/K/K	Z
	PB2/STS1/TIOCB0	Z	IO/Z/Z	IO/Z/Z	K/K/K	Z
	PB1/STXD1/TIOCC0, TCLKA	Z	IO/Z/Z	IO/Z/Z	K/K/K	Z

**CKPACK** 

**DMAC** 

**CKPREQ/CKM** 

DREQ1, DREQ0

DACK1, DACK0

PLLCAP2, PLLCAP1

Н

Ю

Ζ

Н

Н

I

Ю

Ζ

Н

Н

I

Ю

Ζ

Н

Н

Ю

Z

Κ

Н

Ю

Z

Z

Н

Ю

ı

0

ı

ī

Ю

IO/I

IO/O

10/1/0/0

IO/I/I/O

10/1/10

IO/I/IO

10/10/10

10/0/10

IO/I/IO

10/1/1

IO/I/O

10/1/10

10/10/10

10/0/10

REJ0

Ζ

Rev. 2.00 Mar 09, 2006 pag

	PA11/SRXD0	Z	IO/Z	IO/Z	K/K	Z	IO/I
	PA10/STCK0	Z	IO/Z	IO/Z	K/K	Z	IO/I
	PA9/STS0	Z	IO/Z	IO/Z	K/K	Z	IO/IO
	PA8/STXD0	Z	IO/Z	IO/Z	K/K	Z	IO/O
	WDTOVF/PA7	Н	H/IO	H/IO	O/K	O/Z	O/IO
	PA6/FTCI	Z	IO/Z	IO/Z	K	Z	IO/I
	PA5/FTI	Z	IO/Z	IO/Z	K	Z	IO/I
	PA4/FTOA	Z	IO/L	IO/L	K	Z	IO/O
	CKPO/FTOB	Н	H/L	H/L	K	Z	O/O
	PA2/LNKSTA	Z	IO/I	IO/I	K	Z	IO/I
	PA1/EXOUT	Z	IO/O	IO/O	K	Z	IO/O
	PA0/CAMSEN	Z	IO/I	IO/I	K	Z	IO/I
HUDI	TRST	I	I	I	1	I	I
	TCK	I	I	I	I	ı	1
	TMS	I	I	I	1	I	I
	TDI	I	I	I	1	I	I
	TDO	0	0	0	0	0	0
	ASEMODE	ı	I	I	I	ı	!

IO/Z

IO/Z

K/K

Ζ

IO/I

Ζ

module

PA12/SRS0

Rev. 2.00 Mar 09, 2006 page 902 of 906 REJ09B0292-0200

RENESAS

ETXD-ETXD0	0	0	0	0	0	0	
CRS	I	I	I	I	I	I	
COL	I	I	I	I	I	I	
MDC	0	0	0	0	0	0	
MDIO	Ю	Ю	Ю	Ю	Ю	Ю	
RX-CLK	1	I	I	I	1	I	
RX-DV	I	I	I	I	I	I	
RX-ER	1	I	I	I	1	I	
ERXD-ERXD0	1	I	I	I	I	ı	

I: Input

O: Output

H: High-level output

L: Low-level output

Z: High-impedance state

K: Input pins are in the high-impedance state; output pins maintain their previous state.

Notes: In sleep mode, if the DMAC is operating the address/data bus and bus control

according to the operation of the DMAC. (The same applies when refreshing is

\* Depends on the clock mode (CKPREQN, MD2–MD0 setting).

Rev. 2.00 Mar 09, 2006 page 904 of 906 REJ09B0292-0200

RENESAS




Figure D.1 Package Dimensions (PLQP0208KA-A)

Rev. 2.00 Mar 09, 2006 pag REJ09

Rev. 2.00 Mar 09, 2006 page 906 of 906 REJ09B0292-0200

RENESAS

# Renesas 32-Bit RISC Microcomputer Hardware Manual

### SH7616

Publication Date: 1st Edition, November 2001 Rev.2.00, March 09, 2006

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

 $\hbox{@2006. Renesas Technology Corp., All rights reserved. Printed in Japan.}\\$ 



### RENESAS SALES OFFICES

http://www.

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: -8525-2265-6888, Fax: -8652-2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632

Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

### Renesas Technology Malaysia Sdn. Bhd

Tel: <603> 7955-9390, Fax: <603> 7955-9510							

## SH7616 Hardware Manual



### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 32-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

 MB91F575BHSPMC-GSE1
 MB91F594BSPMC-GSE1
 PIC32MX120F032B-50I/ML
 MB91F464AAPMC-GSE2
 MB91F577BHSPMC-GSE1

 SPC5604EEF2MLH
 MB91F528USCPMC-GSE2
 MB91F248PFV-GE1
 MB91F594BPMC-GSE1
 MB91243PFV-GS-136E1

 MB91F577BHSPMC1-GSE1
 PIC32MM0032GPL020-E/ML
 PIC32MM0032GPL020-E/SS
 MEC1632X-AUE
 PIC32MM0016GPL020-E/ML

 PIC32MM0016GPL020-E/SS
 PIC32MM0016GPL028-E/SS
 PIC32MM0016GPL028-E/SO
 PIC32MM0032GPL028-E/ML
 PIC32MM0032GPL028-E/ML

 PIC32MM00032GPL028-E/SS
 PIC32MM0032GPL028-E/SS
 PIC32MM0032GPL028-E/ME
 PIC32MM0032GPL028-E/ME
 PIC32MM0032GPL028-E/ME

 MB91F526KSEPMC-GSE1
 PIC32MM0064GPL028-E/SP
 PIC32MM0032GPL036-E/M2
 TLE9872QTW40XUMA1
 FT902L-T

 RSF564MLCDFB#31
 RSF523E5ADFL#30
 RSF524TAADFF#31
 MCF51AC256ACPUE
 PIC32MM0064GPL028-I/ML

 PIC32MM0064GPL028-I/SP
 PIC32MM0064GPL028-I/SP
 PIC32MX130F064D-I/ML
 PIC32MX170F256B-50IML

 PIC32MX130F064C-ITL
 PIC32MX230F064D-IML
 PIC32MM0032GPL028-I/ML