Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

SH7040, SH7041, SH7042, SH7043, SH7044, SH7045 Group

Hardware Manual

Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7040 Series (CPU Core SH-2)

Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/ SH7040 Series (CPU Core SH-2)

SH7040, SH7041, SH704 SH7043, SH7044, SH704 Group

Hardware Manual



REJ09B0

product best suited to the customer's application; they do not convey any license under any intellectual propert other rights, belonging to Renesas Technology Corporation or a third party. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application example

These materials are intended as a reference to assist our customers in the selection of the Renesas Technology C

Notes regarding these materials

these materials.

- All information contained in these materials, including product data, diagrams, charts, programs and algorithms information on products at the time of publication of these materials, and are subject to change by Renesas Tec Corporation without notice due to product improvements or other reasons. It is therefore recommended that cus Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the
- information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from or errors
 - Please also pay attention to information published by Renesas Technology Corporation by various means, inc Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
 - When using any or all of the information contained in these materials, including product data, diagrams, charts, algorithms, please be sure to evaluate all information as a total system before making a final decision on the app
 - information and products. Renesas Technology Corporation assumes no responsibility for any damage, liabilit
 - resulting from the information contained herein.
 - Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system
 - under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporatio
 - authorized Renesas Technology Corporation product distributor when considering the use of a product contain
 - specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or und The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or
 - materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported u from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of deprohibited.
- Please contact Renesas Technology Corporation for further details on these materials or the products contained

performance during external memory access.

In addition, the SH7040 series includes on-chip peripheral functions necessary for syste configuration, such as large-capacity ROM and RAM, timers, a serial communication in (SCI), an A/D converter, an interrupt controller, and I/O ports. Memory or peripheral LS connected efficiently with an external memory access support function. This greatly red system cost.

There are versions of on-chip ROM: mask ROM, PROM, and flash memory. The flash can be programmed with a programmer that supports SH7040 series programming, and be programmed and erased by software.

This hardware manual describes the SH7040 series hardware. Refer to the programming for a detailed description of the instruction set.

Related Manual

SH7040 series instructions

SH-1/SH-2/SH-DSP Programming Manual

Please consult your Renesas Technology sales representative for details for development environment system.

						16 MHz	3.3 V	HD6437040AVCF
	SH7041A	A mask	64 kB	32 bits	±4LSB QFP2020-144 -20°C to 75° (Mid-Speed) QFP2020-144Cu*	28 MHz 16 MHz	5 V 3.3 V	HD6437041AF28 HD6437041AVF1
					QFP2020-144Cu*	28 MHz 16 MHz	5 V 3.3 V	HD6437041ACF2 HD6437041AVCF
	SH7042		128 kB	16 bits	±15LSB QFP2020-112 -20°C to 75° (High-Speed)	28 MHz 16 MHz	5 V 3.3 V	HD6437042F28 HD6437042VF16
	SH7042A	A mask	128 kB	16 bits	±4LSB QFP2020-112 -20°C to 75° (Mid-Speed) TQFP1414-120 QFP2020-112Cu*	28 MHz 16 MHz 16 MHz	5 V 3.3 V 3.3 V	HD6437042AF28 HD6437042AVF1 HD6437042AVX1
						28 MHz 16 MHz	5 V 3.3 V	HD6437042ACF2 HD6437042AVCF
	SH7043		128 kB	32 bits	±15LSB QFP2020-144 -20°C to 75° (High-Speed)	28 MHz 16 MHz	5 V 3.3 V	HD6437043F28 HD6437043VF16
	SH7043A	A mask	128 kB	32 bits	±4LSB QFP2020-144 -20°C to 75° (Mid-Speed) QFP2020-144Cu*	16 MHz	5 V 3.3 V	HD6437043AF28 HD6437043AVF1
						28 MHz 16 MHz	5 V 3.3 V	HD6437043ACF2 HD6437043AVCF
	SH7044	A mask	256 kB	16 bits	±4LSB QFP2020-112 -20°C to 75° (Mid-Speed)	C 28 MHz	5 V	HD6437044F28
	SH7045	A mask	256 kB	32bits	±4LSB QFP2020-144 -20°C to 75° (Mid-Speed)	C 28 MHz	5 V	HD6437045F28
ROM ess	SH7040A	A mask		16 bits	±4LSB QFP2020-112 -20°C to 75° (Mid-Speed) TQFP1414-120 QFP2020-112Cu*	28 MHz 16 MHz 16 MHz 28 MHz 16 MHz	5 V 3.3 V 3.3 V 5 V 3.3 V	HD6417040AF28 HD6417040AVF1 HD6417040AVX1 HD6417040ACF2 HD6417040AVCF
	SH7041A	A mask		32 bits	±4LSB QFP2020-144 -20°C to 75° (Mid-Speed) QFP2020-144Cu*	28 MHz 16 MHz	5 V 3.3 V	HD6417041AF28 HD6417041AVF1
						28 MHz 16 MHz	5 V 3.3 V	HD6417041ACF2 HD6417041AVCF
_	te an				al.			

* RAM emulation permitted

10001111dddddddd

RENESAS

1.4 The F-ZTAT Version Onboard **Programming**

Memory

Figure 1.6 Condition

Transfer for Flash

2.4 Instruction Set

Table 2.16 Branch

by Classification

Instructions 4.2.3 Notes on

Board Design 4.5 Usage Notes

11.1.4 Register

Configuration Table 11.2 DMAC

Registers

memory.

proceed while CPU is not programming or erasing the fl

Table amended

BF/S label

Deleted

Newly added

Note *5 deleted

42

70

83 to 85

218


Delayed branch, if T = 0, disp $\times 2 +$

 $PC \rightarrow PC$; if T = 1, nop


Operation Register (DMAOR)		Bits 15–10—Reserved bits: Data are 0 when read value always be 0.
	227	Description amended
		• Bits 7–3—Reserved bits: Data are 0 when read. T value always be 0.
11.3.3 Channel Priority	233	Figure amended
Figure 11.3 Round Robin Mode		Channel 0 is given the lowest priority.
12.4.5 Cascade Connection Mode	337	Figure amended
Figure 12.23 Cascade Connection Operation Example (Phase Counting Mode)		TCLKC
12.4.9 Complementary PWM Mode	373	Figure amended When BDC = 1, N = 0, P = 0, FB = 0, output active level = high
Figure 12.55 Example of Output Phase Switching by External Input (1)		

14.2.0 Dit Nate	4 31	rabic arrici	lacc					
Register (BRR)		Bit Rate		27	.0336			
Table 14.3 Bit Rates		(Bits/s)	n	N	Error (%)			
and BRR Settings in		110	3	119	0.00			
Asynchronous Mode		150	3	87	0.00			
(cont)		300	2	175	0.00			
		600	1	87	0.00			
		1200	1	175	0.00			
		2400	1	87	0.00			
		4800	0	175	0.00			
		9600	0	87	0.00			
		14400	0	58	-0.56			
		19200	0	43	0.00			
		28800	0	28	1.15			
		31250	0	26	0.12			
		38400	0	21	0.00			
Table 14.4 Bit Rates and BRR Settings in	495	Table amer	ndec	l	_	_	_	_
Clocked		5M			0	0*	_	_
Synchronous Mode		7M					_	_
(cont)								
14.3.4 Clock Synchronous Operation Figure 14.22 Example of SCI	529	Figure ame	nde					
Receive Operation			\ BIL	<u></u>				





			Kin. input impedan		
16.7.2 Handling of Analog Input Pins	585	Note an			
Figure 16.8 Example of Analog Input Pin Protection Circuit		Notes:	Numbers a	re only to be noted as re	eference value
19.2 Port A	649	Table a	mended		
Table 19.2 Port A, FP-144 Version			D)/AH (output) D)/CK (output)	PA16 (I/O)/AH (output) PA15 (I/O)/CK (output)	PA16 (I/O) PA15 (I/O)/CK (o
21.2.2 Socket Adapter Pin Correspondence and Memory Map Figure 21.2 SH7042 Pin and HN27C101 Pin Correspondence (112-Pin Version)	671	Figure a	2		




683

22.2.2 Mode Transition Diagram Figure 22.2 Flash Memory Mode Transitions

Note amended


Execute transition between the user mode and user prog while the CPU is not programming or erasing the flash me





Note *5 added.

*5 Make sure to set the wait times and repetitions as specified. Programming may not complete correctly if values other than the specified ones are used.



Notes: *1 Preprogramming (setting erase block data to all "0") is not necessary. *2 Verify data is read in 32-bit (longword) units.

- *3 Set only one bit in EBR1(2). More than one bit cannot be set.
 *4 Erasing is performed in block units. To erase a number of blocks, each block must be erased in to *5 Make sure to set the wait times and repetitions as specified. Erasing may not complete correctly in than the specified ones are used.

24.4.2 Canceling the 747 Standby Mode

Cancellation by a Manual Reset deleted

25. Electrical Characteristics (5V, 33.3 MHz Version)

Deleted

Figure 25.12 DRAM Cycle (Normal Mode, 1 Wait, TPC=0, RCD=0)







Figure 25.13 DRAM 764
Cycle (Normal Mode, 2 Waits, TPC=1, RCD=1)





		Analog supply	.,	А	I _{cc}	_	4	8	mA	f = 16.7MH
		current		A	I _{ref}		0.5	1*3	mA	QFP144 ve
		*3 2 mA i	n the A mask	version o	of MAS	K produ	cts.			
26.3.2 Control	786	Note ar	mended							
Signal Timing		Notes:	*1 SH7	042/43	ZTA	AT (ex	cludi	ng A r	nask)	are 3.2V
Table 26.5 Control Signal Timing			are a show have BRE setu	asynch vn here produ Q) or o	ronce are iced clock are	ous inperior in proving the contract of the co	outs, ided, ges a for Ni rovid	but wh the sig t clock MI and	nen the gnals a rise (I IRQ7	Q7-IRQ e setup ti are consi for RES, -IRQ0). ion is del
26.3.3 Bus Timing	795	Figure	amended	t						
Figure 26.12 DRAM Cycle (Normal Mode, 1 Wait, TPC = 0, RCD = 0)		t _{CASD1}	tcac	n addres	ss ·	*				
		t _{RAC}	t _{AA}			★				



Class	Pin Name	Power-C	nManual	Standby	y Sleep	Release	Ri
Clock	CK	0	0	H*1	0	0	0
System	RES	1	I	I	I	I	I
control	MRES	Z*4	I	Z	ı	I	Z
	WDTOVF	O*3	O*3	0	0	0	0
	BREQ	Z*4	I	Z	I	Ī	I
	BACK	Z*4	0	Z	0	L	L
Interrupt	NMI	I	I	I	Ī	I	I
	IRQ0-IRQ7	Z*4	I	Z	I	Ī	Z
	IRQOUT (PD30)	Z*4	0	H*1	Н	0	H³
	IRQOUT (PE15)	Z*4	0	Z	Н	0	Z
Address bus	A0-A21	O*2	0	Z	0	Z	Z
Data bus	D0-D31	Z*4	I/O	Z	I/O	Z	Z
Bus	WAIT	Z*4	1	Z	Ī	Z	Z
control	RD/WR, RAS	Z*4	0	0	0	Z	Z
	CASH, CASL, CASLH, CASLL	Z*4	0	0	0	Z	Z
	RD	Н	0	Z	0	Z	Z
	CS0, CS1	Н	0	Z	0	Z	Z
	CS2, CS3	Z*4	0	Z	0	Z	Z
	WRHH, WRHL, WRH, WRL	Н	0	Z	0	Z	Z
	ĀH	Z*4	0	Z	0	Z	Z
DMAC	DACK0, DACK1 (PD26, PD27)	Z*4	0	O*1	0	0	O,
	DACK0, DACK1	Z*4	0	Z	0	0	Z
	(PE14, PE15)						
		Z*4	0	O*1	0	0	0

woods burning reset, Power-Down, and Bus Right Release Modes (144 Pin)



	RXD0-RXD1	Z*4	ī	Z	1	1 2	
A/D	ADTRG	Z*4	I	Z	1	l Z	
converter	AN0-AN7	Z	I	Z	1	l Z	
I/O Port	PA0-PA23	Z*4	I/O	K*1	K	I/O F	
	PB0-PB9	_					
	PC0-PC15	_					
	PD0-PD31	_					
	PE0-PE8,PE10	_					
	PE9,PE11-PE15	Z*4	I/O	Z	K	I/O 2	
	PF0-PF17	Z	I	Z	I	1 2	
Notes: 1.	Notes: 1. There are instances where bus right release and transition to software s occur simultaneously due to the timing between BREQ and internal oper cases, standby mode results, but the standby state may be different.						

No

The initial pin states depend on the mode. See section 18, Pin Function

(PFC), for details.

- 2. I: Input, O: Output, H: High-level output, L: Low-level output, Z: High imp K: Input pin with high impedance, output pin mode maintained.
- high impedance.
- *2 A21-A18 will become input ports after power-on reset.
- *3 Input in the SH7044/SH7045 F-ZTAT version. *4 General use I/O ports PAn, PBn, PCn, PDn, and PEn, as well as pins m them, are unstable during the $\overline{\mbox{RES}}$ setup time (t_RESS) immediately after goes to low level.

*1 If the standby control register port high-impedance bits are set to 1, outp



Address bus	A0-A21	Owz	0	Z	0	Z	Z
Data bus	D0-D31	Z*4	I/O	Z	I/O	Z	Z
Bus	WAIT	Z*4	I	Z	Ī	Z	Z
control	RDWR, RAS	Z*4	0	0	0	Z	Z
	CASH, CASL	Z*4	0	0	0	Z	Z
	RD	Н	0	Z	0	Z	Z
	CS0, CS1	Н	0	Z	0	Z	Z
	CS2, CS3	Z*4	0	Z	0	Z	Z
	WRH, WRL	Н	0	Z	0	Z	Z
	ĀH	Z*4	0	Z	0	Z	Z
DMAC	DACK0-DACK1	Z*4	0	Z	0	0	Z
	DRAK0-DRAK1	Z*4	0	Z	0	0	Z
	DREQ0-DREQ1	Z*4	I	Z	I	1	Z
MTU	TIOC0A-TIOC0D, TIOC1A-TIOC1D, TIOC2A-TIOC2D, TIOC3A, TIOC3C	Z*4	I/O	K*1	I/O	I/O	K*
	TIOC3B,TIOC3D, TIOC4A-TIOC4D	Z*4	I/O	Z	I/O	I/O	Z
	TCLKA-TCLKD	Z*4	Ī	Z	Ī	Ī	Z



	PC0-PC15	_					
	PD0-PD15						
	PE0-PE8-PE10	_					
	PE9,PE11-PE15	Z*4	I/O	Z	K	I/O	2
	PF0-PF7	Z	Ī	Z	Ī	Ī	Ž
Notes:	There are instance occur simultaneo						

cases, standby mode results, but the standby state may be different. The initial pin states depend on the mode. See section 18, Pin Function (PFC), for details. 2. I: Input, O: Output, H: High-level output, L: Low-level output, Z: High imp

- K: Input pin with high impedance, output pin mode maintained. *1 If the standby control register port high-impedance bits are set to 1, outp
- high impedance.
- *2 A21-A18 will become input ports after power-on reset.
- *3 Input in the SH7044/SH7045 F-ZTAT version. *4 General use I/O ports PAn, PBn, PCn, PDn, and PEn, as well as pins m them, are unstable during the $\overline{\text{RES}}$ setup time (t_{RESS}) immediately after goes to low level.



	Z-TAT version	-	HD6477042F28 HD6477042VF16	HD6477042F28 HD6477042VF16	QFP2020-112 QFP2020-112
SH7042A	Mask ROM verion	A MASK	HD6437042AF28 HD6437042AVF16 HD6437042AVX16	HD6437042A(***)F28 HD6437042A(***)VF16 HD6437042A(***)VX16	QFP2020-112 QFP2020-112 TQFP1414-120
			HD6437042ACF28 HD6437042AVCF16	HD6437042A(***)CF28 HD6437042A(***)VCF16	QFP2020-112Cu*1 QFP2020-112Cu*1
Product		Mask			
Туре		Version	Product Code	Mark Code	Package
SH7042A	Z-TAT version	A MASK	HD6477042AF28 HD6477042AVF16 HD6477042AVX16	HD6477042AF28 HD6477042AVF16 HD6477042AVX16	QFP2020-112 QFP2020-112 TQFP1414-120
			HD6477042ACF28 HD6477042AVCF16	HD6477042ACF28 HD6477042AVCF16	QFP2020-112Cu*1 QFP2020-112Cu*1
SH7043	Mask ROM version	=	HD6437043F28 HD6437043VF16	HD6437043(***)F28 HD6437043(***)VF16	QFP2020-144 QFP2020-144
	Z-TAT version	-	HD6477043F28 HD6477043VF16	HD6477043F28 HD6477043VF16	QFP2020-144 QFP2020-144
SH7043A	Mask ROM version	A MASK	HD6437043AF28 HD6437043AVF16	HD6437043A(***)F28 HD6437043A(***)VF16	QFP2020-144 QFP2020-144
			HD6437043ACF28 HD6437043AVCF16	HD6437043A(***)CF28 HD6437043A(***)VCF16	QFP2020-144Cu*1 QFP2020-144Cu*1
	Z-TAT version	A MASK	HD6477043AF28 HD6477043AVF16	HD6477043AF28 HD6477043AVF16	QFP2020-144 QFP2020-144
			HD6477043ACF28 HD6477043AVCF16	HD6477043ACF28 HD6477043AVCF16	QFP2020-144Cu*1 QFP2020-144Cu*1
SH7044	Mask ROM version	A MASK	HD6437044F28	HD6437044(***)F28	QFP2020-112
	F-ZTAT version		HD64F7044F28	HD64F7044F28	QFP2020-112
SH7045	Mask ROM	A MASK	HD6437045F28	HD6437045(***)F28	QFP2020-144

HD64F7045F28

HD64F7045F28

HD6417041AVCF16 HD6417041AVCF16

HD6437042 (***)F28

HD6437042 (***)VF16

HD6437042F28

HD6437042VF16

QFP2020-144Cu*1 H

Н

Н

QFP2020-112

QFP2020-112

QFP2020-144

F-ZTAT version

version

SH7042

Mask ROM -

verion

(***) is the ROM code. NoteS: 1. Package with Copper used as the lead material.

2. *** in the Order Model No. is the ROM code, consisting of a letter and a number (ex. E00). The letter indicates the voltage and frequency, as sho

- E, F, G, H: 5.0 V, 28 MHz • P, Q, R: 3.3 V, 16 MHz



Section 2		CPU
2.1	Registe	er Configuration
	2.1.1	General Registers (Rn)
	2.1.2	Control Registers
	2.1.3	System Registers
2.1.4 Initial Values of Reg		Initial Values of Registers
2.2	Data Fo	ormats
	2.2.1	Data Format in Registers
	2.2.2	Data Format in Memory
	2.2.3	Immediate Data Format
2.3	Instruc	tion Features
	2.3.1	RISC-Type Instruction Set
	2.3.2	Addressing Modes
	2.3.3	Instruction Format
2.4	Instruc	tion Set by Classification

Processing States

Operating Modes, Types, and Selection.....

Explanation of Operating Modes.....

Pin Configuration.....

Oscillator.....

State Transitions

Power-Down State

Operating Modes.....

Clock Pulse Generator (CPG)

Connecting a Crystal Oscillator.....

4.1 Overview 4.1.1 Block Diagram

2.5

3.1

3.2

3.3

4.2

2.5.1

2.5.2

Section 3

Section 4

4.2.1

	5.2.2	Manual Reset
5.3	Addres	ss Errors
	5.3.1	Address Error Exception Processing
5.4	Interru	pts
	5.4.1	Interrupt Priority Level
	5.4.2	Interrupt Exception Processing
5.5	Except	tions Triggered by Instructions
	5.5.1	Trap Instructions
	5.5.2	Illegal Slot Instructions
	5.5.3	General Illegal Instructions
5.6	When	Exception Sources Are Not Accepted
	5.6.1	Immediately after a Delayed Branch Instruction
	5.6.2	Immediately after an Interrupt-Disabled Instruction
5.7	Stack S	Status after Exception Processing Ends
5.8	Notes	on Use
	5.8.1	Value of Stack Pointer (SP)
	5.8.2	Value of Vector Base Register (VBR)
	5.8.3	Address Errors Caused by Stacking of Address Error Exception Processing
Sect	ion 6	Interrupt Controller (INTC)
6.1	Overvi	iew
	6.1.1	Features
	6.1.2	Block Diagram
	6.1.3	Pin Configuration
	6.1.4	Register Configuration
6.2	Interru	pt Sources

Resets

Power-On Reset

NMI Interrupts.....

User Break Interrupt

RENESAS

5.2

5.2.1

6.2.1 6.2.2

ii

	6.6.3	Handling DTC Activating Sources but Not CPU Interrupt or DMAC Activating Sources
	6.6.4	Treating CPU Interrupt Sources but Not DTC
		or DMAC Activating Sources
Sect	tion 7	User Break Controller (UBC)
7.1	Overvi	iew
	7.1.1	Features
	7.1.2	Block Diagram
	7.1.3	Register Configuration
7.2	Regist	er Descriptions
	7.2.1	User Break Address Register (UBAR)
	7.2.2	User Break Address Mask Register (UBAMR)
	7.2.3	User Break Bus Cycle Register (UBBR)
7.3	Operat	ion
	7.3.1	Flow of the User Break Operation
	7.3.2	Break on On-Chip Memory Instruction Fetch Cycle
	7.3.3	Program Counter (PC) Values Saved
7.4	Use Ex	xamples
	7.4.1	Break on CPU Instruction Fetch Cycle
	7.4.2	Break on CPU Data Access Cycle
	7.4.3	Break on DMA/DTC Cycle
7.5		ns on Use

6.6.2

7.5.1

7.5.2

7.5.3

7.5.4

RENESAS

On-Chip Memory Instruction Fetch

Instruction Fetch at Branches Contention between User Break and Exception Handling.....

Break at Non-Delay Branch Instruction Jump Destination.....

Cautions on Use.....

but Not DMAC Activating Sources

or DTC Activating Sources

Handling DMAC Activating Sources but Not CPU Interrupt

	8.2.9	DTC Information Base Register (DTBR)		
8.3	Operation			
	8.3.1	Overview of Operation		
	8.3.2	Activating Sources		
	8.3.3	DTC Vector Table		
	8.3.4	Register Information Placement		
	8.3.5	Normal Mode		
	8.3.6	Repeat Mode		
	8.3.7	Block Transfer Mode		
	8.3.8	Operation Timing		
	8.3.9	DTC Execution State Counts		
	8.3.10	DTC Usage Procedure		
	8.3.11	DTC Use Example		
8.4	Caution	ns on Use		
Sect	tion 9	Cache Memory (CAC)		
9.1	Overview			
	9.1.1	Features		
	9.1.2	Block Diagram		
	7.1.2	Block Blagfulli		
	9.1.3			
9.2	9.1.3	Register Configuration		
9.2	9.1.3	Register Configurationer Explanation		
9.29.3	9.1.3 Registe 9.2.1	Register Configuration		
	9.1.3 Registe 9.2.1	Register Configurationer Explanation		
	9.1.3 Registe 9.2.1 Addres	Register Configuration er Explanation Cache Control Register (CCR) ss Array and Data Array Cache Address Array Read/Write Space		
	9.1.3 Registe 9.2.1 Addres 9.3.1 9.3.2	Register Configuration		
9.3	9.1.3 Registe 9.2.1 Addres 9.3.1 9.3.2	Register Configuration er Explanation Cache Control Register (CCR) ss Array and Data Array Cache Address Array Read/Write Space Cache Data Array Read/Write Space ns on Use		
9.3	9.1.3 Registe 9.2.1 Addres 9.3.1 9.3.2 Caution	Register Configuration er Explanation Cache Control Register (CCR) ss Array and Data Array Cache Address Array Read/Write Space Cache Data Array Read/Write Space ns on Use Cache Initialization Forced Access to Address Array and Data Array		
9.3	9.1.3 Registe 9.2.1 Addres 9.3.1 9.3.2 Caution 9.4.1	Register Configuration er Explanation Cache Control Register (CCR) es Array and Data Array Cache Address Array Read/Write Space Cache Data Array Read/Write Space ns on Use Cache Initialization		
9.3	9.1.3 Registe 9.2.1 Addres 9.3.1 9.3.2 Caution 9.4.1 9.4.2	Register Configuration		

8.2.8

DTC Control/Status Register (DTCSR).....

	10.2.7 Refresh Timer Counter (RTCNT)
	10.2.8 Refresh Time Constant Register (RTCOR)
10.3	Accessing Ordinary Space
	10.3.1 Basic Timing.
	10.3.2 Wait State Control
	10.3.3 CS Assert Period Extension
10.4	DRAM Access
	10.4.1 DRAM Direct Connection
	10.4.2 Basic Timing
	10.4.3 Wait State Control
	10.4.4 Burst Operation
	10.4.5 Refresh Timing
10.5	Address/Data Multiplex I/O Space Access
	10.5.1 Basic Timing
	10.5.2 Wait State Control
	10.5.3 CS Assertion Extension
10.6	Waits between Access Cycles
	10.6.1 Prevention of Data Bus Conflicts
	10.6.2 Simplification of Bus Cycle Start Detection
10.7	Bus Arbitration.
10.8	Memory Connection Examples
10.9	On-Chip Peripheral I/O Register Access
10.10	CPU Operation when Program is in External Memory
Secti	on 11 Direct Memory Access Controller (DMAC)
	Overview
	11.1.1 Features

		11.3.5	Address Modes
			Dual Address Mode
			Bus Modes
			Relationship between Request Modes and Bus Modes by DMA Transfer
			Category
		11.3.9	Bus Mode and Channel Priority Order
		11.3.10	Number of Bus Cycle States and DREQ Pin Sample Timing
		11.3.11	Source Address Reload Function
		11.3.12	DMA Transfer Ending Conditions
		11.3.13	DMAC Access from CPU
1	11.4	Examp	les of Use
		11.4.1	Example of DMA Transfer between On-Chip SCI and External Memory
		11.4.2	Example of DMA Transfer between External RAM and External Device
			with DACK
		11.4.3	Example of DMA Transfer between A/D Converter and On-Chip Memory
			(Address Reload On) (Excluding A Mask)
		11.4.4	Example of DMA Transfer between A/D Converter and Internal Memory
			(Address Reload On) (A Mask)
		11.4.5	Example of DMA Transfer between External Memory and SCI1 Send Sid
			(Indirect Address On)
1	11.5	Caution	ns on Use
S	Secti	on 12	Multifunction Timer Pulse Unit (MTU)
1	12.1	Overvi	ew
		12.1.1	Features
		12.1.2	Block Diagram
		12.1.3	Pin Configuration

vi

11.3.4 DMA Transfer Types

12.3	Bus Master Interface
	12.3.1 16-Bit Registers
	12.3.2 8-Bit Registers
12.4	Operation
	12.4.1 Overview
	12.4.2 Basic Functions
	12.4.3 Synchronous Operation
	12.4.4 Buffer Operation
	12.4.5 Cascade Connection Mode
	12.4.6 PWM Mode
	12.4.7 Phase Counting Mode
	12.4.8 Reset-Synchronized PWM Mode
	12.4.9 Complementary PWM Mode
12.5	Interrupts
	12.5.1 Interrupt Sources and Priority Ranking
	12.5.2 DTC/DMAC Activation
	12.5.3 A/D Converter Activation
12.6	Operation Timing
	12.6.1 Input/Output Timing
	12.6.2 Interrupt Signal Timing
12.7	Notes and Precautions
	12.7.1 Input Clock Limitations
	12.7.2 Note on Cycle Setting
	12.7.3 Contention between TCNT Write and Clear
	12.7.4 Contention between TCNT Write and Increment
	12.7.5 Contention between Buffer Register Write and Compare Match
	12.7.6 Contention between TGR Read and Input Capture

12.2.14 Timer Dead Time Data Register (TDDR)

12.2.15 Timer Period Data Register (TCDR)

12.2.16 Timer Period Buffer Register (TCBR)

	12.7.19 Output Level in Complementary PWM Mode and Reset-Synchronous PW
	Mode
	12.7.20 Cautions on Using the Chopping Function in Complementary PWM Mode or Reset Synchronous PWM Mode (A Mask Excluded)
	12.7.21 Cautions on Carrying Out Buffer Operation of Channel 0 in PWM Mode
	(A Mask Excluded)
	12.7.22 Cautions on Restarting with Sync Clear of Another Channel
	in Complementary PWM Mode (A Mask Excluded)
12.8	MTU Output Pin Initialization
	12.8.1 Operating Modes
	12.8.2 Reset Start Operation
	12.8.3 Operation in Case of Re-Setting Due to Error During Operation, Etc
	12.8.4 Overview of Initialization Procedures and Mode Transitions in Case of Er
	during Operation, Etc
12.9	Port Output Enable (POE)
	12.9.1 Features
	12.9.2 Block Diagram
	12.9.3 Pin Configuration
	12.9.4 Register Configuration
12.10	POE Register Descriptions
	12.10.1 Input Level Control/Status Register (ICSR)
	12.10.2 Output Level Control/Status Register (OCSR)
12.11	Operation
	12.11.1 Input Level Detection Operation
	12.11.2 Output-Level Compare Operation
	12.11.3 Release from High-Impedance State
	12.11.3 Release Holli High-Impedance State
	12.11.4 r OE tilling

12.11.5 Usage Notes....

RENESAS

Section 13 Watchdog Timer (WDT)

viii

	13.3.4	Timing of Setting the Overflow Flag (OVF)
		Timing of Setting the Watchdog Timer Overflow Flag (WOVF)
13.4		on Use
	13.4.1	TCNT Write and Increment Contention
	13.4.2	Changing CKS2–CKS0 Bit Values
		Changing between Watchdog Timer/Interval Timer Modes
	13.4.4	System Reset With WDTOVF
	13.4.5	Internal Reset with the Watchdog Timer
Secti	ion 14	Serial Communication Interface (SCI)
14.1	Overvi	ew
	14.1.1	Features
	14.1.2	Block Diagram
	14.1.3	Pin Configuration
	14.1.4	Register Configuration
14.2	Registe	er Descriptions
	14.2.1	Receive Shift Register (RSR)
	14.2.2	Receive Data Register (RDR)
	14.2.3	Transmit Shift Register (TSR)
	14.2.4	Transmit Data Register (TDR)
	14.2.5	Serial Mode Register (SMR)
	14.2.6	Serial Control Register (SCR)
	14.2.7	Serial Status Register (SSR)
	14.2.8	Bit Rate Register (BRR)
14.3	Operati	ion
	14.3.1	Overview

13.3.3 Clearing the Standby Mode

Secti	on 15	High Speed A/D Converter (Excluding A Mask)				
15.1		SM(
		Features.				
	15.1.2	Block Diagram				
		Pin Configuration				
	15.1.4	Register Configuration				
15.2		Register Descriptions				
	_	A/D Data Registers A–H (ADDRA–ADDRH)				
		A/D Control/Status Register (ADCSR)				
		A/D Control Register (ADCR)				
15.3		aster Interface				
15.4	Operati	on				
	_	Select-Single Mode				
		Select-Scan Mode				
	15.4.3	Group-Single Mode				
		Group-Scan Mode				
		Buffer Operation				
		Simultaneous Sampling Operation				
		Conversion Start Modes				
		Conversion Start by External Input				
		A/D Conversion Time				
15.5	Interru	ots				
15.6	Notes o	on Use				
Secti	on 16	Mid-Speed A/D Converter (A Mask)				
16.1	Overvi	ew				
	16.1.1	Features				

16.1.2 Block Diagram.... 16.1.3 Pin Configuration

16.7	Usage 1	Notes
		Analog Voltage Settings
		Handling of Analog Input Pins
Secti	on 17	Compare Match Timer (CMT)
17.1	Overvi	ew
	17.1.1	Features
	17.1.2	Block Diagram
	17.1.3	Register Configuration
17.2		er Descriptions
	17.2.1	Compare Match Timer Start Register (CMSTR)
	17.2.2	Compare Match Timer Control/Status Register (CMCSR)
	17.2.3	Compare Match Timer Counter (CMCNT)
	17.2.4	Compare Match Timer Constant Register (CMCOR)
17.3	Operati	on
	17.3.1	Period Count Operation
	17.3.2	CMCNT Count Timing
17.4		pts
		Interrupt Sources and DTC Activation
	17.4.2	Compare Match Flag Set Timing
		Compare Match Flag Clear Timing
17.5		on Use
	17.5.1	Contention between CMCNT Write and Compare Match
		Contention between CMCNT Word Write and Incrementation
		Contention between CMCNT Byte Write and Incrementation
	Secti 17.1 17.2 17.3	16.7.1 16.7.2 Section 17 17.1 Overvious 17.1.1 17.1.2 17.1.3 17.2 Register 17.2.1 17.2.2 17.2.3 17.2.4 17.3 Operation 17.3.1 17.3.2 17.4 Interrup 17.4.1 17.4.2 17.4.3 17.5 Notes of 17.5.1 17.5.2

Section 18 Pin Function Controller..... Overview..... Register Configuration....

18.3 Register Descriptions.....

18.2

	18.3.14 Port E Control Registers 1, 2 (PECR1 and PECR2)
	18.3.15 IRQOUT Function Control Register (IFCR)
18.4	Cautions on Use
Secti	ion 19 I/O Ports (I/O)
19.1	Overview
19.2	Port A
	19.2.1 Register Configuration
	19.2.2 Port A Data Register H (PADRH)
	19.2.3 Port A Data Register L (PADRL)
19.3	Port B
	19.3.1 Register Configuration
	19.3.2 Port B Data Register (PBDR)
19.4	Port C
	19.4.1 Register Configuration
	19.4.2 Port C Data Register (PCDR)
19.5	Port D
	19.5.1 Register Configuration
	19.5.2 Port D Data Register H (PDDRH)
	19.5.3 Port D Data Register L (PDDRL)
19.6	Port E
	19.6.1 Register Configuration

xii

19.6.2 Port E Data Register (PEDR)

Port F

19.7.1 Register Configuration

19.7.2 Port F Data Register (PFDR)

	22.2.3 Onboard Program Mode
	22.2.4 Flash Memory Emulation in RAM
	22.2.5 Differences between Boot Mode and User Program Mode
	22.2.6 Block Configuration
22.3	Pin Configuration.
22.4	Register Configuration.
22.5	Description of Registers.
	22.5.1 Flash Memory Control Register 1 (FLMCR1)
	22.5.2 Flash Memory Control Register 2 (FLMCR2)
	22.5.3 Erase Block Register 1 (EBR1)
	22.5.4 Erase Block Register 2 (EBR2)
	22.5.5 RAM Emulation Register (RAMER)
22.6	On-Board Programming Mode
	22.6.1 Boot Mode
	22.6.2 User Program Mode
22.7	Programming/Erasing Flash Memory
	22.7.1 Program Mode (n = 1 for Addresses H'0000–H'1FFFF,
	n = 2 for Addresses H'20000–H'3FFFF)
	22.7.2 Program-Verify Mode (n = 1 for Addresses H'0000–H'1FFFF,
	n = 2 for Addresses H'20000–H'3FFFF)
	22.7.3 Erase Mode (n = 1 for Addresses H'0000–H'1FFFF,
	n = 2 for Addresses H'20000–H'3FFFF)
	22.7.4 Erase-Verify Mode (n = 1 for Addresses H'00000–H'1FFFF,

n = 2 for Addresses H'20000–H'3FFFF)....

Secti	on 23	RAM
23.1	Overvie	ew
23.2	Operati	on
Secti	on 24	Power-Down State
24.1	Overvie	ew
	24.1.1	Power-Down States
	24.1.2	Related Register
24.2		Control Register (SBYCR)
24.3		1ode
	24.3.1	Transition to Sleep Mode
		Canceling Sleep Mode
24.4	Standby	/ Mode
	24.4.1	Transition to Standby Mode
	24.4.2	Canceling the Standby Mode
	24.4.3	Standby Mode Application Example
Secti	on 25	Electrical Characteristics (5V, 28.7 MHz Version)
25.1		te Maximum Ratings
25.2		aracteristics
25.3		aracteristics
23.3		
		Clock Timing
		Control Signal Timing
		Bus Timing
		Direct Memory Access Controller Timing
		Multifunction Timer Pulse Unit Timing
		I/O Port Timing
	25.3.7	Watchdog Timer Timing

25.3.8 Serial Communication Interface Timing

26.3.6	I/O Port Timing
26.3.7	Watchdog Timer Timing
	Serial Communication Interface Timing
26.3.9	High-speed A/D Converter Timing (excluding A mask)
) Mid-speed Converter Timing (A mask)
	Measurement Conditions for AC Characteristic
	onverter Characteristics
Appendix A	A On-Chip Supporting Module Registers
* *	sses
1101	
Appendix I	Block Diagrams
търенал 1	, block blagfains

26.3.5 Multifunction Timer Pulse Unit Timing.....

Pin States.....

Notes when Converting the F–ZTAT Application Software to the Mask-ROM Versions.....

Product Code Lineup.....

Appendix F Package Dimensions.....

Appendix C

Appendix D

Appendix E

xvi

impossible with microprocessors, such as real-time control, which demands high speeds particular, the SH7040 series has a 1-kbyte on-chip cache, which allows an improvement performance during external memory access.

In addition, the SH7040 Series includes on-chip peripheral functions necessary for systematical systems. configuration, such as large-capacity ROM and RAM, timers, a serial communication ir (SCI), an A/D converter, an interrupt controller, and I/O ports. Memory or peripheral LS connected efficiently with an external memory access support function. This greatly red system cost.

In addition to the masked-ROM versions of the SH7040 series, the SH7042 and SH7043 ZTAT^{TM*1} version with user-programmable on-chip PROM and the SH7044 and SH704 F-ZTAT^{TM*2} version with on-chip flash memory. These versions enable users to respon and flexibly to changing application specifications, growing production volumes, and of conditions.

Notes: *1 ZTAT (Zero Turn-Around Time) is a registered trademark of Renesas Techn Corp.

*2 F-ZTAT (Flexible ZTAT) is a trademark of Renesas Technology Corp.

1.1.1 **SH7040 Series Features**

CPU:

- Original Renesas architecture
- 32-bit internal data bus
- General-register machine
 - Sixteen 32-bit general registers
 - Three 32-bit control registers
 - Four 32-bit system registers
- RISC-type instruction set



- 1-kbyte instruction cache
- Caching of instruction codes and PC relative read data
- 4-byte line length (1 longword: 2 instruction lengths)
- 256 entry cache tags
- Direct map method
- On-chip ROM/RAM, and on-chip I/O areas not objects of cache
- Used in common with on-chip RAM; 2 kbytes of on-chip RAM used as address array array when cache is enabled

Interrupt Controller (INTC):

- Nine external interrupt pins (NMI, $\overline{IRQ0} \overline{IRQ7}$)
- Forty-three internal interrupt sources (forty-four for A mask)
- Sixteen programmable priority levels

User Break Controller (UBC):

- Generates an interrupt when the CPU or DMAC generates a bus cycle with specified conditions
- Simplifies configuration of an on-chip debugger

Bus State Controller (BSC):

- Supports external extended memory access
 - 16-bit (QFP-112, TQFP-120), or 32-bit (QFP-144) external data bus
- Memory address space divided into five areas (four areas of SRAM space, one area of space) with the following settable features:
 - Bus size (8, 16, or 32 bits)
 - Number of wait cycles

2

Direct Memory Access Controller (DMAC) (4 Channels):

- Supports cycle-steal transfers
- Supports dual address transfer mode
- Can be switched between direct and indirect transfer modes (channel 3 only)
 - Direct transfer mode: transfers the data at the transfer source address to the transfer destination address
 - Indirect transfer mode: regards the data at the transfer source address as an addre transfers the data at that address to the transfer destination address

Data Transfer Controller (DTC):

- Data transfer independent of the CPU possible through peripheral I/O interrupt reque
- Transfer mode can be set for each interrupt factor (transfer mode set in memory)
- Multiple data transfers possible for one activating factor
- Abundant transfer modes
 - Normal mode/repeat mode/block transfer mode selectable
- Transfer unit can be set to byte/word/longword
- Interrupts activating the DTC requested of the CPU
 - Interrupts can be generated to the CPU after completion of one data transfer
 - Interrupts can be generated to the CPU after completing all designated data trans
- Transfer can be activated by software

Multifunction Timer/Pulse Unit (MTU):

- Maximum 16 types of waveform output or maximum 16 types of pulse I/O processin based on 16-bit timer, 5 channels
- 16 dual-use output compare/input capture registers

- Reset-synchronized PWM mode
 - 3-phase output of any duty cycle positive phase/reverse phase PWM waveforms
- Phase calculation mode
 - 2-phase encoder calculation processing

Compare Match Timer (CMT) (Two Channels):

- 16-bit free-running counter
- One compare register
- Generates an interrupt request upon compare match

Watchdog Timer (WDT) (One Channel):

- Watchdog timer or interval timer
- Count overflow can generate an internal reset, external signal, or interrupt

Serial Communication Interface (SCI) (Two Channels):

(Per Channel):

- Asynchronous or clock-synchronous mode is selectable
- Can transmit and receive simultaneously (full duplex)
- On-chip dedicated baud rate generator
- Multiprocessor communication function

I/O Ports:

- QFP 112 (SH7040, SH7042, SH7044), TQFP-120 (SH7040, SH7042)
 - Input/output: 74
 - Input: 8

4

speed, high accuracy A/D on-chip type. For details, see the product lineup.

Large Capacity On-Chip Memory:

- ROM (128 kbytes PROM, 256 kbytes/128 kbytes/64 kbytes mask ROM, 256 kbytes ROM)
 - SH7044, SH7045: 256 kbytes (flash ROM, mask ROM)
 - SH7042, SH7043: 128 kbytes (ZTAT, mask ROM)
 - SH7040, SH7041: 64 kbytes (mask ROM)
- RAM: 4 kbytes (2 kbytes when cache is used)

Operating Modes:

- · Operating modes
 - Expanded mode with ROM disabled
 - Expanded mode with ROM enabled
 - Single-chip mode
- Processing states
 - Program execution state
 - Exception processing state
 - Bus-released state
- Power-down modes
 - Sleep mode
 - Software standby mode

Clock Pulse Generator (CPG):

- On-chip clock pulse generator
 - On-chip clock-doubling PLL circuit

See "Electrical Characteristics"	bBOW 2 ⁶⁶ "158 KB	-dgiH" əəS Q\A bəəqS		
Characteristics	ВОМ	Converter	UTM	DAMG
Electrical		₫/A		

Notes on the SH7040 Series Specifications (For details, see each section in this manual)

Q\A beeq2

Converter"

and DTC vectors	requests		Converter"		
access methods	methods on transfer	Notes	G\A bəəq&	ROM"	Characteristics"
Change the DTER	Change the setting	Change the Usage	-biM" əə2	See "128 kB Mask	See "Electrical
			Converter"		
			G\A bəəq&	ROM"	Characteristics"
			-dgiH" əəS	See "128 kB Mask	See "Electrical
and DTC vectors	requests		Converter"		
access methods	methods on transfer		Q∖A bəəqS	ROM"	Characteristics"
Change the DTER	Change the setting	Change the Usage	-biM" əəS	See "64 kB Mask	See "Electrical
and DTC vectors	requests		Converter"		
access methods	methods on transfer	Notes	G\A bəəq&	ROM"	Characteristics"
Change the DTER	Change the setting	Change the Usage	-biM" əəS	See "64 kB Mask	See "Electrical
and DTC vectors	reduests		Converter"		
access methods	methods on transfer		Q\A bəəq&	Memory"	"Characteristics"
Change the DTER	Change the setting	Change the Usage	-biM" əəS	See "256 KB Flash	See "Electrical
and DTC vectors	requests		Converter"		
access methods	methods on transfer		Q\A bəəq&	Memory"	"characteristics"
Change the DTER	Change the setting	Change the Usage	-biM" əəS	See "256 kB Flash	See "Electrical
and DTC vectors	requests		Converter"		
access methods	methods on transfer	SHION	Speed A/D	РКОМ"	Characteristics"
	Change the setting methods on transfer		See "Mid-	DBOW. 266 "178 KB	See "Electrical
Garra odt opged)	Chapter off orged)	SSSSI I odt opged)		94 901, 992	looistoold" ee2
			Converter"		00110110101011
			G\A bəəqS	PROM"	Characteristics"
			-dgiH" əəS	See "128 kB	See "Electrical
and DTC vectors	requests		Converter"		

Converter"

Q\A beeq8

Converter"

Q\A beeq2

-dgiH" 992

ROM"

ROM"

Characteristics"

Characteristics"

Characteristics"

See "Electrical

PROM"

266 "128 KB

See "128 kB Mask See "Electrical

See "128 kB Mask See "Electrical

and DTC vectors requests

access methods

methods on transfer Notes

methods on transfer Notes

t Change the DTER Change the setting Change the Usage See "Mid-

access methods

DTC

t Change the DTER Change the setting Change the Usage See "Mid-

See "Electrical		-biM" əə2	Change the Usage	Change the setting	Change the DTER
See "Electrical Characteristics"	KOM» See "S26 kB Mask			Change the setting methods on transfer requests	access methods
"Characteristics"	ROM"	Speed A\D Converter"	Notes	methods on transfer requests	access methods and DTC vectors

and DTC vectors requests

and DTC vectors

access methods

DTC

access methods methods on transfer Notes

requests

DMAC

t Change the DTER Change the setting Change the Usage See "Mid-

methods on transfer Notes

t Change the DTER Change the setting Change the Usage See "Mid-

UTM

Notes on the SH7040 Series Specifications (For details, see each section in this manual)

Converter"

Q\A beeq2

Converter"

G/A beeq2

Converter

Q/A

ROM

Characteristics"

See "Electrical

Characteristics"

Characteristics

Electrical

See "256 kB Mask See "Electrical




Figure 1.1 Block Diagram of the SH7040, SH7042, SH7044 (QFP-112 Pin), SH704 (TQFP-120 pin)





Figure 1.2 Block Diagram of the SH7041, SH7043, SH7045 (QFP-144 Pin)



RENESAS

Figure 1.3 SH7040, SH7042, SH7044 Pin Arrangement (OFP-112 Top Vie




Figure 1.4 SH7040, SH7042 Pin Arrangement (TQFP-120 Top View)




Figure 1.5 SH7041, SH7043, SH7045 Pin Arrangement (QFP-144 Top Vie

	1 30/710	7.10	
8	PC4/A4	A4	
9	PC5/A5	A5	
10	PC6/A6	A6	
11	PC7/A7	A7	
12	PC8/A8	A8	
13	PC9/A9	NC	
14	PC10/A10	A10	
15	PC11/A11	A11	
16	PC12/A12	A12	
17	PC13/A13	A13	
18	PC14/A14	A14	
19	PC15/A15	A15	
20	PB0/A16	A16	
21	V _{cc}	V _{cc}	
22	PB1/A17	NC	
23	V _{ss}	V _{ss}	
24	PB2/IRQ0/POE0/RAS	NC	
25	PB3/IRQ1/POE1/CASL	ŌĒ	
26	PB4/ĪRQ2/POE2/CASH	PGM	-

28

 V_{ss}

PB5/IRQ3/POE3/RDWR

V_{ss}

 $V_{\text{\tiny CC}}$

37	V_{cc}	V_{cc}	
38	PA12/WRL	NC	
39	V _{ss}	V _{ss}	
40	PA11/CS1	NC	
41	PA10/CS0	NC	
42	PA9/TCLKD/ĪRQ3	NC	
43	PA8/TCLKC/IRQ2	NC	
44	PA7/TCLKB/CS3	NC	
45	PA6/TCLKA/CS2	NC	
46	PA5/SCK1/DREQ1/IRQI	NC	
47	PA4/TXD1	NC	
48	PA3 /RXD1	NC	
49	PA2/SCK0/DREQ0/IRQ0	NC	
50	PA1/TXD0	NC	
51	PA0/RXD0	NC	
52	PD15/D15	NC	
53	PD14/D14	NC	
54	PD13/D13	NC	
55	V _{ss}	V _{ss}	
56	PD12/D12	NC	

58

PD11/D11

PD10/D10

RENESAS

NC

67	PD3/D3	D3
68	PD2/D2	D2
69	PD1/D1	D1
70	PD0/D0	D0
71	V_{SS}	V _{SS}
72	XTAL	NC
73	MD3	V _{cc}
74	EXTAL	V _{SS}
75	MD2	V _{cc}
76	NMI	A9
77	V _{cc}	V _{cc}
77 78	V _{cc} MD1	V _{cc}
78	MD1	V _{cc}
78 79	MD1 MD0	V _{cc}
78 79 80	MD1 MD0 PLLVCC	V _{cc} V _{cc}
78 79 80 81	MD1 MD0 PLLVCC PLLCAP	V _{cc} V _{cc} V _{cc} V _{ss}

PE0/TIOC0A/DREQ0

PE1/TIOC0B/DRAK0
PE2/TIOC0C/DREQ1

PE3/TIOC0D/DRAK1

85

86

87

88

RENESAS

NC

NC

NC

97	AV _{ss}	$V_{\tt SS}$	
98	PF6/AN6	V_{SS}	
99	PF7/AN7	V_{SS}	
100	AV _{cc}	V _{cc}	
101	V _{ss}	V _{SS}	
102	PE5/TIOC1B	NC	
103	V _{cc}	V_{cc}	
104	PE6/TIOC2A	NC	
105	PE7/TIOC2B	NC	
106	PE8/TIOC3A	NC	
107	PE9/TIOC3B	NC	
108	PE10/TIOC3C	NC	
109	V _{ss}	V _{ss}	
110	PE11/TIOC3D	NC	
111	PE12/TIOC4A	NC	
112	PE13/TIOC4B/MRES	NC	

9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

PB0/A16 V_{cc} PB1/A17

PC4/A4

PC5/A5

PC6/A6

PC7/A7

PC8/A8

PC9/A9 PC10/A10

PC11/A11

PC12/A12 PC13/A13

PC14/A14

PC15/A15

 V_{ss}

PB2/IRQ0/POE0/RAS
PB3/IRQ1/POE1/CASL
PB4/IRQ2/POE2/CASH
V_{ss}

PB5/IRQ3/POE3/RDWR
NC
NC

RENESAS

A4

A5

A6

Α7

A8 NC

A10

A11 A12

A13

A14 A15

A16

 V_{cc}

NC

 V_{ss}

NC OE

PGM

 $V_{\rm ss}$

 V_{cc}

NC

NC

25

26

27

28

29 30

31

41 PA12/WRL NC 42 V _{SS} V _{SS} 43 PA11/CS1 NC 44 PA10/CS0 NC 45 PA9/TCLKD/IRQ3 NC 46 PA8/TCLKC/IRQ2 NC 47 PA7/TCLKB/CS3 NC 48 PA6/TCLKA/CS2 NC 49 PA5/SCK1/DREQ1/IRQ1 NC 50 PA4/TXD1 NC 51 PA3/RXD2 NC 52 PA2/SCK0/DREQ0/IRQ0 NC 53 PA1/TXD0 NC 54 PA0/RXD0 NC 55 PD15/D15 NC 56 PD14/D14 NC 57 PD13/D13 NC	40	V _{cc}	V_{cc}
43 PA11/CS1 NC 44 PA10/CS0 NC 45 PA9/TCLKD/IRQ3 NC 46 PA8/TCLKC/IRQ2 NC 47 PA7/TCLKB/CS3 NC 48 PA6/TCLKA/CS2 NC 49 PA5/SCK1/DREQ1/IRQ1 NC 50 PA4/TXD1 NC 51 PA3/RXD2 NC 52 PA2/SCK0/DREQ0/IRQ0 NC 53 PA1/TXD0 NC 54 PA0/RXD0 NC 54 PA0/RXD0 NC 55 PD15/D15 NC 56 PD14/D14 NC 57 PD13/D13 NC	41	"	
44 PA10/CS0 NC 45 PA9/TCLKD/IRQ3 NC 46 PA8/TCLKC/IRQ2 NC 47 PA7/TCLKB/CS3 NC 48 PA6/TCLKA/CS2 NC 49 PA5/SCK1/DREQ1/IRQ1 NC 50 PA4/TXD1 NC 51 PA3/RXD2 NC 52 PA2/SCK0/DREQ0/IRQ0 NC 53 PA1/TXD0 NC 54 PA0/RXD0 NC 54 PA0/RXD0 NC 55 PD15/D15 NC 56 PD14/D14 NC 57 PD13/D13 NC	42	V _{SS}	V _{ss}
45 PA9/TCLKD/ĪRQ3 NC 46 PA8/TCLKC/ĪRQ2 NC 47 PA7/TCLKB/CS3 NC 48 PA6/TCLKA/CS2 NC 49 PA5/SCK1/DREQ1/ĪRQ1 NC 50 PA4/TXD1 NC 51 PA3/RXD2 NC 52 PA2/SCK0/DREQ0/ĪRQ0 NC 53 PA1/TXD0 NC 54 PA0/RXD0 NC 55 PD15/D15 NC 56 PD14/D14 NC 57 PD13/D13 NC	43	PA11/CS1	NC
46 PA8/TCLKC/ĪRQ2 NC 47 PA7/TCLKB/CS3 NC 48 PA6/TCLKA/CS2 NC 49 PA5/SCK1/DREQ1/IRQ1 NC 50 PA4/TXD1 NC 51 PA3/RXD2 NC 52 PA2/SCK0/DREQ0/IRQ0 NC 53 PA1/TXD0 NC 54 PA0/RXD0 NC 55 PD15/D15 NC 56 PD14/D14 NC 57 PD13/D13 NC	44	PA10/CS0	NC
47 PA7/TCLKB/CS3 NC 48 PA6/TCLKA/CS2 NC 49 PA5/SCK1/DREQ1/IRQ1 NC 50 PA4/TXD1 NC 51 PA3/RXD2 NC 52 PA2/SCK0/DREQ0/IRQ0 NC 53 PA1/TXD0 NC 54 PA0/RXD0 NC 55 PD15/D15 NC 56 PD14/D14 NC 57 PD13/D13 NC	45	PA9/TCLKD/IRQ3	NC
48 PA6/TCLKA/CS2 NC 49 PA5/SCK1/DREQ1/IRQ1 NC 50 PA4/TXD1 NC 51 PA3/RXD2 NC 52 PA2/SCK0/DREQ0/IRQ0 NC 53 PA1/TXD0 NC 54 PA0/RXD0 NC 55 PD15/D15 NC 56 PD14/D14 NC 57 PD13/D13 NC	46	PA8/TCLKC/IRQ2	NC
49 PA5/SCK1/DREQ1/IRQ1 NC 50 PA4/TXD1 NC 51 PA3/RXD2 NC 52 PA2/SCK0/DREQ0/IRQ0 NC 53 PA1/TXD0 NC 54 PA0/RXD0 NC 55 PD15/D15 NC 56 PD14/D14 NC 57 PD13/D13 NC	47	PA7/TCLKB/CS3	NC
50 PA4/TXD1 NC 51 PA3/RXD2 NC 52 PA2/SCK0/DREQ0/IRQ0 NC 53 PA1/TXD0 NC 54 PA0/RXD0 NC 55 PD15/D15 NC 56 PD14/D14 NC 57 PD13/D13 NC	48	PA6/TCLKA/CS2	NC
51 PA3/RXD2 NC 52 PA2/SCK0/DREQ0/IRQ0 NC 53 PA1/TXD0 NC 54 PA0/RXD0 NC 55 PD15/D15 NC 56 PD14/D14 NC 57 PD13/D13 NC	49	PA5/SCK1/DREQ1/IRQ1	NC
52 PA2/SCK0/DREQ0/IRQ0 NC 53 PA1/TXD0 NC 54 PA0/RXD0 NC 55 PD15/D15 NC 56 PD14/D14 NC 57 PD13/D13 NC	50	PA4/TXD1	NC
53 PA1/TXD0 NC 54 PA0/RXD0 NC 55 PD15/D15 NC 56 PD14/D14 NC 57 PD13/D13 NC	51	PA3/RXD2	NC
54 PA0/RXD0 NC 55 PD15/D15 NC 56 PD14/D14 NC 57 PD13/D13 NC	52	PA2/SCK0/DREQ0/IRQ0	NC
55 PD15/D15 NC 56 PD14/D14 NC 57 PD13/D13 NC	53	PA1/TXD0	NC
56 PD14/D14 NC 57 PD13/D13 NC	54	PA0/RXD0	NC
57 PD13/D13 NC	55	PD15/D15	NC
	56	PD14/D14	NC
$V_{\rm es}$ $V_{\rm es}$	57	PD13/D13	NC
33	58	V_{SS}	V _{ss}

PD12/D12

PD11/D11

NC

NC

59

60

61

62

RENESAS

NC

NC

NC

71	PD4/D4	D4
72	PD3/D3	D3
73	PD2/D2	D2
74	PD1/D1	D1
75	PD0/D0	D0
76	V_{ss}	V_{ss}
77	XTAL	NC
78	MD3	V _{cc}
79	EXTAL	V_{ss}
80	MD2	V _{cc}
81	NMI	A9
82	V _{cc}	V_{cc}
83	MD1	V _{cc}
84	MD0	V _{cc}
85	PLLV _{cc}	V _{cc}
86	PLLCAP	V _{ss}
87	PLLV _{ss}	V_{ss}
88	PA15/CK	NC
89	RES	V _{PP}

NC

NC

PE0/TIOC0A/DREQ0

PE1/TIOC0B/DRAK0

90

91 92

93

NC

NC

NC

102	PF4/AN4	$V_{\tt SS}$
103	PF5/AN5	V _{ss}
104	AV _{ss}	V _{ss}
105	PF6/AN6	V _{ss}
106	PF7/AN7	V _{ss}
107	AV _{cc}	V_{cc}
108	V _{ss}	V _{ss}
109	PE5/TIOC1B	NC
110	NC	NC
111	V _{cc}	V _{cc}
112	PE6/TIOC2A	NC
113	PE7/TIOC2B	NC
114	PE8/TIOC3A	NC
115	PE9/TIOC3B	NC
116	PE10/TIOC3C	NC
117	V _{ss}	V _{ss}
118	PE11/TIOC3D	NC
119	PE12/TIOC4A	NC

PE13/TIOC4B/MRES

120

RENESAS

9	PC2/A2	A2
10	PC3/A3	A3
11	PC4/A4	A4
12	V _{cc}	V _{cc}
13	PC5/A5	A5
14	V_{SS}	V_{SS}
15	PC6/A6	A6
16	PC7/A7	A7
17	PC8/A8	A8
18	PC9/A9	NC
19	PC10/A10	A10
20	PC11/A11	A11
21	PC12/A12	A12
22	PC13/A13	A13
23	PC14/A14	A14
24	PC15/A15	A15
25	PB0/A16	A16
26	V _{cc}	V_{cc}

28

29

30

PB1/A17

PA20/CASHL

PA19/BACK/DRAK1

 V_{ss}

NC

 $\mathsf{V}_{\mathtt{SS}}$

NC

39	PB8/IRQ6/A20/WAIT	NC
40	V _{cc}	V _{cc}
41	PB9/IRQ7/A21/ADTRG	NC
42	V _{ss}	V _{ss}
43	PA14/RD	NC
44	WDTOVF	NC
45	PD31/D31/ADTRG	NC
46	PD30/D30/IRQOUT	NC
47	PA13/WRH	NC
48	PA12/WRL	NC
49	PA11/CS1	NC
50	PA10/CS0	NC
51	PA9/TCLKD/IRQ3	NC
52	PA8/TCLKC/IRQ2	NC
53	PA7/TCLKB/CS3	NC
54	PA6/TCLKA/CS2	NC
55	V _{ss}	V _{ss}
56	PD29/D29/ CS3	NC
57	PD28/D28/CS2	NC
58	PD27/D27/DACK1	NC

60

PD26/D26/DACK0

PD25/D25/DREQ1

RENESAS

NC

69	PD18/D18/IRQ2	NC	
70	PD17/D17/ IRQ1	NC	
71	V _{ss}	V_{SS}	
72	PD16/D16/ IRQ0	NC	
73	PD15/D15	NC	
74	PD14/D14	NC	
75	PD13/D13	NC	
76	PD12/D12	NC	
77	V _{cc}	V_{cc}	
78	PD11/D11	NC	
79	V _{ss}	V_{SS}	
80	PD10/D10	NC	
81	PD9/D9	NC	
82	PD8/D8	NC	
83	PD7/D7	D7	
84	PD6/D6	D6	
85	V _{cc}	V _{cc}	

87

88

89

90

PD5 /D5

PD4/D4

PD3/D3

PD2/D2

 V_{ss}

RENESAS

D5

 V_{ss}

D4

D3

D2

99	V _{cc}	V _{cc}
100	PA16/AH	NC
101	PA17/WAIT	NC
102	MD1	V _{cc}
103	MD0	V _{cc}
104	PLLVCC	V _{cc}
105	PLLCAP	V _{ss}
106	PLLVSS	V_{ss}
107	PA15/CK	NC
108	RES	V_{pp}
109	PE0/TIOC0A/DREQ0	NC
110	PE1/TIOC0B/DRAK0	NC
111	PE2/TIOC0C/DREQ1	NC
112	V _{cc}	V _{cc}
113	PE3/TIOC0D/DRAK1	NC
114	PE4/TIOC1A	NC
115	PE5/TIOC1B	NC
116	PE6/TIOC2A	NC
117	V _{ss}	V _{ss}
118	PF0/AN0	V _{ss}
118	PF0/AN0	V _{ss}

RENESAS

119

120

PF1/AN1

PF2/AN2

 V_{ss}

 V_{ss}

129	V_{SS}	V _{SS}
130	PA0/RXD0	NC
131	PA1/TXD0	NC
132	PA2/SCK0/DREQ0 /IREQ0	NC
133	PA3/RXD1	NC
134	PA4/TXD1	NC
135	V _{cc}	V _{cc}
136	PA5 /SCK1/DREQ1/IREQ1	NC
137	PE7/TIOC2B	NC
138	PE8/TIOC3A	NC
139	PE9/TIOC3B	NC
140	PE10/TIOC3C	NC
141	V_{ss}	V _{ss}
142	PE11/TIOC3D	NC
143	PE12/TIOC4A	NC
144	PE13/TIOC4B /MRES	NC

10	PC6/A6	A6	
11	PC7/A7	A7	
12	PC8/A8	A8	
13	PC9/A9	A9	
14	PC10/A10	A10	
15	PC11/A11	A11	
16	PC12/A12	A12	
17	PC13/A13	A13	
18	PC14/A14	A14	
19	PC15/A15	A15	
20	PB0/A16	A16	
21	V _{cc}	V _{cc}	
22	PB1/A17	NC	
23	V_{ss}	V _{SS}	
24	PB2/IRQ0/POE0/RAS	NC	
25	PB3/IRQ1/POE1/CASL	NC	
26	PB4/IRQ2/POE2/CASH	A17	
27	V _{ss}	V _{SS}	
28	PB5/IRQ3/POE3/RDWR	NC	
29	PB6/IRQ4/A18/BACK	NC	
30	PB7/IRQ5/A19/BREQ	NC	

PB8/IRQ6/A20/WAIT

PB9/IRQ7/A21/ADTRG

31

32

RENESAS

NC

42	PA9/TCLKD/IRQ3	CE	
43	PA8/TCLKC/IRQ2	ŌĒ	
44	PA7/TCLKB/CS3	WE	
45	PA6/TCLKA/CS2	NC	
46	PA5/SCK1/DREQ1/IRQ1	V _{cc}	
47	PA4/TXD1	NC	
48	PA3/RXD1	NC	
49	PA2/SCK0/DREQ0/IRQ0	V _{cc}	
50	PA1/TXD0	V _{cc}	
51	PA0/RXD0	NC	
52	PD15/D15	NC	
53	PD14/D14	NC	
54	PD13/D13	NC	
55	V_{ss}	V_{ss}	
56	PD12/D12	NC	-
57	PD11/D11	NC	-
58	PD10/D10	NC	
59	PD9/D9	NC	

61

62

63

64

PD8/D8

PD7/D7

PD6/D6

PD5/D5

 V_{ss}

RENESAS

NC

 $V_{\rm ss}$

D7

D6

D5

75	MD2	MD2
76	NMI	V _{cc}
77	V _{cc} (FWP)*	FWE
78	MD1	MD1
79	MD0	MD0
80	$PLLV_cc$	PLLV _{cc}
81	PLLCAP	PLLCAP
82	$PLLV_{SS}$	PLLV _{ss}
83	PA15/CK	NC
84	RES	RES
85	PE0/TIOCA/DREQ0	NC
86	PE1/TIOCB/DRAK0	NC
87	PE2/TIOCC/DREQ1	NC
88	PE3/TIOCD/DRAK1	NC
89	PE4/TIOC1A	NC
90	V_{ss}	V_{ss}
91	PF0/AN0	V_{ss}
92	PF1/AN1	V_{ss}
93	PF2/AN2	V_{ss}

EXTAL

 V_{ss}

 $V_{s\underline{s}}$

 $V_{\rm ss}$

74

94

95

96

EXTAL

PF3/AN3

PF4/AN4

PF5/AN5

RENESAS

Note: * V_{cc} in the mask version; FWP in the F-ZTAT version (however, FWE in the writer

112	PE13/TIOC4B/MRES	NC	
111	PE12/TIOC4A	NC	
110	PE11/TIOC3D	NC	
109	V _{SS}	V_{ss}	
108	PE10/TIOC3C	NC	
107	PE9/TIOC3B	NC	
106	PE8/TIOC3A	NC	
105	PE7/TIOC2B	NC	

10	1 00/10	7.0
11	PC4/A4	A4
12	V _{cc}	V _{CC}
13	PC5/A5	A5
14	V _{ss}	V _{ss}
15	PC6/A6	A6
16	PC7/A7	A7
17	PC8/A8	A8
18	PC9/A9	A9
19	PC10/A10	A10
20	PC11/A11	A11
21	PC12/A12	A12
22	PC13/A13	A13
23	PC14/A14	A14
24	PC15/A15	A15
25	PB0/A16	A16
26	V _{cc}	V _{cc}
27	PB1/A17	NC
28	V _{ss}	V _{SS}
29	PA20/CASHL	NC
30	PA19/BACK/DRAK1	NC
31	PB2/IRQ0/POE0/RAS	NC
32	PB3/IRQ1/POE1/CASL	NC

PA18/BREQ/DRAK0

PB4/IRQ2/POE2/CASH

PB5/IRQ3/POE3/RDWR

33

34 35

36

RENESAS

NC

A17

 $V_{\rm ss}$

NC

46	PD30/D30/IRQOUT
47	PA13/WRH
48	PA12/WRL
49	PA11/CS1
50	PA10/CS0
51	PA9/TCLKD/IRQ3
52	PA8/TCLKC/IRQ2
53	PA7/TCLKB/CS3
54	PA6/TCLKA/CS2
55	V_{SS}
56	PD29/D29/CS3
57	PD28/D28/CS2
58	PD27/D27/DACK1
59	PD26/D26/DACK0
60	PD25/D25/DREQ1
61	V_{SS}
62	PD24/D24/DREQ0
63	V_{cc}
64	PD23/D23/IRQ7
65	PD22/D22/IRQ6
66	PD21/D21/IRQ5
67	PD20/D20/IRQ4
68	PD19/D19/IRQ3
69	PD18/D18/IRQ2
70	PD17/D17/IRQ1

PD16/D16/IRQ0

NC

 $V_{\rm SS}$

NC

ИC

NC NC NC NC CE $\overline{\mathsf{OE}}$ WE NC V_{ss} NC NC NC NC NC V_{ss} NC V_{cc} NC NC NC NC NC NC

71

72

84	PD6/D6	D6
85	V_{cc}	V_{cc}
86	PD5/D5	D5
87	V_{ss}	V_{ss}
88	PD4/D4	D4
89	PD3/D3	D3
90	PD2/D2	D2
91	PD1/D1	D1
92	PD0/D0	D0
93	V_{ss}	V_{ss}
94	XTAL	XTAL
95	MD3	MD3
96	EXTAL	EXTAL
97	MD2	MD2
98	NMI	V _{cc}
99	V _{cc} (FWP)*	FWE
100	PA16/ AH	NC
101	PA17/WAIT	NC
102	MD1	MD1
103	MD0	MD0

ИC

D7

PLLV_{cc}

PLLCAP

PLLV_{SS}

82

83

104

105 106

107

PD8/D8

PD7/D7

 $\mathsf{PLLV}_{\mathtt{CC}}$

PLLCAP

 $\mathsf{PLLV}_{\mathtt{SS}}$

PA15/CK

RENESAS

Note: * V_{cc} in the mask version; FWP in the F-ZTAT version (however, FWE in the write

119	PF1/AN1
120	PF2/AN2
121	PF3/AN3
122	PF4/AN4
123	PF5/AN5
124	AV _{SS}
125	PF6/AN6
126	PF7/AN7
127	AVref
128	AV _{cc}
129	V _{ss}
130	PA0/RXD0
131	PA1/TXD0
132	PA2/SCK0/DREQ0/IRQ0
133	PA3/RXD1
134	PA4/TXD1
135	V_{cc}
136	PA5/SCK1/DREQ1/IRQ1
137	PE7/TIOC2B
138	PE8/TIOC3A
139	PE9/TIOC3B
140	PE10/TIOC3C

 V_{SS}

 $V_{\rm ss}$ V_{ss} V_{ss} $V_{\underline{ss}}$ V_{ss} V_{ss} V_{ss} V_{ss} V_{cc} V_{cc} V_{ss} NC V_{cc} V_{cc} NC NC V_{cc} V_{cc} NC NC NC NC

 V_{ss}

NC

NC

NC

141

142

143

 V_{ss}

PE11/TIOC3D

PE12/TIOC4A

PE13/TIOC4B/MRES

117

118

V_{SS}

PF0/AN0

	XTAL	I	Crystal
	СК	0	System clock
System control	RES	I	Power-on reset
	MRES	I	Manual reset
	WDTOVF	0	Watchdog timer overflow
	BREQ	I	Bus request
	BACK	0	Bus request acknowledge

 V_{PP}

PLLVCC

PLLVSS

PLLCAP

EXTAL

ı

ı

ı

ı

Clock



RENESAS

Program

PLL supply

PLL ground

capacitance

External clock

supply

PLL

ground. No operation will oc there are any open pins.

Connects to the power supp

On-chip PLL oscillator suppl

On-chip PLL oscillator grour

On-chip PLL oscillator exteri

capacitance connection pin.

Connect a crystal oscillator. external clock can be input t

Connect a crystal oscillator.

Supplies the system clock to

Power-on reset when low

Manual reset when low

Overflow output signal from

Goes low when external deverequests bus right release
Indicates that bus right has I released to external device. device that output the BREC receives the BACK signal, in the device that it has obtained.

peripheral devices.

EXTAL pin.

right.

during normal operation.
When in PROM mode, apply

				interrupt generation also du release.
Address bus	A0-A21	0	Address bus	Outputs addresses.
Data bus	D0-D15 (QFP-112)	I/O	Data bus	16-bit (QFP-112 pin and TQ pin versions) or 32-bit (QFP
	D0–D31 (QFP-144)			version) bidirectional data b
Bus control	CS0-CS3	0	Chip selects 0–3	Chip select signals for exter memory or devices.
	RD	0	Read	Indicates reading from an exdevice.
	WRH	0	Upper write	Indicates writing the upper 8 (15–8) of external data.
	WRL	0	Lower write	Indicates writing the lower 8 (7–0) of external data.
	WAIT	I	Wait	Input causes insertion of wa into the bus cycle during expace access.
	RAS	0	Row address strobe	Timing signal for DRAM row address strobe.

Interrupt request

output

IRQOUT

CASH

0

0

eage input.

Indicates that interrupt caus

occurred. Enables notification

Timing signal for DRAM col

Output when the upper 8 birdata are accessed.

address strobe.

38

Upper column

address strobe

	(QFP-144)	O	TIL WITE	16 of external data.
	CASHH (QFP-144)	0	HH column address strobe	Timing signal for DRAM of address strobe. Output w 31 to 24 of data are acce
	CASHL (QFP-144)	0	HL column address strobe	Timing signal for DRAM of address strobe. Output w 23 to 16 of data are acce
Bus control multifunction timer/pulse unit	TCLKA TCLKB TCLKC TCLKD	I	MTU timer clock input	Input pins for external clo the MTU counter.
	TIOCOA TIOCOB TIOCOC TIOCOD	I/O	MTU input capture/ output compare (channel 0)	Channel 0 input capture input/output compare out output pins.
	TIOC1A TIOC1B	I/O	MTU input capture/output compare (channel 1)	Channel 1 input capture input/output compare out output pins.
	TIOC2A TIOC2B	I/O	MTU input capture/output compare	Channel 2 input capture input/output compare out output pins.

24 of external data.

Indicates the writing of bi

(QFP-144)

0

HL write

WRHL



(channel 2)

(DMAC)			(6.14.11.16.6.6, 1)	
	DRAK0- DRAK1	0	DREQ request acknowledgment (channels 0, 1)	Output the input sampling acknowledgment of external transfer requests.
	DACK0- DACK1	0	DMA transfer strobe (channels 0, 1)	Output a strobe to the external DMA transfer reques
Serial communication interface (SCI)	TxD0- TxD1	0	Transmit data (channels 0, 1)	SCI0, SCI1 transmit data out (TxD1 is used for data transfe boot mode of F-ZTAT)
	RxD0– RxD1	I	Receive data (channels 0, 1)	SCI0, SCI1 receive data inpu (RxD1 is used for data transfe boot mode of F-ZTAT)
	SCK0- SCK1	I/O	Serial clock (channels 0, 1)	SCI0, SCI1 clock input/outpu
A/D Converter	AV _{cc}	I	Analog supply	Analog supply; connected to
	AV _{ss}	I	Analog ground	Analog supply; connected to
				· · · · · · · · · · · · · · · · · · ·

request (channels 0, 1)

DMA transfer.

Analog reference supply input

(Connected to AV_{cc} internally QFP-112 and TQFP-120.)

External trigger input for A/D

Analog signal input pins.

conversion start.



40

Directification

access

controller

DREQ1

AVref

only) AN0–AN7

ADTRG

(QFP-144

I

I

I



Analog reference

Analog input

trigger input

A/D conversion

supply

			•	•
				Each bit can be designated input/output.
	PD0- PD15	I/O	General purpose port	General purpose input/out pins.
	(QFP-112)			Each bit can be designated
	PD0– PD31 (QFP-144)			input/output.
	PE0– PE15	I/O	General purpose port	General purpose input/out pins.
				Each bit can be designated input/output.
	PF0-PF7	1	General purpose port	General purpose input por

роп

port

General purpose

Each bit can be designated

General purpose input/out

input/output.

pins.

Usage Notes

1. Unused input pins should be pulled up or pulled down.

PC0-

PC15

I/O

2. The \overline{WDTOVF} pin should not be pulled down in the SH7044/SH7045 F-ZTAT vers However, if it is necessary to pull this pin down, a resistance of 100 k Ω or higher shused.

Table 1.8 Pins during the Onboard Programming Mode

Notation	I/O	Function
FWP	Input	Hardware protected flash memory write/delete
MD1	Input	User programming mode/boot mode setting
MD2	Input	Clock mode (PLL) setting
MD3	Input	Clock mode (PLL) setting
TxD1	Output	Serial sent data output
RxD1	Input	Serial receive data input




Figure 1.6 Condition Transfer for Flash Memory



Figure. 1.7 Data Transfer during Boot Mode

and recovering the status register (SR) and program counter (PC) in exception processing accomplished by referencing the stack using R15. Figure 2.1 shows the general registers

R0 ^{*1}
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15, SP (hardware stack pointer)*2

Notes: *1 R0 functions as an index register in the indirect indexed register address mode and indirect indexed GBR addressing mode. In some instructions

functions as a fixed source register or destination register.

*2 R15 functions as a hardware stack pointer (SP) during exception proce

Figure 2.1 General Registers




Figure 2.2 Control Registers

31	PR	0	Procedure register (PR): Stores a return address from a subroutine procedure.
31	PC	0	Program counter (PC): Indicates the fourth byte (second instructi after the current instruction.

Figure 2.3 System Registers

2.1.4 Initial Values of Registers

Table 2.1 lists the values of the registers after reset.

Table 2.1 Initial Values of Registers

Classification	Register	Initial Value
General registers	R0-R14	Undefined
	R15 (SP)	Value of the stack pointer in the vector address
Control registers	SR	Bits I3–I0 are 1111 (H'F), reserved bits are 0, bits are undefined
	GBR	Undefined
	VBR	H'00000000
System registers	MACH, MACL, PR	Undefined
	PC	Value of the program counter in the vector ad



2.2.2 Data Format in Memory

Memory data formats are classified into bytes, words, and longwords. Byte data can be at from any address, but an address error will occur if you try to access word data starting fr address other than 2n or longword data starting from an address other than 4n. In such cas data accessed cannot be guaranteed. The hardware stack area, referred to by the hardware pointer (SP, R15), uses only longword data starting from address 4n because this area hol program counter and status register (figure 2.5).




Figure 2.5 Byte, Word, and Longword Alignment

2.2.3 Immediate Data Format

Byte (8-bit) immediate data resides in an instruction code. Immediate data accessed by th ADD, and CMP/EQ instructions is sign-extended and handled in registers as longword data Immediate data accessed by the TST, AND, OR, and XOR instructions is zero-extended handled as longword data. Consequently, AND instructions with immediate data always a upper 24-bits of the destination register.

48

the pipeline system. Instructions are executed in 35 ns at 28.7 MHz.

Data Length: Longword is the standard data length for all operations. Memory can be a bytes, words, or longwords. Byte or word data accessed from memory is sign-extended handled as longword data. Immediate data is sign-extended for arithmetic operations or extended for logic operations. It also is handled as longword data (table 2.2).

Table 2.2 Sign Extension of Word Data

SH7040 Series CPU		Description	Exampl	le of Convention
MOV.W	@(disp,PC),R1	Data is sign-extended to 32	ADD.W	#H'1234,R0
ADD	R1,R0	bits, and R1 becomes H'00001234. It is next		
		operated upon by an ADD		
.DATA.W	H'1234	instruction.		

Note: @(disp, PC) accesses the immediate data.

Load-Store Architecture: Basic operations are executed between registers. For operati involve memory access, data is loaded to the registers and executed (load-store architect Instructions such as AND that manipulate bits, however, are executed directly in memory access.)

Delayed Branch Instructions: Unconditional branch instructions are delayed. Executir instruction that follows the branch instruction and then branching reduces pipeline disruduring branching (table 2.3). There are two types of conditional branch instructions: del branch instructions and ordinary branch instructions.

instructions that change the T bit is kept to a minimum to improve the processing speed (2.4).

Table 2.4 T Bit

SH7040 Series CPU		Description	Example of Convention	
CMP/GE	R1,R0	T bit is set when $R0 \ge R1$. The	CMP.W	R1,R0
BT	TRGET0	program branches to TRGET0 when R0 ≥ R1 and to TRGET1	BGE	TRGETO
BF	TRGET1	when R0 < R1.	BLT	TRGET1
ADD	#1,R0	T bit is not changed by ADD. T bit is	SUB.W	#1,R0
CMP/EQ	#0,R0	set when R0 = 0. The program branches if R0 = 0.	BEQ	TRGET
BT	TRGET	branches if NO = 0.		

Immediate Data: Byte (8-bit) immediate data resides in instruction code. Word or longwimmediate data is not input via instruction codes but is stored in a memory table. An immediate transfer instruction (MOV) accesses the memory table using the PC relative addressi with displacement (table 2.5).

Absolute Address: When data is accessed by absolute address, the value already in the address is placed in the memory table. Loading the immediate data when the instruction executed transfers that value to the register and the data is accessed in the indirect regist addressing mode (table 2.6).

Table 2.6 Absolute Address Accessing

Classification	SH7040 S	eries CPU	Examp	le of Convention
Absolute address	MOV.L	@(disp,PC),R1	MOV.B	@Н'12345678,F
	MOV.B	@R1,R0		
	.DATA.L	Н'12345678		
0 (!! 50)				_

Note: @(disp,PC) accesses the immediate data.


16-Bit/32-Bit Displacement: When data is accessed by 16-bit or 32-bit displacement, the existing displacement value is placed in the memory table. Loading the immediate data instruction is executed transfers that value to the register and the data is accessed in the indexed register addressing mode (table 2.7).

Table 2.7 Displacement Accessing

Classification	SH7040 S	SH7040 Series CPU		Example of Conventiona	
16-bit displacement	MOV.W	@(disp,PC),R0	MOV.W	@(H'1234,R1),R	
	MOV.W	@(R0,R1),R2			
	.DATA.W	Н'1234			
N. (O(1) DO)					

Note: @(disp,PC) accesses the immediate data.





Pre-decrement @-Rn indirect register addressing

1/2/4 The effective address is the value obtained by (Afte

instr

exe

Byte

 $\rightarrow \mathsf{R}$ Wor

 $\rightarrow R$ Long

Rn -

Byte

 $\rightarrow \mathsf{R}$

Wor


 $\rightarrow R$


Lone Rn-

(Inst exe

Rn a calc

subtracting a constant from Rn. 1 is subtracted for a byte operation, 2 for a word operation, and 4 for a longword operation.






quadrupled for a longword operation. For a longword operation, the lowest two bits of the PC value are masked.

PC

H'F

+ di



The effective address is the PC value sign-extended PC disp:12 with a 12-bit displacement (disp), doubled, and added to the PC value. PC disp $PC + disp \times 2$ (sign-extended) 2 PC The effective address is the register PC value Rn plus Rn. PC PC + Rn Rn **Immediate** #imm:8 The 8-bit immediate data (imm) for the TST, AND, OR, and XOR instructions are zero-extended. addressing The 8-bit immediate data (imm) for the MOV, ADD, #imm:8 and CMP/EQ instructions are sign-extended. The 8-bit immediate data (imm) for the TRAPA #imm:8

RENESAS

instruction is zero-extended and is quadrupled.

Instruction Formats	Operand	Operand
0 format	_	_
15 0		
xxxx xxxx xxxx xxxx		
n format	_	nnnn: Direct register
15 0	Control register	nnnn: Direct
xxxx nnnn xxxx xxxx	or system register	register
	Control register	nnnn: Indirect pre-
	or system register	decrement register
m format	mmmm: Direct	Control register or
	register	system register
15 0	mmmm: Indirect	Control register or
xxxx mmmm xxxx xxxx	post-increment register	system register
	mmmm: Direct	_

register mmmm: PC

relative using Rm

Source

Destination

Example NOP

MOVT R

M

STS

STC.L

LDC

LDC.L

BRAF F

@F JMP

				register (multiply/ accumulate)	
				mmmm: Indirect post-increment register	nnnn: Direct register
				mmmm: Direct register	nnnn: Indirect pre- decrement register
			-	mmmm: Direct register	nnnn: Indirect indexed register
m	id forma	ıt		mmmmdddd:	R0 (Direct
15 0			O	indirect register	register)
xxxx xxxx mmmm dddd				with displacement	
n	d4 forma	at		R0 (Direct	nnnndddd:
1	5		Q	register)	Indirect register
	XXXX	xxxx nnnn dddd			with displacement
n	md form	at		mmmm: Direct	nnnndddd: Indirect
1	5		0	register	register with
	XXXX	nnnn mmmm dddd			displacement
			-	mmmmdddd:	nnnn: Direct
				Indirect register with	register

post-increment

MOV.L

MOV.L

MOV.L Rm,@(F MOV.B @(disp

MOV.B R0,@(d

MOV.L Rm,@(d

MOV.L @(disp

Note: * In multiply/accumulate instructions, nnnn is the source register.



displacement

	dddddddd: PC relative	_	BF
d12 format	ddddddddddd:	_	BRA
1 <u>5</u> 0	PC relative		(label
xxxx dddd dddd dddd			PC)
nd8 format	dddddddd: PC	nnnn: Direct	MOV.L
1 <u>5</u> 0	relative with	register	@(disp,
xxxx nnnn dddd dddd	displacement		
i format	iiiiiii: Immediate	Indirect indexed	AND.B
		GBR	#imm,@(
150	iiiiiii: Immediate	R0 (Direct register)	AND
xxxx xxxx iiii iiii			
	iiiiiiii: Immediate	_	TRAPA
ni format	iiiiiiii: Immediate	nnnn: Direct	ADD
1 <u>5</u> 0		register	
xxxx nnnn iiii iiii			

Arithmetic	21	ADD	Binary addition	33
operations		ADDC	Binary addition with carry	
		ADDV	Binary addition with overflow check	
		CMP/cond	Comparison	
		DIV1	Division	
		DIV0S	Initialization of signed division	
		DIV0U	Initialization of unsigned division	
		DMULS	Signed double-length multiplication	
		DMULU	Unsigned double-length multiplication	
		DT	Decrement and test	
		EXTS	Sign extension	
		EXTU	Zero extension	
		MAC	Multiply/accumulate, double-length multiply/accumulate operation	
		MUL	Double-length multiply operation	
		MULS	Signed multiplication	
		MULU	Unsigned multiplication	
		NEG	Negation	
		NEGC	Negation with borrow	
		SUB	Binary subtraction	
		SUBC	Binary subtraction with borrow	

SUBV

Extraction of the initials of registers connected



Binary subtraction with underflow

		KOTK	One-bit right rotation	
		ROTCL	One-bit left rotation with T bit	
		ROTCR	One-bit right rotation with T bit	
		SHAL	One-bit arithmetic left shift	
		SHAR	One-bit arithmetic right shift	
		SHLL	One-bit logical left shift	
		SHLLn	n-bit logical left shift	
		SHLR	One-bit logical right shift	
		SHLRn	n-bit logical right shift	
Branch	9	BF	Conditional branch, conditional branch with delay (Branch when T = 0)	11
		ВТ	Conditional branch, conditional branch with delay (Branch when T = 1)	
		BRA	Unconditional branch	
		BRAF	Unconditional branch	
		BSR	Branch to subroutine procedure	
		BSRF	Branch to subroutine procedure	
		JMP	Unconditional branch	
		JSR	Branch to subroutine procedure	
		RTS	Return from subroutine procedure	

		SLEEF	Shirt into power-down mode	
		STC	Storing control register data	
		STS	Storing system register data	
		TRAPA	Trap exception handling	
Total:	62			142

Table 2.11 shows the format used in tables 2.12 to 2.17, which list instruction codes, op and execution states in order by classification.



0001: R1

1111: R15

		iiii: Immediate data dddd: Displacement
Operation	\rightarrow , \leftarrow	Direction of transfer
	(xx)	Memory operand
	M/Q/T	Flag bits in the SR
	&	Logical AND of each bit
	T	Logical OR of each bit
	٨	Exclusive OR of each bit

_	Value when no wait states are inserted*2
<u> </u>	Value of T bit after instruction is executed. An em-c

in the column means no change.

Logical NOT of each bit

Notes: *1 Depending on the operand size, displacement is scaled ×1, ×2, or ×4. For deta the SH-1/SH-2/SH-DSP Programming Manual.

n-bit left shift

n-bit right shift

<<n

>>n

Execution cycles
T bit

^{*2} Instruction execution cycles: The execution cycles shown in the table are minir The actual number of cycles may be increased when (1) contention occurs bet instruction fetches and data access, or (2) when the destination register of the instruction (memory → register) and the register used by the next instruction a same.

MOV.W	@Rm+,Rn	0110nnnnmmm0101	$ \begin{array}{l} \text{(Rm)} \rightarrow \text{Sign extension} \rightarrow \\ \text{Rn,Rm + 2} \rightarrow \text{Rm} \end{array} $
MOV.L	@Rm+,Rn	0110nnnnmmm0110	$(Rm) \rightarrow Rn,Rm + 4 \rightarrow Rm$
MOV.B	R0,@(disp,Rn)	10000000nnnndddd	$R0 \rightarrow (disp + Rn)$
MOV.W	R0,@(disp,Rn)	10000001nnnndddd	$R0 \rightarrow (disp \times 2 + Rn)$
MOV.L	Rm,@(disp,Rn)	0001nnnnmmmdddd	$Rm \to (disp \times 4 + Rn)$
MOV.B	@(disp,Rm),R0	10000100mmmmdddd	
MOV.W	@(disp,Rm),R0	10000101mmmmdddd	$(disp \times 2 + Rm) \rightarrow Sign$ extension $\rightarrow R0$
	MOV.L MOV.B MOV.W MOV.L MOV.B	MOV.L @Rm+,Rn MOV.B R0,@(disp,Rn) MOV.W R0,@(disp,Rn) MOV.L Rm,@(disp,Rn) MOV.B @(disp,Rm),R0	MOV.L @Rm+,Rn 0110nnnmmmm0110 MOV.B R0,@(disp,Rn) 1000000nnnndddd MOV.W R0,@(disp,Rn) 10000001nnnndddd MOV.L Rm,@(disp,Rn) 0001nnnmmmmdddd MOV.B @(disp,Rm),R0 10000100mmmmdddd

0010nnnnmmmm0001

0010nnnnmmm0010

0110nnnnmmm0000

0110nnnnmmm0001

0110nnnnmmm0010

0010nnnnmmm0100

0010nnnnmmm0101

0010nnnnmmm0110

0110nnnnmmm0100

0101nnnnmmmdddd

0000nnnnmmm0100

 $KIII \rightarrow (KII)$

 $Rm \rightarrow (Rn)$

 $(Rm) \rightarrow Rn$

Rn

 $(Rm) \rightarrow Sign extension \rightarrow$

 $(Rm) \rightarrow Sign extension \rightarrow$

 $Rn-1 \rightarrow Rn, Rm \rightarrow (Rn)$

 $Rn-2 \rightarrow Rn, Rm \rightarrow (Rn)$

 $Rn-4 \rightarrow Rn, Rm \rightarrow (Rn)$

 $Rn,Rm + 1 \rightarrow Rm$

 $(disp \times 4 + Rm) \rightarrow Rn$

 $Rm \rightarrow (R0 + Rn)$

 $(Rm) \rightarrow Sign extension \rightarrow$

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

MOV.W Rm,@Rn

MOV.L Rm,@Rn

MOV.B @Rm,Rn

MOV.W @Rm,Rn

MOV.L Rm,@-Rn

MOV.B @Rm+,Rn

@Rm,Rn

Rm,@-Rn

Rm,@-Rn

MOV.L @(disp,Rm),Rn

MOV.B Rm,@(R0,Rn)

MOV.L

MOV.B

W.VOM

			$extension \to R0$
MOV.L	@(disp,GBR),R0	11000110dddddddd	$(disp \times 4 + GBR) \rightarrow R0$
MOVA	@(disp,PC),R0	11000111dddddddd	$\text{disp} \times \text{4 + PC} \rightarrow \text{R0}$
MOVT	Rn	0000nnnn00101001	$T \rightarrow Rn$
SWAP.B	Rm,Rn	0110nnnnmmm1000	$\mbox{Rm} \rightarrow \mbox{Swap}$ the bottom two bytes $\rightarrow \mbox{Rn}$
SWAP.W	Rm,Rn	0110nnnnmmm1001	Rm → Swap two consecutive words → Rn

IIUUUUUuaaaaaaaa

11000001dddddddd

11000010dddddddd

11000100dddddddd

11000101dddddddd

0010nnnnmmm1101

 $R0 \rightarrow (disp + GBR)$ $R0 \rightarrow (disp \times 2 + GBR)$

 $R0 \rightarrow (disp \times 4 + GBR)$

 $(disp + GBR) \rightarrow Sign$

Rm: Middle 32 bits of

 $Rn \rightarrow Rn$

 $(disp \times 2 + GBR) \rightarrow Sign$

extension \rightarrow R0

1

1

1

1

1

1

1

1

1

64

MOV.B

MOV.W

MOV.L

MOV.B

MOV.W

XTRCT

Rm,Rn

RU,@(dlsp,GBR)

R0,@(disp,GBR)

R0,@(disp,GBR)

@(disp,GBR),R0

@(disp,GBR),R0

CMP/PZ	Rn	0100nnnn00010001	If $Rn \ge 0$, $1 \rightarrow T$
CMP/STR	Rm,Rn	0010nnnnmm1100	If Rn and Rm have an equivalent byte, 1 → T
DIV1	Rm,Rn	0011nnnnmmm0100	Single-step division (Rn/Rm)
DIV0S	Rm,Rn	0010nnnnmmm0111	$\begin{array}{c} \text{MSB of Rn} \rightarrow \text{Q, MSB} \\ \text{of Rm} \rightarrow \text{M, M } ^{\wedge} \text{Q} \rightarrow \text{T} \end{array}$
DIV0U		000000000011001	$0 \rightarrow M/Q/T$

0011nnnnmmm0000

0011nnnnmmm0010

0011nnnnmmm0011

0011nnnnmmm0110

0011nnnnmmm0111

0100nnnn00010101

CMP/EQ

CMP/HS

CMP/GE

CMP/HI

CMP/GT

CMP/PL

Rm, Rn

Rm, Rn

Rm, Rn

Rm, Rn

Rm, Rn

Rn

RENESAS

If $Rn = Rm, 1 \rightarrow T$

data, $1 \rightarrow T$

data, $1 \rightarrow T$

data, $1 \rightarrow T$

If Rn > 0, $1 \rightarrow T$

If Rn > Rm with

If Rn≥Rm with unsigned 1

If Rn ≥ Rm with signed

unsigned data, $1 \rightarrow T$

If Rn > Rm with signed

1

1

1

1

1

1

1

1

1

Co

res

Co

res

Co

res

Co

res

Co

res Co

res

Co

res

Co

res

Ca res

Ca

res

0

EXTS.W	Rm,Rn	0110nnnnmmm1111	A word in Rm is signextended \rightarrow Rn	1	_
EXTU.B	Rm,Rn	0110nnnnmmm1100	A byte in Rm is zero-extended \rightarrow Rn	1	
EXTU.W	Rm,Rn	0110nnnnmmm1101	A word in Rm is zero-extended \rightarrow Rn	1	_
MAC.L	@Rm+,@Rn+	0000nnnnmmm1111	Signed operation of (Rn) \times (Rm) +MAC \rightarrow MAC 32 \times 32 \rightarrow 64 bit	3/(2 to 4)*	_
MAC.W	@Rm+,@Rn+	0100nnnnmmm1111	Signed operation of (Rn) \times (Rm) + MAC \rightarrow MAC 16 \times 16 + 64 \rightarrow 64 bit	3/(2)*	_
MUL.L	Rm,Rn	0000nnnnmmm0111	$\begin{array}{c} \text{Rn} \times \text{Rm} \rightarrow \text{MACL, 32} \\ \times 32 \rightarrow 32 \text{ bit} \end{array}$	2 to 4*	_
MULS.W	Rm,Rn	0010nnnnmmm1111	Signed operation of Rn \times Rm \rightarrow MAC 16 \times 16 \rightarrow 32 bit	1 to 3*	
MULU.W	Rm,Rn	0010nnnnmmm1110	Unsigned operation of $Rn \times Rm \rightarrow MAC \ 16 \times 16 \rightarrow 32 \ bit$	1 to 3*	
NEG	Rm,Rn	0110nnnnmmm1011	$0-Rm \rightarrow Rn$	1	_

0110nnnnmmm1010

0110nnnnmmm1110

A byte in Rm is sign-

 $extended \rightarrow Rn$

1

NEGC

66

EXTS.B

Rm,Rn

Rm,Rn

 $\to \mathsf{T}$

0-Rm-T \rightarrow Rn, Borrow 1

Bori

			(R0 + GBR)	
TAS.B	@Rn	0100nnnn00011011	If (Rn) is 0, 1 \rightarrow T; 1 \rightarrow MSB of (Rn)*	4
TST	Rm,Rn	0010nnnmmm1000	Rn & Rm; if the result is 0, 1 \rightarrow T	1
TST	#imm,R0	11001000iiiiiiii	R0 & imm; if the result is $0, 1 \rightarrow T$	1
TST.B	#imm,@(R0,GBR)	11001100iiiiiiii	(R0 + GBR) & imm; if the result is 0, 1 \rightarrow T	3
XOR	Rm,Rn	0010nnnnmmm1010	$Rn \wedge Rm \rightarrow Rn$	1
XOR	#imm,R0	11001010iiiiiiii	$R0 \land imm \rightarrow R0$	1
XOR.B	#imm,@(R0,GBR)	11001110iiiiiiii	(R0 + GBR) $^{\land}$ imm \rightarrow	3

Note: * The on-chip DMAC/DTC bus cycles are not inserted between the read and write TAS instruction execution. However, bus release due to BREQ is carried out.

11001111111111111

(R0 + GBR) | imm \rightarrow

(R0 + GBR)

3

OR.B

#imm,@(R0,GBR)

SHLR	Rn	0100nnnn00000001	$0 \to Rn \to T$	1
SHLL2	Rn	0100nnnn00001000	$Rn << 2 \rightarrow Rn$	1
SHLR2	Rn	0100nnnn00001001	$Rn>>2 \rightarrow Rn$	1
SHLL8	Rn	0100nnnn00011000	$Rn << 8 \rightarrow Rn$	1
SHLR8	Rn	0100nnnn00011001	Rn>>8 → Rn	1
SHLL16	Rn	0100nnnn00101000	$Rn << 16 \rightarrow Rn$	1
SHLR16	Rn	0100nnnn00101001	Rn>>16 → Rn	1

			PC	
BRAF	Rm	0000mmm00100011	Delayed branch, $Rm + PC \rightarrow PC$	2
BSR	label	1011dddddddddddd	Delayed branch, PC \rightarrow PR, disp \times 2 + PC \rightarrow PC	2
BSRF	Rm	0000mmmm00000011	Delayed branch, PC \rightarrow PR, Rm + PC \rightarrow PC	2
JMP	@Rm	0100mmm00101011	Delayed branch, $Rm \to PC$	2
JSR	@Rm	0100mmmm00001011	Delayed branch, PC \rightarrow PR, Rm \rightarrow PC	2
RTS		0000000000001011	Delayed branch, $PR \rightarrow PC$	2

Note: * One state when it does not branch.

LDS	Rm,MACH	0100mmm00001010	$Rm \rightarrow MACH$	1
LDS	Rm,MACL	0100mmm00011010	$Rm \to MACL$	1
LDS	Rm,PR	0100mmm00101010	$Rm \to PR$	1
LDS.L	@Rm+,MACH	0100mmm00000110	$(Rm) \rightarrow MACH, Rm + 4 \rightarrow Rm$	1
LDS.L	@Rm+,MACL	0100mmm00010110	$(Rm) \rightarrow MACL, Rm + 4 \rightarrow Rm$	1
LDS.L	@Rm+,PR	0100mmm00100110	$(Rm) \rightarrow PR, Rm + 4 \rightarrow Rm$	1
NOP		000000000001001	No operation	1
RTE		000000000101011	Delayed branch, stack area \rightarrow PC/SR	4
SETT		000000000011000	$1 \rightarrow T$	1

000000000011011

0000nnnn00000010 0000nnnn00010010

0000nnnn00100010 0100nnnn00000011

0100nnnn00010011

0100nnnn00100011

0000nnnn00001010

0000nnnn00011010

0000nnnn00101010

 $(KIII) \rightarrow VDK, KIII + 4 \rightarrow KIII$

1 3*

1

1

1

2

2

2

1

1

1

LDC.L @RIII+, VBR

SLEEP

SR,Rn

GBR,Rn

VBR, Rn

SR,@-Rn

GBR,@-Rn

VBR,@-Rn

MACH, Rn

MACL, Rn

PR,Rn

STC

STC

STC

STC.L

STC.L

STC.L

STS

STS

STS

Sleep $\mathsf{SR} \to \mathsf{Rn}$

 $\mathsf{GBR} \to \mathsf{Rn}$

 $VBR \rightarrow Rn$

 $\mathsf{MACH} \to \mathsf{Rn}$

 $\mathsf{MACL} \to \mathsf{Rn}$

 $\mathsf{PR} \to \mathsf{Rn}$

 $Rn-4 \rightarrow Rn, SR \rightarrow (Rn)$

 $Rn-4 \rightarrow Rn, GBR \rightarrow (Rn)$

 $Rn-4 \rightarrow Rn, BR \rightarrow (Rn)$

the next instruction are the same.

2.5 Processing States

2.5.1 State Transitions

The CPU has five processing states: reset, exception processing, bus release, program excand power-down. Figure 2.6 shows the transitions between the states.




Figure 2.6 Transitions between Processing States

Reset State: The CPU resets in the reset state. When the \overline{RES} pin level goes low, a pow results. When the \overline{RES} pin is high and MRES is low, a manual reset will occur.

Exception Processing State: The exception processing state is a transient state that occ exception processing sources such as resets or interrupts alter the CPU's processing state.



decimes. The belief instruction places the Ci o in the power down state. This state has modes: sleep mode and standby mode.

Bus Release State: In the bus release state, the CPU releases access rights to the bus to the that has requested them.

2.5.2 **Power-Down State**

in the sleep mode.

state.

Besides the ordinary program execution states, the CPU also has a power-down state in v CPU operation halts, lowering power consumption. There are two power-down state mod mode and standby mode.

Sleep Mode: When standby bit SBY (in the standby control register SBYCR) is cleared to SLEEP instruction executed, the CPU moves from program execution state to sleep mode sleep mode, the CPU halts and the contents of its internal registers and the data in on-chip

(or on-chip RAM) is maintained. The on-chip peripheral modules other than the CPU do

To return from sleep mode, use a reset (power-on or manual), any interrupt, or a DMA ac error; the CPU returns to the ordinary program execution state through the exception program

Standby Mode: To enter the standby mode, set the standby bit SBY (in the standby cont register SBYCR) to 1 and execute a SLEEP instruction. In standby mode, all CPU, on-ch peripheral module, and oscillator functions are halted. However, when entering standby r DMA master enable bit of the DMAC should be set to 0. If multiplication-related instruct being executed at the time of entry into standby mode, the values of MACH and MACL become undefined.

To return from standby mode, use a reset (power-on or manual) or an NMI interrupt. For the CPU returns to ordinary program execution state through the exception processing sta placed in a reset state for the duration of the oscillator stabilization time. For NMI interru 74

	with SBY bit cleared to 0 in SBYCR							•	Powe Manu
Stand- by	Execute SLEEP instruction with SBY bit set to 1 in SBYCR	Halt	Halt	Halt and initialize*	Held	Held	Held or Hi-Z (select- able)	•	NMI Powe Manu
Note: * Differs depending on the peripheral module and pin.									

								•
_	0	Х	Х	0	1			_
_	0	Х	Х	1	0	User programming mode*4	Active	8/16-bi space*
_	0	Х	Х	1	1			_
_	1	1	1	0	1	Flash programmer mode*4	Active	_
Note			nd MD3 BCR2 of	•	ect the	clock mode in m	odes 0–3 (t	able 3.2).
		-		BSC.				
	*3	Only Z	IAI.					

MD3^{*1} MD2^{*1} MD1

Х

Х

Х

Х

1

х

0

0

1

1

1

0

wode _

No. 0

1

2

3

4

FWP

Х

х

Х

Х

1

Х

*4 Only F-ZTAT.

1

1

1

1

1

0

RENESAS

Mode

MCU mode 0

MCU mode 1

MCU mode 2

Single chip

Boot mode*4

PROM mode*3 Active

mode

MD0 Name

0

1

0

1

1

0

On-Chip

Not Active

Not Active

Active

Active

Active

112 Pin

8-bit space

16-bit space

8/16-bit

space*2

8/16-bit

space*2

8/16-bit space*2

ROM

Table 3.3 describes the operating modes.

Table 3.3 Operating Modes

Mode	Description
(MCU) Mode 0	CS0 area becomes an external memory space with 8-bit bus w the 112-pin version, and 16-bit for the 144-pin version.
(MCU) Mode 1	CS0 area becomes an external memory space with 16-bit bus the 112-pin version, and 32-bit for the 144-pin version
(MCU) Mode 2	The on-chip ROM becomes effective. The bus width for the on-space is 32 bit.
Mode 3 (single chip mode)	Any port can be used, but external addresses can not be emplo
Mode 4 (PROM mode)	On-chip ROM can be programmed using a general PROM write
Clock mode	The input waveform frequency can be used as is, doubled or quas an internal clock in modes 0 to 3.

	•			-			
MD2	Input	Designate	s clock	mode th	rough the leve	l applied to the	nis p
MD3	Input	Designate	s clock	mode th	rough the leve	l applied to the	nis p




Figure 4.1 Block Diagram of the Clock Pulse Generator

4.2 Oscillator

Clock pulses can be supplied from a connected crystal resonator or an external clock.

4.2.1 Connecting a Crystal Oscillator

Circuit Configuration: A crystal oscillator can be connected as shown in figure 4.2. Us damping resistance (Rd) listed in table 4.1. Use a 4–10 MHz crystal oscillator (consult y concerning the compatibility of the crystal oscillator and the LSI).



zware with the programme and the programme with the programme and the programme and

		Frequency (MHz)			
Parameter	4	8	10		
Rd (Ω)	500	200	0		

Crystal Oscillator: Figure 4.3 shows an equivalent circuit of the crystal oscillator. Use a oscillator with the characteristics listed in table 4.2.




Figure 4.3 Crystal Oscillator Equivalent Circuit

Table 4.2 Crystal Oscillator Parameters

	Frequency (MHz)				
Parameter	4	8	10		
Rs max (Ω)	120	80	60		
Co max (pF)	7	7	7		

4.2.2 External Clock Input Method

Figure 4.4 shows an example of an external clock input connection. In this case, make the clock high level to stop it when in standby mode. During operation, make the external infrequency 4–10 MHz.

82



4.3 Prescaler

The prescaler divides the system clock (ϕ) to generate an internal clock (ϕ /2 to ϕ /8192) to peripheral modules.

4.4 Oscillator Halt Function

This CPG can detect a clock halt and automatically cause the timer pins to become high impedance when any system abnormality causes the oscillator to halt. That is, when a cl EXTAL has not been detected, the high-current six pins (PE9/TIOC3B, PE11/TIOC3D, PE12/TIOC4A, PE13/TIOC4B/MRES, PE14/TIOC4C/DACKO/AH, PE15/TIOC4D/DARIQOUT) are set to high-impedance regardless of PFC setting.

Even in standby mode, these six pins become high-impedance regardless of PFC setting pins enter the normal state after standby mode is cancelled. When abnormalities that halt oscillator occur except in standby mode, other LSI operations become undefined. In this operations, including these six pins, become undefined even when the oscillator operation again.

4.5 Usage Notes

maximum rating.

4.5.1 Oscillator Usage Notes

Since the characteristics of the oscillator are closely related to the user-defined board se user should refer to the connection examples in this section and perform a careful evaluate oscillator circuit ratings will differ depending on factors such as the oscillator used and capacitance of the mounted circuitry. Therefore, the oscillator manufacturer should be considered a decision is made. Make sure that the voltage applied to the oscillator does not expect the content of the con




Figure 4.5 Cautions for Oscillator Circuit System Board Design

84




Figure 4.6 Cautions for Use of PLL Oscillator Circuit

Place oscillation stabilization capacitor C1 and resistor R1 near the PLLCAP pin, and er these lines do not cross any other signal lines. Supply the C1 ground from $PLLV_{SS}$.

Also, separate $PLLV_{CC}$ and $PLLV_{SS}$, and the other V_{CC} and V_{SS} pins, from the board pov source, and be sure to insert bypass capacitors CPB and CB close to the pins.

If V_{CC} and PLLV $_{CC}$ are both 3.3 V \pm 0.3 V, it is recommended that Rp be set to 0 Ω .

4.5.3 Spread Spectrum Clock Generator Usage Notes

The following points should be borne in mind when using a spread spectrum clock gene external oscillator in order to reduce radiation noise.

- Set the center frequency and the spread amplitude such that the internal clock does not the maximum frequency during spread spectrum operation.
- Using a spread spectrum clock generator may trigger the oscillator halt function desc section 4.4. If the system configuration is such that this function will cause problems spectrum clock generator should not be used.

Address	CPU address error				
error	DMAC/DTC address error				
Interrupt	NMI				
	User break				
	IRQ				
	On-chip peripheral modules:	Direct memory access controller (DMAC)			
		Multifunction timer/pulse unit (MTU)			
		Serial communications interface (SCI)			
		 A/D converter (A/D)*3 			
		 Data transfer controller (DTC) 			
		 Compare match timer (CMT) 			
		 Watchdog timer (WDT) 			
		Bus state controller (BSC)			
		Port output enable control section			
Instructions	Trap instruction (TRAPA instruction)				
	General illegal instructions (undefined code)				
	Illegal slot instructions (undefined code placed directly after a delay branch instruction*1 or instructions that rewrite the PC*2)				
	Delayed branch instructions: JM BRAF.	IP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S,			

Exception

Reset

Source

Power-on reset

Manual reset

BF/S, BT/S, BSRF, BRAF. *3 A mask products: A/D0, A/D1.

RENESAS

*2 Instructions that rewrite the PC: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, T

Interrupts		Detected when instruction is decoded and starts when previous executing instruction finishes executing.	
Instructions	Trap instruction	Starts from the execution of a TRAPA instruction.	
	General illegal instructions	Starts from the decoding of undefined code anytime exact a delayed branch instruction (delay slot).	
	Illegal slot instructions	Starts from the decoding of undefined code placed in a branch instruction (delay slot) or of instructions that rev PC.	
	•		

The initial values of the program counter (PC) and stack pointer (SP) are fetched from

is then written to the vector base register (VBR) and 1111 is written to the interrupt m

When exception processing starts, the CPU operates as follows:

- 1. Exception processing triggered by reset:
 - exception processing vector table (PC and SP are respectively the H'00000000 and H'00000004 addresses for power-on resets and the H'00000008 and H'0000000C addresses manual resets). See section 5.1.3, Exception Processing Vector Table, for more inform
 - (I3–I0) of the status register (SR). The program begins running from the PC address f from the exception processing vector table.
- 2. Exception processing triggered by address errors, interrupts and instructions:
 - SR and PC are saved to the stack indicated by R15. For interrupt exception processing interrupt priority level is written to the SR's interrupt mask bits (I3–I0). For address e instruction exception processing, the I3–I0 bits are not affected. The start address is the fetched from the exception processing vector table and the program begins running fr address.

Table 5.3 Exception Processing Vector Table

Exception Sources		Vector Numbers	Vector Table Address Offset
Power-on reset	PC	0	H'00000000-H'00000003
	SP	1	H'00000004-H'00000007
Manual reset	PC	2	H'00000008-H'0000000B
	SP	3	H'000000C-H'000000F
General illegal instru	ction	4	H'00000010-H'00000013
(Reserved by system	1)	5	H'0000014-H'00000017
Slot illegal instruction	1	6	H'00000018-H'0000001B
(Reserved by system	1)	7	H'0000001C-H'0000001F
(Reserved by system	1)	8	H'00000020-H'00000023
CPU address error		9	H'00000024-H'00000027
DMAC/DTC address error		10	H'00000028-H'0000002B
Interrupts	NMI	11	H'0000002C-H'0000002F
	User break	12	H'00000030-H'00000033
(Reserved by system	1)	13	H'0000034-H'0000037
		:	:
		31	H'0000007C-H'0000007F
Trap instruction (user vector)		32	H'00000080-H'00000083
		:	:
		63	H'000000FC-H'000000FF



On-chip peripheral	72	H'00000120-H'00000124
module*	:	:
	255	H'000003FC-H'000003FF
		ddress offsets for each on-chip periphera t Controller (INTC), and table 6.3, Interru

Table 5.4 **Calculating Exception Processing Vector Table Addresses**

Exception Processing Vectors and Priorities.

Exception Source	Vector Table Address Calculation
Resets	Vector table address = (vector table address offset) = (vector number) \times 4
Address errors, interrupts, instructions	Vector table address = VBR + (vector table address offset = VBR + (vector number) × 4
Notes: 1 VPD: Vector bear	register

- Notes: 1. VBR: Vector base register
 - 2. Vector table address offset: See table 5.3.
 - 3. Vector number: See table 5.3.

5.2 **Resets**

Resets have the highest priority of any exception source. There are two types of resets: m resets and power-on resets. As table 5.5 shows, both types of resets initialize the internal the CPU. In power-on resets, all registers of the on-chip peripheral modules are initialized manual resets, they are not.

power or when in standby mode (when the clock circuit is halted) or at least 20 t_{cyc} (wh clock circuit is running). During power-on reset, CPU internal status and all registers of peripheral modules are initialized. See Appendix C, Pin States, for the status of individuduring the power-on reset status.

driven low for a set period of time and then returned to high. The CPU will then operate follows:

In the power-on reset status, power-on reset exception processing starts when the RES p

- 1. The initial value (execution start address) of the program counter (PC) is fetched fro exception processing vector table.
- 2. The initial value of the stack pointer (SP) is fetched from the exception processing v
- 3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bits the status register (SR) are set to H'F (1111).
- (PC) and SP and the program begins executing.

4. The values fetched from the exception processing vector table are set in the program

Be certain to always perform power-on reset processing when turning the system power

When the \overline{RES} pin is high and the \overline{MRES} pin is driven low, the LSI does a manual reset

5.2.2 Manual Reset

reliably reset the LSI, the MRES pin should be kept at low for at least the duration of the oscillation settling time when in standby mode (when the clock is halted) or at least 20 the clock is operating. During manual reset, the CPU internal status is initialized. Regist chip peripheral modules are not initialized. Since the BSC is not affected, the DRAM recontrol functions remain operational even when the manual reset status continues for a least control functions.

of time. When the LSI enters manual reset status in the middle of a bus cycle, manual reset status in the middle of a bus cycle, manual resets de bus cycles. However, the bus cycle ends once $\overline{\text{MRES}}$ is driven low. Hold at low level un

Туре	Master	Bus Cycle Description	Address Erro
Instruction	CPU	Instruction fetched from even address	None (normal)
fetch		Instruction fetched from odd address	Address error
		Instruction fetched from other than on-chip peripheral module space*	None (normal)
		Instruction fetched from on-chip peripheral module space*	Address error
		Instruction fetched from external memory space when in single chip mode	Address error
Data	CPU or	Word data accessed from even address	None (normal)
read/write	DMAC	Word data accessed from odd address	Address error
	or DTC	Longword data accessed from a longword boundary	None (normal)
		Longword data accessed from other than a longword boundary	Address error
		Byte or word data accessed in on-chip peripheral module space*	None (normal)
		Longword data accessed in 16-bit on-chip peripheral module space*	None (normal)
		Longword data accessed in 8-bit on-chip peripheral module space*	Address error

Note: * See section 10, Bus State Controller (BSC).

Dus Cycle

Bus

External memory space accessed when in single chip mode

Address error

5.4 Interrupts

Table 5.7 shows the sources that start up interrupt exception processing. These are divid NMI, user breaks, IRQ, and on-chip peripheral modules.

Table 5.7 Interrupt Sources

Туре	Request Source			
NMI	NMI pin (external input)			
User break	User break controller			
IRQ	IRQ0-IRQ7 (external input)			
On-chip peripheral module	Direct memory access controller (DMAC)			
	Multifunction timer/pulse unit (MTU)			
	Serial communications interface (SCI)			
	A/D converter			
	Data transfer controller (DTC)			
	Compare match timer (CMT)			
	Watchdog timer (WDT)			
	Bus state controller (BSC)			
	Port			

Note: * For A mask products, (A/D0, A/D1) is 2

Each interrupt source is allocated a different vector number and vector table offset. See Interrupt Controller (INTC), and table 6.3, Interrupt Exception Processing Vectors and I for more information on vector numbers and vector table address offsets.

Table 5.8 Interrupt Priority Order

Туре	Priority Level	Comment
NMI	16	Fixed priority level. Cannot be masked.
User break	15	Fixed priority level.
IRQ	0–15	Set with interrupt priority level setting registhrough H (IPRA–IPRH).
On-chip peripheral module	0–15	Set with interrupt priority level setting regis through H (IPRA–IPRH).

5.4.2 Interrupt Exception Processing

is always accepted, but other interrupts are only accepted if they have a priority level high the priority level set in the interrupt mask bits (I3–I0) of the status register (SR).

When an interrupt is accepted, exception processing begins. In interrupt exception process

When an interrupt occurs, its priority level is ascertained by the interrupt controller (INT)

CPU saves SR and the program counter (PC) to the stack. The priority level value of the interrupt is written to SR bits I3–I0. For NMI, however, the priority level is 16, but the value I3–I0 is H'F (level 15). Next, the start address of the exception service routine is fetched exception processing vector table for the accepted interrupt, that address is jumped to and execution begins. See section 6.4, Interrupt Operation, for more information on the interresception processing.

5.5 Exceptions Triggered by Instructions

Exception processing can be triggered by trap instructions, general illegal instructions, ar slot instructions, as shown in table 5.9.

94



5.5.1 Trap Instructions

When a TRAPA instruction is executed, trap instruction exception processing starts up. operates as follows:

- 1. The status register (SR) is saved to the stack.
- The program counter (PC) is saved to the stack. The PC value saved is the start addr instruction to be executed after the TRAPA instruction.
- 3. The exception service routine start address is fetched from the exception processing table that corresponds to the vector number specified in the TRAPA instruction. That is jumped to and the program starts executing. The jump that occurs is not a delayed

5.5.2 Illegal Slot Instructions

An instruction placed immediately after a delayed branch instruction is said to be placed slot. When the instruction placed in the delay slot is undefined code, illegal slot exception processing starts up when that undefined code is decoded. Illegal slot exception process starts up when an instruction that rewrites the program counter (PC) is placed in a delay processing starts when the instruction is decoded. The CPU handles an illegal slot instruction follows:

- 1. The status register (SR) is saved to the stack.
- 2. The program counter (PC) is saved to the stack. The PC value saved is the jump add delayed branch instruction immediately before the undefined code or the instruction rewrites the PC.
- 3. The exception service routine start address is fetched from the exception processing table that corresponds to the exception that occurred. That address is jumped to and program starts executing. The jump that occurs is not a delayed branch.

exception is decoded.

Table 5.10 Generation of Exception Sources Immediately after a Delayed Branch Instruction or Interrupt-Disabled Instruction

	Exception Source		
Point of Occurrence	Address Error	Interr	
Immediately after a delayed branch instruction*1	Not accepted	Not ac	
Immediately after an interrupt-disabled instruction*2	Accepted	Not ac	

Notes: *1 Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, B

*2 Interrupt-disabled instructions: LDC, LDC.L, STC, STC.L, LDS, LDS.L, STS, S

5.6.1 Immediately after a Delayed Branch Instruction


When an instruction placed immediately after a delayed branch instruction (delay slot) is neither address errors nor interrupts are accepted. The delayed branch instruction and the instruction located immediately after it (delay slot) are always executed consecutively, so exception processing occurs during this period.

5.6.2 Immediately after an Interrupt-Disabled Instruction

When an instruction immediately following an interrupt-disabled instruction is decoded, are not accepted. Address errors are accepted.

96





5.8.3 Address Errors Caused by Stacking of Address Error Exception Processin

When the stack pointer is not a multiple of four, an address error will occur during stacki exception processing (interrupts, etc.) and address error exception processing will start up as the first exception processing is ended. Address errors will then also occur in the stack this address error exception processing. To ensure that address error exception processing go into an endless loop, no address errors are accepted at that point. This allows program to be shifted to the address error exception service routine and enables error processing.

When an address error occurs during exception processing stacking, the stacking bus cyc is executed. During stacking of the status register (SR) and program counter (PC), the SP both, so the value of SP will not be a multiple of four after the stacking either. The address output during stacking is the SP value, so the address where the error occurred is itself out. This means the write data stacked will be undefined.

- 16 levels of interrupt priority: By setting the eight interrupt-priority level registers, the priorities of IRQ interrupts and on-chip peripheral module interrupts can be set in 16 different request sources.
- NMI noise canceler function: NMI input level bits indicate the NMI pin status. By re
 these bits with the interrupt exception service routine, the pin status can be confirme
 it to be used as a noise canceler.
- Notification of interrupt occurrence can be reported externally (IRQOUT pin). For e is possible to request bus rights if an external bus master is informed that a periphera interrupt has occurred when the LSI has released the bus rights.

6.1.2 Block Diagram

Figure 6.1 is a block diagram of the INTC.




Figure 6.1 INTC Block Diagram

6.1.4 Register Configuration

The INTC has the 10 registers shown in table 6.2. These registers set the priority of the and control external interrupt input signal detection.

R/W

Abbr.

Initial Value Address

Acce

Table 6.2 Register Configuration

Name

Interrupt priority register A	IPRA	R/W	H'0000	H'FFFF8348	8, 16,
Interrupt priority register B	IPRB	R/W	H'0000	H'FFFF834A	8, 16,
Interrupt priority register C	IPRC	R/W	H'0000	H'FFFF834C	8, 16,
Interrupt priority register D	IPRD	R/W	H'0000	H'FFFF834E	8, 16,
Interrupt priority register E	IPRE	R/W	H'0000	H'FFFF8350	8, 16,
Interrupt priority register F	IPRF	R/W	H'0000	H'FFFF8352	8, 16,
Interrupt priority register G	IPRG	R/W	H'0000	H'FFFF8354	8, 16,
Interrupt priority register H	IPRH	R/W	H'0000	H'FFFF8356	8, 16,
Interrupt control register	ICR	R/W	*1	H'FFFF8358	8, 16,
IRQ status register	ISR	R(W)*2	² H'0000	H'FFFF835A	8, 16,

Notes: *1 The value when the NMI pin is high is H'8000; when the NMI pin is low, it is H

*2 Only 0 can be written, in order to clear flags.



6.2.2 User Break Interrupt

A user break interrupt has a priority of level 15, and occurs when the break condition set user break controller (UBC) is satisfied. User break interrupt requests are detected by edg held until accepted. User break interrupt exception processing sets the interrupt mask leve (I3–I0) in the status register (SR) to level 15. For more information about the user break is see section 7, User Break Controller (UBC).

6.2.3 IRQ Interrupts

IRQ interrupts are requested by input from pins $\overline{IRQ0}$ – $\overline{IRQ7}$. Set the IRQ sense select bit (IRQ0S–IRQ7S) of the interrupt control register (ICR) to select low level detection or fal detection for each pin. The priority level can be set from 0 to 15 for each pin using the inpriority registers A and B (IPRA–IPRB).

When IRQ interrupts are set to low level detection, an interrupt request signal is sent to the during the period the IRQ pin is low level. Interrupt request signals are not sent to the IN the IRQ pin becomes high level. Interrupt request levels can be confirmed by reading the flags (IRQ0F–IRQ7F) of the IRQ status register (ISR).

When IRQ interrupts are set to falling edge detection, interrupt request signals are sent to INTC upon detecting a change on the IRQ pin from high to low level. IRQ interrupt requedetection results are maintained until the interrupt request is accepted. Confirmation that interrupt requests have been detected is possible by reading the IRQ flags (IRQ0F–IRQ7) IRQ status register (ISR), and by writing a 0 after reading a 1, IRQ interrupt request detected results can be withdrawn.

In IRQ interrupt exception processing, the interrupt mask bits (I3–I0) of the status registe are set to the priority level value of the accepted IRQ interrupt.

102

- Bus state controller (BSC)
 - I/O port (I/O)

A different interrupt vector is assigned to each interrupt source, so the exception service does not have to decide which interrupt has occurred. Priority levels between 0 and 15 c assigned to individual on-chip peripheral modules in interrupt priority registers C–H (IP IPRH).

On-chip peripheral module interrupt exception processing sets the interrupt mask level to in the status register (SR) to the priority level value of the on-chip peripheral module into was accepted.

6.2.5 Interrupt Exception Vectors and Priority Rankings

Table 6.3 lists interrupt sources and their vector numbers, vector table address offsets ar priorities.

Each interrupt source is allocated a different vector number and vector table address off

table addresses are calculated from vector numbers and address offsets. In interrupt exceptor processing, the exception service routine start address is fetched from the vector table in the vector table address. See table 5.4, Calculating Exception Processing Vector Table A

15 for each pin or module by setting interrupt priority registers A–H (IPRA–IPRH). The of interrupt sources for IPRC–IPRH, however, must be the order listed under Priority Of Within IPR Setting Range in table 6.3 and cannot be changed. A power-on reset assigns level 0 to IRQ interrupts and on-chip peripheral module interrupts. If the same priority I assigned to two or more interrupt sources and interrupts from those sources occur simul

IRQ interrupts and on-chip peripheral module interrupt priorities can be set freely between

their priority order is the default priority order indicated at the right in table 6.3.

·			H'00000107		(11–8)	
IRQ2		66	H'00000108- H'0000010B	0–15 (0)	IPRA (7–4)	_
IRQ3		67	H'0000010C- H'0000010F	0–15 (0)	IPRA (3–0)	
IRQ4		68	H'00000110- H'00000113	0–15 (0)	IPRB (15–12)	
IRQ5		69	H'00000114- H'00000117	0–15 (0)	IPRB (11–8)	
IRQ6		70	H'00000118- H'0000011B	0–15 (0)	IPRB (7–4)	_
IRQ7		71	H'0000011C- H'0000011F	0–15 (0)	IPRB (3-0)	_
DMAC0	DEI0	72	H'00000120- H'00000123	0–15 (0)	IPRC (15–12)	
DMAC1	DEI1	76	H'00000130- H'00000133	0–15 (0)	IPRC (11–8)	
DMAC2	DEI2	80	H'00000140- H'00000143	0–15 (0)	IPRC (7–4)	_
DMAC3	DEI3	84	H'00000150-	0–15 (0)	IPRC	

H'00000153

(3-0)

			H'0000016F	, ,		Low
	TCI0V	92	H'00000170- H'00000173	0–15 (0)	IPRD (11–8)	_
MTU1	TGI1A	96	H'00000180- H'00000183	0–15 (0)	IPRD (7–4)	High •
	TGI1B	97	H'00000184- H'00000187	0–15 (0)	_	Low
	TCI1V	100	H'00000190- H'00000193	0–15 (0)	IPRD (3-0)	High •
	TCI1U	101	H'00000194- H'00000197	0–15 (0)	_	Low
MTU2	TGI2A	104	H'000001A0- H'000001A3	0–15 (0)	IPRE (15–12)	High •
	TGI2B	105	H'000001A4- H'000001A7	0–15 (0)	_	▼ Low
	TCI2V	108	H'000001B0- H'000001B3	0–15 (0)	IPRE (11–8)	High A
	TCI2U	109	H'000001B4- H'000001B7	0–15 (0)	_	Low



			H'000001CF			Low
	TCI3V	116	H'000001D0- H'000001D3	0–15 (0)	IPRE (3–0)	_
MTU4	TGI4A	120	H'000001E0- H'000001E3	0–15 (0)	IPRF (15–12)	High
	TGI4B	121	H'000001E4- H'000001E7	0–15 (0)	_	
	TGI4C	122	H'000001E8- H'000001EB	0–15 (0)	_	
	TGI4D	123	H'000001EC- H'000001EF	0–15 (0)	_	♥ Low
	TCI4V	124	H'000001F0- H'000001F3	0–15 (0)	IPRF (11–8)	High
	Reserved	125	H'000001F4- H'000001F7	0–15 (0)	_	↓ Low
SCI0	ERI0	128	H'00000200- H'00000203	0–15 (0)	IPRF (7–4)	High
	RXI0	129	H'00000204- H'00000207	0–15 (0)	_	
	TXI0	130	H'00000208- H'0000020B	0–15 (0)	_	
	TEI0	131	H'0000020C- H'0000020F	0–15 (0)	_	♥ Low I

			H'0000021F	, ,		Low
A/D*	ADI	136	H'00000220- H'00000223	0–15 (0)	IPRG (15–12)	
DTC	SWDTCE	140	H'00000230- H'00000233	0–15 (0)	IPRG (11–8)	_
CMT0	CMI0	144	H'00000240- H'00000243	0–15 (0)	IPRG (7–4)	_
CMT1	CMI1	148	H'00000250- H'00000253	0–15 (0)	IPRG (3-0)	_
WDT	ITI	152	H'00000260- H'00000263	0–15 (0)	IPRH (15–12)	High •
BSC	СМІ	153	H'00000264- H'00000267	0–15 (0)	_	↓ Low
I/O	OEI	156	H'00000270- H'00000273	0–15 (0)	IPRH (11–8)	
Note: * F	or A mask p	oroducts, A	ND is as follows			
A/D	ADI0	136	H'00000220- H'00000223	0–15 (0)	IPRG (15–12)	High
	ADI1	137	H'00000224- H'00000227	0–15 (0)	_	▼ Low

Bit:	7	6	5	4	3	2	1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						

Bits

Table 6.4 Interrupt Request Sources and IPRA-IPRH

Register	15–12	11–8	7–4	3–0
Interrupt priority register A	IRQ0	IRQ1	IRQ2	IRQ
Interrupt priority register B	IRQ4	IRQ5	IRQ6	IRQ7
Interrupt priority register C	DMAC0	DMAC1	DMAC2	DMA
Interrupt priority register D	MTU0	MTU0	MTU1	MTU
Interrupt priority register E	MTU2	MTTU2	MTU3	MTU
Interrupt priority register F	MTU4	MTU4	SCI0	SCI1
Interrupt priority register G	A/D(A/D0, A/D1)*	DTC	CMT0	СМТ
Interrupt priority register H	WDT, BSC	I/O	Reserved	Rese

Note: * Excluding A mask products are A/D, A mask products are A/D0 and A/D1.

pin NMI and IRQ0 -IRQ7 and indicates the input signal level to the NMI pin. A powerinitializes ICR but the standby mode does not.

IRQ2S

0

IRQ3S

0

IRQ4S

0

R/W

IRQ5S

0

R/W

IRQ6S

0

R/W

IRQ1S

0

Bit:	15	14	13	12	11	10	9
	NMIL	_	_	_	_	_	_
Initial value:	*	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	. 1

R/W R/W R/W R/W R/W:

IRQ0S

0

Initial value:

Note: * When NMI input is high: 1; when NMI input is low: 0

Bit 15—NMI Input Level (NMIL): Sets the level of the signal input at the NMI pin. can be read to determine the NMI pin level. This bit cannot be modified.

	the same that the same to the
Bit 15: NMIL	Description
0	NMI input level is low
1	NMI input level is high

Bits 14-9—Reserved: These bits always read as 0. The write value should always be

6.3.3 IRQ Status Register (ISR)

The ISR is a 16-bit register that indicates the interrupt request status of the external interrpins $\overline{IRQ0}$ – $\overline{IRQ7}$. When IRQ interrupts are set to edge detection, held interrupt requests withdrawn by writing a 0 to IRQnF after reading an IRQnF = 1.

A power-on reset initializes ISR but the standby mode does not.

Bit:	15	14	13	12	11	10	9
		_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	IRQ0F	IRQ1F	IRQ2F	IRQ3F	IRQ4F	IRQ5F	IRQ6F
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						

• Bits 15–8—Reserved: These bits always read as 0. The write value should always be

110

		executed
1	Level detection	An IRQn interrupt request exists.
		Set conditions: When $\overline{\mbox{IRQn}}$ input is low level
	Edge detection	An IRQn interrupt request was detected.
		Set conditions: When a falling edge occurs at an

3. When a DTC transfer due to IRQn interrupt h




Figure 6.2 External Interrupt Process

held pending due to edge detection are cleared by a power-on reset or a manual reset. these interrupts have the same priority level or if multiple interrupts occur within a sin module, the interrupt with the highest default priority or the highest priority within its

setting range (as indicated in table 6.3) is selected.

- 3. The interrupt controller compares the priority level of the selected interrupt request w interrupt mask bits (I3–I0) in the CPU's status register (SR). If the request priority lev
- interrupt mask bits (I3–I0) in the CPU's status register (SR). If the request priority lever equal to or less than the level set in I3–I0, the request is ignored. If the request priority higher than the level in bits I3–I0, the interrupt controller accepts the interrupt and ser interrupt request signal to the CPU.
- 4. When the interrupt controller accepts an interrupt, a low level is output from the IRQ0
 5. The CPU detects the interrupt request sent from the interrupt controller when it decoded next instruction to be executed. Instead of executing the decoded instruction, the CPU interrupt exception processing (figure 6.4).
 - 6. SR and PC are saved onto the stack.
 - 7. The priority level of the accepted interrupt is copied to the interrupt mask level bits (I the status register (SR).8. When the accepted interrupt is sensed by level or is from an on-chip peripheral modul.
- level is output from the <u>IRQOUT</u> pin. When the accepted interrupt is sensed by edge, level is output from the <u>IRQOUT</u> pin at the point when the CPU starts interrupt except processing instead of instruction execution as noted in (5) above. However, if the intercontroller accepts an interrupt with a higher priority than one it is in the midst of accepts.
 - IRQOUT pin will remain low level.9. The CPU reads the start address of the exception service routine from the exception v table for the accepted interrupt, jumps to that address, and starts executing the program
 - This jump is not a delay branch.




Figure 6.3 Interrupt Sequence Flowchart

after the executing instruction
*2 Always be certain that SP is a multiple of 4

Figure 6.4 Stack after Interrupt Exception Processing

6.5 Interrupt Response Time

Table 6.5 indicates the interrupt response time, which is the time from the occurrence of a interrupt request until the interrupt exception processing starts and fetching of the first insof the interrupt service routine begins. Figure 6.5 shows the pipeline when an IRQ interrupt accepted.

				follows, however may be even long
exception pr fetch of first	tart of interrupt rocessing until instruction of ervice routine	5 + m1 + m2 + m3		Performs the PC saves and vector fetch.
Interrupt	Total:	7 + m1 + m2 + m3	9 + m1 + m2 + m3	
response	Minimum:	10	12	0.35-0.42 µs at 2
time	Maximum:	12 + 2 (m1 + m2 + m3) + m4	13 + 2 (m1 + m2 + m3) + m4	0.67-0.70 µs at 2
Note: * Wh	en m1 = m2 =	m3 = m4 = 1		
m1	-m4 are the nu	imber of states neede	ed for the following me	emory accesses.
m1	: SR save (long	gword write)		

interrupt or addre

exception process + m1 + m2 + m3 interrupt-masking

sequence currently being

m2: PC save (longword write)

m3: Vector address read (longword read)

m4: Fetch first instruction of interrupt service routine

executed by CPU

F: Instruction fetch (instruction fetched from memory where program is stored).

D: Instruction decoding (fetched instruction is decoded).

E: Instruction execution (data operation and address calculation is performed according to the results of decoding).

M: Memory access (data in memory is accessed).

Figure 6.5 Pipeline when an IRQ Interrupt is Accepted

6.6 Data Transfer with Interrupt Request Signals

The following data transfers can be done using interrupt request signals:

- Activate DMAC only, without generating CPU interrupt
- Activate DTC only, CPU interrupts according to DTC settings

Among interrupt sources, those designated as DMAC activating sources are masked and to the INTC. The masking condition is listed below:

source selection 2 + DE3 • source selection 3)

Mask condition = DME • (DE0 • source selection 0 + DE1 × source selection 1 +

The INTC masks CPU interrupts when the corresponding DTE bit is a 1. The DTE clear and interrupt source flag clear condition are listed below.

DTE clear condition = DTC transfer end • DTECLR

Interrupt source flag clear condition = DTC transfer end • DTECLR + DMAC trans

Where: DTECLR = DISEL + counter 0.

Figure 6.6 shows a control block diagram.

116






Figure 6.6 Interrupt Control Block Diagram

6.6.1 Handling DTC Activating and CPU Interrupt Sources, but Not DMAC A Sources

- 1. Either do not select the DMAC as a source, or clear the DME bit to 0.
- 2. For DTC, set the corresponding DTE bits and DISEL bits to 1.
- 3. Activating sources are applied to the DTC when interrupts occur.
- 4. When the DTC performs a data transfer, it clears the DTE bit to 0 and sends an interrequest to the CPU. The activating source does not clear.
- 5. The CPU clears interrupt sources with its interrupt processing routine. It then confirm transfer counter value. When the transfer counter value ≠ 0, it sets the DTE bit to 1 at the next data transfer. If the transfer counter value = 0, it performs the necessary end processing in the interrupt processing routine.

- 1. Either do not select the DMAC as a source, or clear the DME bit to 0.
- 2. For DTC, set the corresponding DTE bits to 1 and clear the DISEL bits to 0.
- 3. Activating sources are applied to the DTC when interrupts occur.
- 4. When the DTC performs a data transfer, it clears the activating source. An interrupt re
- not sent to the CPU, because the DTE bit is maintained as a 1. 5. However, when the transfer counter value = 0 the DTE bit is cleared to 0 and an interrequest is sent to the CPU.
- 6. The CPU performs the necessary end processing in the interrupt processing routine.

6.6.4 Treating CPU Interrupt Sources but Not DTC or DMAC Activating Source

- 1. Either do not select the DMAC as a source, or clear the DME bit to 0.
- 2. For DTC, clear the corresponding DTE bits to 0.
- 3. When interrupts occur, interrupt requests are sent to the CPU.
- 4. The CPU clears the interrupt source and performs the necessary processing in the inte processing routine.

The features of the user break controller are:

- Break compare conditions can be set:
 - Address
 - CPU cycle or DMA/DTC cycle
 - Instruction fetch or data access
 - Read or write
 - Operand size: byte/word/longword
- User break interrupt generated upon satisfying break conditions. A user-designed use interrupt exception processing routine can be run.
- Select either to break in the CPU instruction fetch cycle before the instruction is exertafter.

7.1.2 Block Diagram

Figure 7.1 shows a block diagram of the UBC.




Figure 7.1 User Break Controller Block Diagram

7.1.3 Register Configuration

The UBC has the five registers shown in table 7.1. Break conditions are established using registers.

120

7.2.1 User Break Address Register (UBAR)

The user break address register (UBAR) consists of user break address register H (UBA user break address register L (UBARL). Both are 16-bit readable/writable registers. UB stores the upper bits (bits 31–16) of the address of the break condition, while UBARL st lower bits (bits 15–0). Resets and hardware standbys initialize both UBARH and UBARH 10000. They are not initialized in manual reset or software standby mode.

UBARH:

Bit:	15	14	13	12	11	10	9
UBARH	UBA31	UBA30	UBA29	UBA28	UBA27	UBA26	UBA25
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						
Bit:	7	6	5	4	3	2	1
UBARH	UBA23	UBA22	UBA21	UBA20	UBA19	UBA18	UBA17
Initial value:	0	0	0	0	0	0	0
R/M·	R/M						

- UBARH Bits 15–0—User Break Address 31–16 (UBA31–UBA16): These bits store bit values (bits 31–16) of the address of the break condition.
- UBARL Bits 15–0—User Break Address 15–0 (UBA15–UBA0): These bits store the values (bits 15–0) of the address of the break condition.

7.2.2 User Break Address Mask Register (UBAMR)

The user break address mask register (UBAMR) consists of user break address mask register (UBAMRH) and user break address mask register L (UBAMRL). Both are 16-bit readable/writable registers. UBAMRH designates whether to mask any of the break address tablished in the UBARH, and UBAMRL designates whether to mask any of the break a bits established in the UBARL. Resets and hardware standbys initialize both UBAMRH a UBAMRL to H'0000. They are not initialized in manual reset or software standby mode.

UBAMRH:

Bit:

R/W:

15

R/W

UBAMRH	UBM31	UBM30	UBM29	UBM28	UBM27	UBM26	UBM25
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						
Bit:	7	6	5	4	3	2	1
UBAMRH	UBM23	UBM22	UBM21	UBM20	UBM19	UBM18	UBM17
Initial value:	0	0	0	0	0	0	0

R/W

13

14

R/W

12

R/W

11

R/W

10

R/W

9

R/W

- UBAMRH Bits 15–0—User Break Address Mask 31–16 (UBM31–UBM16): These designate whether to mask any of the break address 31–16 bits (UBA31–UBA16) es
- UBAMRL Bits 15–0—User Break Address Mask 15–0 (UBM15–UBM0): These bit designate whether to mask any of the break address 15–0 bits (UBA15–UBA0) established.

Bits 15-0: UBMn	Description
0	Break address UBAn is included in the break conditions (initi
1	Break address UBAn is not included in the break conditions
Natar is 04 0	

Note: n = 31-0

the UBARL.

7.2.3 User Break Bus Cycle Register (UBBR)

User break bus cycle register (UBBR) is a 16-bit readable/writable register that selects f among the following four break conditions:

- 1. CPU cycle/ DMAC/DTC cycle
- 2. Instruction fetch/data access
- 3. Read/write
- 4. Operand size (byte, word, longword)

Resets and hardware standbys initialize the UBBR to H'0000. It is not initialized in software standby mode.

Bits 7 and 6—CPU Cycle/Peripheral Cycle Select (CP1, CP0): These bits designate b.

conditions for CPU cycles or peripheral cycles (DMA/DTC cycles).

Bit 7: CP1

Bit 6: CP0

Description

No user break interrupt occurs (initial value)

Break on CPU cycles

Description

Break on CPU cycles

Break on peripheral cycles

Break on both CPU and peripheral cycles

• Bits 5 and 4—Instruction Fetch/Data Access Select (ID1, ID0): These bits select when break on instruction fetch and/or data access cycles.

Bit 5: ID1	Bit 4: ID0	Description
0	0	No user break interrupt occurs (initial value)
	1	Break on instruction fetch cycles
1	0	Break on data access cycles
	1	Break on both instruction fetch and data access cycl

Bit 1: SZ1	Bit 0: SZ0	Description
0	0	Operand size is not a break condition (initial value)
	1	Break on byte access
1	0	Break on word access
	1	Break on longword access
	•	ruction fetch, set the SZ0 bit to 0. All instructions are co

to be word-size accesses (even when there are instructions in on-chip memory a instruction fetches are done simultaneously in 1 bus cycle).

Operand size is word for instructions or determined by the operand size specified CPU/DMAC data access. It is not determined by the bus width of the space being accessed.



- conditions are in agreement. When using user break interrupts, always be certain to esbit conditions for all of these three groups.
- 2. The UBC uses the method shown in figure 7.2 to judge whether set conditions have b fulfilled. When the set conditions are satisfied, the UBC sends a user break interrupt r signal to the interrupt controller (INTC).3. The interrupt controller checks the accepted user break interrupt request signal's prior
- The user break interrupt has priority level 15, so it is accepted only if the interrupt ma in bits I3–I0 in the status register (SR) is 14 or lower. When the I3–I0 bit level is 15, the break interrupt cannot be accepted but it is held pending until user break interrupt exceptocessing can be carried out. Consequently, user break interrupts within NMI except service routines cannot be accepted, since the I3–I0 bit level is 15. However, if the I3-
- interrupts become acceptable thereafter. Section 6, Interrupt Controller (INTC), described handling of priority levels in greater detail.
 4. The INTC sends the user break interrupt request signal to the CPU, which begins user interrupt exception processing upon receipt. See Section 6.4, Interrupt Operation, for interrupt exception processing.

level is changed to 14 or lower at the start of the NMI exception service routine, user




Figure 7.2 Break Condition Judgment Method

The user break interrupt is generated before the fetched instruction is executed. If a break condition is set in an instruction fetch cycle placed immediately after a delayed branch in (delay slot), or on an instruction that follows an interrupt-disabled instruction, however, t break interrupt is not accepted immediately, but the break condition establishing instruction executed. The user break interrupt is accepted after execution of the instruction that has a the interrupt. In this case, the PC value saved is the start address of the instruction that will executed after the instruction that has accepted the interrupt.

stack in user break interrupt exception processing is the address that matches the break co

Break on Data Access (CPU/Peripheral): The program counter (PC) value is the top act the next instruction after the last instruction executed before the user break exception prostarted. When data access (CPU/peripheral) is set as a break condition, the place where the will occur cannot be specified exactly. The break will occur at the instruction fetched clowhere the data access that is to receive the break occurs.

7.4 Use Examples

7.4.1 Break on CPU Instruction Fetch Cycle

1. Register settings: UBARH = H'0000

UBARL = H'0404 UBBR = H'0054

Conditions set: Address: H'00000404

Bus cycle: CPU, instruction fetch, read

(operand size not included in conditions)

A user break interrupt will occur before the instruction at address H'00000404. If it is post the instruction at H'00000402 to accept an interrupt, the user break exception processing executed after execution of that instruction. The instruction at H'00000404 is not execute PC value saved is H'00000404.

128



Bus cycle: CPU, instruction fetch, read (operand size not included in conditions)

A user break interrupt does not occur because the instruction fetch was performed for ar address. However, if the first instruction fetch address after the branch is an odd address these conditions, user break interrupt exception processing will be done after address en exception processing.

7.4.2 Break on CPU Data Access Cycle

1. Register settings: UBARH = H'0012

UBARL = H'3456UBBR = H'006A

Conditions set: Address: H'00123456

Bus cycle: CPU, data access, write, word

A user break interrupt occurs when word data is written into address H'00123456.

2. Register settings: UBARH = H'00A8

UBARL = H'0391

UBBR = H'0066

Conditions set: Address: H'00A80391

Bus cycle: CPU, data access, read, word

A user break interrupt does not occur because the word access was performed on an eve

Conditions set: Address: H'002345C8

Bus cycle: DMA/DTC, instruction fetch, read (operand size not included in conditions)

A user break interrupt does not occur because no instruction fetch is performed in the DN cycle.

7.5 Cautions on Use

7.5.1 On-Chip Memory Instruction Fetch

Two instructions are simultaneously fetched from on-chip memory. If a break condition is the second of these two instructions but the contents of the UBC break condition registers changed so as to alter the break condition immediately after the first of the two instruction fetched, a user break interrupt will still occur when the second instruction is fetched.

7.5.2 Instruction Fetch at Branches

When a conditional branch instruction or TRAPA instruction causes a branch, instruction fetched and executed as follows:

1. Conditional branch instruction, branch taken: BT, BF

Instruction fetch cycles: Conditional branch instruction fetch \rightarrow Next-instruction fetch \rightarrow Next-instruction overrun fetch \rightarrow Branch destination instruction fetch Instruction execution: Conditional branch instruction execution \rightarrow Branch destination

2. TRAPA instruction, branch taken: TRAPA

instruction execution

Instruction fetch cycles: TRAPA instruction fetch → Next-instruction overrun fetch → Next-instruction overrun fetch → Branch destination instruction fetch

130



instruction fetch and execution, the kind of overrun fetch instructions noted above do become objects of a break. If data access breaks are also included with instruction fe as break conditions, a break occurs because the instruction overrun fetch is also regard becoming a data break.

7.5.3 Contention between User Break and Exception Handling

If a user break is set for the fetch of a particular instruction, and exception handling with priority than a user break is in contention and is accepted in the decode stage for that ins (or the next instruction), user break exception handling may not be performed after com the higher-priority exception handling routine (on return by RTE).

Thus, if a user break condition has been set for the fetch of the branch destination instru following a branch (BRA, BRAF, BT, BF, BT/S, BF/S, BSR, BSRF, JMP, JSR, RTS, R

exception handling), and exception handling for this branch destination instruction with priority than a user break interrupt is accepted, user break exception handling will not be performed after completion of that exception handling routine.

Therefore, a user break condition must not be set for the fetch of the branch destination following a branch.

7.5.4 Break at Non-Delay Branch Instruction Jump Destination


When a branch instruction with no delay slot (including exception handling) jumps to the destination instruction on execution of the branch, a user break will not be generated ever break condition has been set for the first jump destination instruction fetch.

- Multiple data transfers possible (chain transfers) for one activating source Address space: 32-bit addresses can be designated for both transfer source and destin Transfer devices
 - Memory: On-chip ROM, on-chip RAM, external ROM, external RAM

 - On-chip peripheral modules (excluding DMAC/DTC)
 - Memory-mapped external devices
 - Abundant transfer modes
 - Can select between normal mode/repeat mode/block transfer mode
 - Can select between increment/decrement/fixed for source/destination address
 - Transfer units can be set as byte/word/longword

— Transfer information stored in memory

- Interrupts activating the DTC can be requested of the CPU
- - Interrupt requests can be generated to the CPU after completion of a data transfer — Interrupt requests generated to the CPU after completion of all designated data tr
- Transfers can be activated by software



DTCR: DTC count register

DTSAR: DTC source address register DTDAR: DTC destination address register DTER: DTC enable register

DTCSR: DTC control/status register DTBR: DTC information base registe

Figure 8.1 DTC Block Diagram

_					
DTC transfer count register B	DTCRB	*2	Undefined	*2	
DTC enable register A	DTEA	R/W	H'00	H'FFFF8700	8,
DTC enable register B	DTEB	R/W	H'00	H'FFFF8701	8,
DTC enable register C	DTEC	R/W	H'00	H'FFFF8702	8,
DTC enable register D	DTED	R/W	H'00	H'FFFF8703	8,
DTC enable register E	DTEE	R/W	H'00	H'FFFF8704	8,

DTCSR

Undefined

H'FFFF8706

H'FFFF8708

8,

16

R/(W)*3 H'0000

DTCRA

DTC information base register DTBR R/W Undefined Notes: *1 DTC registers cannot be accessed by DMAC/DTC.

Notes: *1 DTC registers cannot be accessed by DMAC/DTC.

*2 DTC internal registers cannot be directly accessed.

*3 Only a 0 write after a 1 read is possible for the NMIF, AE bits of the DTCSR.

8.2 Register Description

DTC transfer count register A

DTC control/status register

8.2.1 DTC Mode Register (DTMR)

6.2.1 DTC Wiode Register (DTWI

The DTC mode register (DTMR) is a 16-bit register that controls the DTC operation modern contents of this register is located in memory.

			SAR after a data transfer.
Bi	t 15 (SM1)	Bit 14 (SM0)	Description

, ,	• •	-
0	_	DTSAR remains fixed
1	0	DTSAR is incremented after transfer
		(+1 for byte unit transfer, +2 for word, +4 for longwo
1	1	DTSAR is decremented after transfer
		(-1 for byte unit transfer, -2 for word, -4 for longwo

• Bits 13–12—Destination Address Mode 1, 0 (DM1, DM0): These bits designate whet hold, increment or decrement the DTDAR after a data transfer.

Bit 13 (DM1)	Bit 12 (DM0)	Description
0	_	DTDAR remains fixed
1	0	DTDAR is incremented after transfer
		(+1 for byte unit transfer, +2 for word, +4 for longwo
1	1	DTDAR is decremented after transfer
		(-1 for byte unit transfer, -2 for word, -4 for longwo

0	0	Byte (8 bits)	
0	1	Word (16 bits)	
1	0	Longword (32 bits)	
1	1	Reserved (setting prohibited)	

• Bit 7—DTC Transfer Mode Select (DTS): When in repeat mode or block transfer m bit designates whether the source side or destination side will be the repeat area or bit designates.

Bit 7 (DTS)	Description
0	Destination side is the repeat area or block area
1	Source side is the repeat area or block area

data transfers with the same activating source. Continued transfer information is read 16th byte from the start address of the previous transfer information.

Bit 6 (CHNE) Description

• Bit 6—DTC Chain Enable (CHNE): This bit designates whether to perform continuous

Bit 6 (CHNE)	Description
0	DTC data transfer end (activation wait state ensues)
1	DTC data transfer continue (read continue register informat transfer)



0 Terminate DTC transfer upon an NM	II
1 Continue DTC transfer until end of tra	ansfer being executed

• Bits 3–0—Reserved: They have no effect on DTC operation.

8.2.2 DTC Source Address Register (DTSAR)

The DTC source address register (DTSAR) is a 32-bit register that specifies the DTC transource address. An even address indicates that the transfer size is word; a multiple-of-four means it is longword. The contents of this register is located in memory.

Bit:	31	30	29	28	27		4	3	2	1
]				
Initial value:	*	*	*	*	*		*	*	*	*
R/W:	_	_	_	_	_		_	_	_	_

Note: * Initial value is undefined.

8.2.3 DTC Destination Address Register (DTDAR)

The DTC destination address register (DTDAR) is a 32-bit register that specifies the DTC destination address. An even address indicates that the transfer size is word; a multiple-of address means it is longword. The contents of this register are located in memory.

destination address in the repeat area.

The contents of this register are located in memory.

Bit:	31	30	29	28	27	 4	3	2	
Initial value:	*	*	*	*	*	 *	*	*	
R/W:	_	_	_	_	_	 _	_	_	-

Note: * Initial value is undefined.

8.2.5 DTC Transfer Count Register A (DTCRA)

DTCRA is a 16-bit register that specifies the number of DTC transfers. The contents of register are located in memory.

In normal mode it functions as a 16-bit transfer counter. The number of transfers is 1 whole value is H'0001, 65535 when it is H'FFFF, and 65536 when it is H'0000.

In repeat mode, DTCRAH maintains the transfer count and DTCRAL functions as an 8-transfer counter. The number of transfers is 1 when the set value is DTCRAH = DTCRAE 255 when they are H'FF, and 256 when it is H'00.

In block transfer mode it functions as a 16-bit transfer counter. The number of transfers the set value is H'0001, 65535 when it is H'FFFF, and 65536 when it is H'0000.

8.2.6 DTC Transfer Count Register B (DTCRB)

The DTCRB is a 16-bit register that designates the block length in block transfer mode. To contents of this register is located in memory. The block length is 1 when the set value is 65535 when it is H'FFFF, and 65536 when it is H'0000.

Bit:	15	14	13	12	11	10	9
Initial value:	*	*	*	*	*	*	*
R/W:	_	_	_	_	_	_	_
Bit:	7	6	5	4	3	2	1
Initial value:	*	*	*	*	*	*	*
R/W·	_	_	_	_	_	_	_

Note: * Initial value is undefined.

8.2.7 DTC Enable Registers (DTER)

The DTER (DTEA–DTEE) are five 8-bit readable/writable registers with bits allocated to interrupt source that activates the DTC. They set disable/enable for DTC activation for ear interrupt source. When a bit is 1, DTC activation by the corresponding interrupt source is Interrupt sources for each of the DTEA–DTEE registers are indicated in table 8.2.

The DTER are initialized to H'00 by a power-on reset or in standby mode. Manual reset of initialize DTER.

140

The DTCSR is a 16-bit readable/writable register that sets disable/enable for DTC active software, as well as the DTC vector addresses for software activation. It also indicates the transfer status.

The DTCSR is initialized to H'0000 by power-on resets and in standby mode. Manual renot initialize DTCSR.

Bit:	15	14	13	12	11	10	9
	_	_	_	_	_	NMIF	AE
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W*1	R/W*1
Bit:	7	6	5	4	3	2	. 1

Bit name: DTVEC7 DTVEC6 DTVEC5 DTVEC4 DTVEC3 DTVEC2 DTVEC

0

R/W*3

0

R/W*3

Initial value: 0 0 0 0 0 R/W*3 R/W*3 R/W*3 R/W*3 R/W*3 R/W:

*4 Be sure to write 0 to the DTVEC0 bit.

Notes: *1 For the NMIF and AE bits, only a 0 write after a 1 read is possible.

*2 For the SWDTE bit, a 1 write is always possible, but a 0 write is possible only is read.

- *3 For the DTVEC7-DTVEC0 bits, writes are possible only when SWDTE = 0.

Bits 15–11—Reserved: These bits always read as 0. The write value should always be 0

Bit 9—Address Error Flag (AE): Indicates that an address error by the DTC has occur When the AE bit is set, DTC transfers are not allowed even if the DTER bit is set to 1 the AE bit, read the 1 from it, then write a 0.

The AE bit is initialized to 0 by power-on resets and in standby mode.

Bit 9 (AE)	Description
0	No address error by the DTC (initial value)
	(Clear condition) Write a 0 after reading the AE bit
1	An address error by the DTC occurred

Bit 8—DTC Software Activation Enable Bit (SWDTE): This bit enables/disables DT6 activation by software.

The AE bit is initialized to 0 by resets and standby mode. For details, see section 8.3.2 Activating Sources.

Bit 8 (SWDTE)	Description
0	DTC activation by software disabled (initial value)
1	DTC activation by software enabled

Bits 7–0—Software Activation Vectors 7–0 (DTVEC7–DTVEC0): These bits set the vector addresses for DTC activation by software. A vector address is calculated as H'0

DTVEC[7:0]. Always specify 0 for DTVEC0. 8 bits are available, so you can specify

H'00 (0)-H'FE (254).

Bit:	7	6	5	4	3	2	1
Initial value:	*	*	*	*	*	*	*
R/W:	R/W						

Note: * Initial value is undefined.

8.3 Operation

The DTC stores transfer information in memory. When there are DTC transfer requests, that transfer information and performs data transfers based on it. It rewrites the transfer information to memory after data transfers. Storing transfer information in memory make possible to perform data transfers for an arbitrary number of channels. Further, setting the bit to 1 makes it possible to perform multiple transfers continuously through one DTC to request.

There are three DTC transfer modes: normal mode, repeat mode, and block transfer mode. DTC transfer, the transfer source address and transfer destination address are incremented decremented, or kept the same, according to the respective setting.

8.3.1 Overview of Operation

Figure 8.2 shows a flowchart of DTC operation.




Figure 8.2 DTC Operation Flowchart

144

SWDTCE interrupt is requested of the CPU, the SWDTE bit of the DTCSR is automatic cleared. When a request is made of the CPU, the SWDTE bit is maintained as a 1.

When multiple DTC activating sources occur simultaneously, they are accepted and the activated in accordance with the default priority rankings shown in table 8.2.

Figure 8.3 shows a block diagram of activating source control.




Figure 8.3 Activating Source Control Block Diagram

8.3.3 DTC Vector Table

Figure 8.4 shows the correspondence between DTC vector addresses and register inform placement. For each DTC activating source there are 2 bytes in the DTC vector table, we contain the register information start address.

Table 8.2 shows the correspondence between activating sources and vector addresses. Wactivating with software, the vector address is calculated as H'0400 + DTVEC[7:0].






Figure 8.4 Correspondence between DTC Vector Address and Register Inform

IRQ1 pin	IRQ1	H'00000426-H'00000427	DTEC4	Arbitrary*1 Arbitrary*1
IRQ2 pin	IRQ2	H'00000428-H'00000429	DTEC3	Arbitrary*1 Arbitrary*1
IRQ3 pin	IRQ3	H'0000042A-H'0000042B	DTEC2	Arbitrary*1 Arbitrary*1
IRQ4 pin	IRQ4	H'0000042C-H'0000042D	DTEC1	Arbitrary*1 Arbitrary*1
IRQ5 pin	IRQ5	H'0000042E-H'0000042F	DTEC0	Arbitrary*1 Arbitrary*1
IRQ6 pin	IRQ6	H'00000430-H'00000431	DTED7	Arbitrary*1 Arbitrary*1
IRQ7 pin	IRQ7	H'00000432-H'00000433	DTED6	Arbitrary*1 Arbitrary*1
CMT (CH0)	CMI0	H'00000434-H'00000435	DTED5	Arbitrary*1 Arbitrary*1
CMT (CH1)	CMI1	H'00000436-H'00000437	DTED4	Arbitrary*1 Arbitrary*1

1 6136

TGI3D

TGI2A

TGI2B

TGI1A

TGI1B

TGI0A

TGI0B

TGI0C

TGI0D

IRQ0

MTU

(CH2)

MTU

MTU

(CH0)

A/D

IRQ0 pin

(CH1)

H'00000410-H'00000411

H'00000412-H'00000413

H'00000414-H'00000415

H'00000416-H'00000417

H'00000418-H'00000419

H'0000041A-H'0000041B

H'0000041C-H'0000041D

H'0000041E-H'0000041F

H'00000420-H'00000421

H'00000424-H'00000425

ADI(ADI0)*2H'00000422-H'00000423



DTEB7 Arbitrary*1 Arbitrary*1

DTEB6 Arbitrary*1 Arbitrary*1

DTEB5 Arbitrary*1 Arbitrary*1

DTEB4 Arbitrary*1 Arbitrary*1

DTEB3 Arbitrary*1 Arbitrary*1

DTEB2 Arbitrary*1 Arbitrary*1

DTEB1 Arbitrary*1 Arbitrary*1

DTEB0 Arbitrary*1 Arbitrary*1

DTEC7 Arbitrary*1 Arbitrary*1

DTEC5 Arbitrary*1 Arbitrary*1

DTEC6 ADDR

Arbitrary*1

peripheral modules (excluding DMAC and DTC)

*2 Excluding A mask products are ADI, A mask products are ADI0.

8.3.4 Register Information Placement

Figure 8.5 shows the placement of register information in memory space. The register information are addresses are designated by DTBR for the upper 16 bits, and the DTC vector table follower 16 bits.

The placement in order from the register information start address in normal mode is DTDTCRA, 4 bytes empty (no effect on DTC operation), DTSAR, then DTDAR. In repeat 1 DTMR, DTCRA, DTIAR, DTSAR, and DTDAR. In block transfer mode, it is DTMR, D bytes empty (no effect on DTC operation), DTCRB, DTSAR, then DTDAR.

Fundamentally, certain RAM areas are designated for addresses storing register informati

Figure 8.5 DTC Register Information Placement in Memory Space

8.3.5 Normal Mode

Performs the transfer of one byte, one word, or one longword for each activation. The to transfer count is 1 to 65536. An interrupt request is generated to the CPU when the transfer DTCRA = 1 ends. Transfers of a number of bytes specified by the SCI are possible.

Table 8.3 shows the register functions for normal mode.

Table 8.3 Normal Mode Register Functions

		Values Writte Transfer Info	en Back upon ormation Writ
Register	Function	When DTCRA is other than 1	When DTC
DTMR	Operation mode control	DTMR	DTMR
DTCRA	Transfer count	DTCRA – 1	DTCRA – 1
DTSAR	Transfer source address	Increment/decrement/ fixed	Increment/d fixed
DTDAR	Transfer destination address	Increment/decrement/ fixed	Increment/d fixed

8.3.6 Repeat Mode

Performs the transfer of one byte, one word, or one longword for each activation. Either transfer source or transfer destination is designated as the repeat area.



	control		
DTCRAH	Transfer count maintenance	DTCRAH	DTCRAH
DTCRAL	Transfer count	DTCRAL – 1	DTCRAH
DTIAR	Initial address	(Not written back)	(Not written b
DTSAR	Transfer source address	Increment/decrement/ fixed	(DTS = 0) Ind decrement/ fi
			(DTS = 1) DT
DTDAR	Transfer destination	Increment/decrement/	(DTS = 0) DT
	address	fixed	(DTS = 1) Ind decrement/ fi

other than 1

DTMR

When DTCR

DTMR

Function

Operation mode

8.3.7 **Block Transfer Mode**

Register

DTMR

Performs the transfer of one block for each one activation. Either the transfer source or tr

destination is designated as the block area.

register of the designated block area is returned to its initial state. Other address registers consecutively incremented, decremented, or remain fixed. The block transfer count is 1 to An interrupt request is generated to the CPU when the transfer with DTCRA = 1 ends.

The block length is specified between 1 and 65536. When a 1-block transfers ends, the ac

A/D converter group mode transfers and phase compensation PWM data transfers are pos-

Table 8.5 shows the register functions for block transfer mode.



8.3.8 Operation Timing

Figure 8.6 shows a DTC operation timing example.




Figure 8.6 DTC Operation Timing Example (Normal Mode)

When register information is located in on-chip RAM, each mode requires 4 cycles for tinformation reads, and 3 cycles for writes.

8.3.9 DTC Execution State Counts

Table 8.6 shows the execution state for one DTC data transfer. Furthermore, table 8.7 sh state counts needed for execution state.

Access Objective			RAM	ROM	Regi	ster	Exte	rnal De
Bus width			32	32	32		8	16
Access state			1	1	2*1	3*2	2	2
Execution	Vector read	Sı		1	_		4	2
state	Register information read/write	S _J	1	1			8	4
	Byte data read	S _K	1	1	2	3	2	2
	Word data read	S _K	1	1	2	3	4	2
	Long word data read	S _K	1	1	4	6	8	4
	Byte data write	S _L	1	1	2	3	2	2
	Word data write	S _L	1	1	2	3	4	2
	Long word write	S _L	1	1	4	6	8	4
	Internal operation	S _M	1					

The execution state count is calculated using the following formula. Σ indicates the number of the following formula.

chip

chip

Internal I/O

Notes: *1 Two state access module : port, INT, CMT, SCI, etc.

transfers by one activating source (count + 1 when CHNE bit is 1).

Execution state count = I · S_I + \sum (J · S_J + K · S_K + L · S_L) + M · S_M

^{*2} Three state access module: WDT, CACHE, UBC, etc.

data transfers, set the DTER to 1.

The procedure for DTC software activation is as follows:

- Transfer data (DTMR, DTCRA, DTSAR, DTDAR, DTCRB, and DTIAR) is located memory space.
- Establish the register information start address with DTBR and the DTC vector table
 Confirm that the SWDTE bit of the DTCSR is 0. When the SWDTE bit is 1, the DTC
- already being driven by software.
- 4. Write a 1 to the SWDTE bit and a vector number to the DTVEC (byte data).5. When SWDTCE interrupt requests are not made to the CPU, the SWDTE bit is clear
- interrupts are requested, the SWDTE bit is maintained as a 1.

 6. The SWDTE bit is cleared to 0 within the CPU interrupt routine. For continuous DT

8.3.11 DTC Use Example

transfers, set the SWDTE to 1.

The following is a DTC use example of a 128-byte data reception by the SCI:

- 1. The settings are: DTMR source address fixed (SM1 = 0), destination address increm (DM1 = 1, DM0 = 0), normal mode (MD1 = MD0 = 0), byte size (SZ1 = SZ0 = 0), or transfer per activating source (CHNE = 0), and a CPU interrupt request after the destination of data transfers (DISEL = 0). 128 (H'0080) is set in DTCRA, the RDR address of the RAM storing the receive data is set.
 - SCI is set in DTSAR, and the start address of the RAM storing the receive data is se DTDAR.
- 2. Establish the register information start address with DTBR and the DTC vector table
- 3. Set the corresponding DTER bit to 1.
- 4. Set the SCI to a specific receive mode and enable RxI interrupts.

that DTER have ended, or disable the transfer source for each channel so that DTC tracorresponding to that DTER will not occur. The above restrictions do not apply for A due to change in the access method of DTER. However, take caution when changing mask, since modification of the program is required.

- 1-kbyte capacity
- External memory (CS space and DRAM space) instruction code and PC relative data
- 256 entry cache tag (tag address 15 bits)
- 4-byte line length
- Direct map replacement algorithm
- Valid flag (1 bit) included for purges




Figure 9.1 Cache Tag and Cache Data Configuration




Figure 9.2 Cache Block Diagram

9.1.3 Register Configuration

The cache has one register, which can be used to control the enabling or disabling of each space. The register configuration is shown in table 9.1.

156



The CCR is a 16-bit readable/writable register. It is initialized to H'0000 by power on re not initialized by manual resets or standby mode.

Bit:	15	14	13	12	11	10	9
	_	_	_	_		_	_
Initial value:	*	*	*	*	*	*	*
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	_	_	_	CE	CE	CE	CE
				DRAM	CS3	CS2	CS1
Initial value:	*	*	*	0	0	0	0

R/W: Note: * Bits 15-5 are undefined.

R

R

• Bits 15–5—Reserved: Reading these bits gives undefined values. The write value sh always be 0.

R

R/W

R/W

R/W

R/W

• Bit 4—DRAM Space Cache Enable (CEDRAM): Selects whether to use DRAM spa cache object (enable) or to exclude it (disable). A 0 disables, and a 1 enables such us

Bit 4 (CEDRAM)	Description
0	DRAM space cache disabled (initial value)
1	DRAM space cache enabled

• Bit 1—CS1 Space Cache Enable (CECS1): Selects whether to use CS1 space as a cac (enable) or to exclude it (disable). A 0 disables, and a 1 enables such use.

Bit 1 (CECS1)	Description
0	CS1 space cache disabled (initial value)
1	CS1 space cache enabled

Bit 0—CS0 Space Cache Enable (CECS0): Selects whether to use CS0 space as a cac (enable) or to exclude it (disable). A 0 disables, and a 1 enables such use.

Bit 0 (CECS0)	Description
0	CS0 space cache disabled (initial value)
1	CS0 space cache enabled

9.3 Address Array and Data Array

There is a special cache space for controlling the cache. This space is divided into an add and a data array, where addresses (tag address, including valid bit) and data (4-byte line I cache control are recorded. The special cache space is shown in table 9.2. It can be used a RAM space when the cache is not being used.




Figure 9.3 Cache Address Array

Address Array Read: Designates entry address and reads out the corresponding tag advalue/valid bit value.

Address Array Write: Designates entry address and writes the designated tag address vibit value.

9.3.2 Cache Data Array Read/Write Space

The cache data array has a compulsory read/write (figure 9.4).




Figure 9.4 Cache Data Array

Data Array Read: Designates entry address and reads out the corresponding line of data

Data Array Write: Designates entry address and writes designated data to the correspondence



While the cache is enabled, it is not possible to write to the address array or data array via CPU, DMAC, or DTC, and a read will return an undefined value. The cache must be disabefore making a forced access to the address array or data array.

9.4.3 Cache Miss Penalty and Cache Fill Timing

When a cache miss occurs, a single idle cycle is generated as a penalty immediately beforeache fill (access from external memory in the event of a cache miss), as shown in figure However, in the case of consecutive cache misses, idle cycles are not generated for the se subsequent cache misses, as shown in figure 9.6.

As the timing for a cache fill from normal space, the CS assert period immediately before of the bus cycle (or the last bus cycle when two or four bus cycles are generated, such as access to 8-bit space) is extended by an additional cycle, as shown in figures 9.5 and 9.6.

Similarly, as the timing for a cache fill from DRAM space, the RAS assert period immed before the end of the bus cycle is extended by an additional cycle. In RAS down mode, the bus cycle is delayed by one cycle as shown in figure 9.8.

Figure 9.5 Cache Fill Timing in Case of Non-Consecutive Cache Miss from Norm (No Wait, No CS Assert Extension)




Figure 9.6 Cache Fill Timing in Case of Consecutive Cache Misses from Norma (No Wait, CS Assert Extension)

Figure 9.7 Cache Fill Timing in Case of Non-Consecutive Cache Miss from DRAM (Normal Mode, TPC = 0, RCD = 0, No Wait)





Figure 9.8 Cache Fill Timing in Case of Consecutive Cache Misses from DRAM (RAS Down Mode, TPC = 0, RCD = 0, No Wait)

9.4.4 Cache Hit after Cache Miss

The first cache hit after a cache miss is regarded as a cache miss, and a cache fill without cycle generation is performed. The next hit operates as a cache hit.

- Address space is divided into five spaces
 A maximum linear 2 Mbytes for on-chip ROM effective mode, and a maximum language 4-Mbyte for on-chip ROM ineffective mode for address space CS0
 A maximum linear 4 Mbytes for each of the address spaces CS1-CS3
 - A maximum linear 16 Mbytes for DRAM dedicated space
 - Bus width can be selected for each space (8, 16, or 32 bits)
 - Wait states can be inserted by software for each space
 - Wait states can be inserted via the \overline{WAIT} pin in external memory spee accesses.
 - Outputs control signals for each space according to the type of memory connecte
 - On-chip ROM and RAM interfaces
 - On-chip RAM access of 32 bits in 1 state
 - On-chip ROM access of 32 bits in 1 state
 - Direct interface to DRAM
 - Multiplexes row/column addresses according to DRAM capacity
 - Supports high-speed page mode and RAS down mode
 - Access control for each type of memory, peripheral LSI
 - Address/data multiplex function
 - Refresh
 - Supports CAS-before-RAS refresh (auto-refresh) and self-refresh
 - Refresh counter can be used as an interval timer
 - Interrupt request generated upon compare match (CMI interrupt request signal)



WCR2: Wait control register 2

BCR1: Bus control register 1 BCR2: Bus control register 2

RTCNT: Refresh timer counter

RTCOR: Refresh timer constant register RTSCR: Refresh timer control/status registe

Figure 10.1 BSC Block Diagram

	WRH	0	Strobe that indicates a write cycle to the 3rd byte (D15–D8) for ordinary space/multiplex I/O. Also output during DRAM access.
	WRL	0	Strobe that indicates a write cycle to the least significant byte (D7–D0) ordinary space/multiplex I/O. Also output during DRAM access.
	RDWR	0	Strobe indicating a write cycle to DRAM (used for DRAM space)
	RAS	0	RAS signal for DRAM (used for DRAM space)
	CASHH	0	CAS signal when accessing the most significant byte (D31–D24) of DR (used for DRAM space)
	CASHL	0	CAS signal when accessing the 2nd byte (D23–D16) of DRAM (used for space)
	CASH	0	CAS signal when accessing the 3rd byte (D15-D8) of DRAM (used for

Strobe that indicates a write cycle to the most significant byte (D31-D2 ordinary space/multiplex I/O. Also output during DRAM access.

Strobe that indicates a write cycle to the 2nd byte (D23-D16) for ordina

CAS signal when accessing the least significant byte (D7-D0) of DRAM

Signal to hold the address during address/data multiplex

space/multiplex I/O. Also output during DRAM access.

output during DRAM access.

WRHH

WRHL

CASL

WAIT

BREQ

BACK

 $\overline{\mathsf{AH}}$

0

0

space)

for DRAM space)

Wait state request signal

Bus release request input

Bus use enable output

0

0

ı

I

0

bus control register 1	DUNI
Bus control register 2	BCR2
Wait state control register 1	WCR1
Wait state control register 2	WCR2
DRAM area control register	DCR
Refresh timer control/status register	RTCSR
Refresh timer counter	RTCNT

166


R
_





N/VV 11200F





11111110020 0, 10

H'FFFF8622 8, 16

H'FFFF862C 8, 16

H'FFFF862E 8, 16

H'FFFF8630 8, 16

Refresh time constant register

R/W H'FFFF

H'000F H'0000

H'FFFF

H'0000

H'0000

H'0000

H'FFFF8626 8, 16 H'FFFF862A 8, 16

R/W R/W

R/W

R/W

R/W

RENESAS

R/W



RTCOR

Not output externally; used to select the type of space
On-chip ROM space or CS space when 00000000 (H'00)
DRAM space when 00000001 (H'01)
Reserved (do not access) when 00000010 to 111111110 (H'02 to H'FE)
On-chip peripheral module space or on-chip RAM space when 11111111

Figure 10.2 Address Format

This LSI uses 32-bit addresses:

Space selection:

- A31–A24 are used to select the type of space and are not output externally.
- Bits A23 and A22 are decoded and output as chip select signals ($\overline{CS0}$ – $\overline{CS3}$) for the corresponding areas when bits A31–A24 are 00000000.
- A21–A0 are output externally.

Table 10.3 shows an address map for on-chip ROM effective mode. Table 10.4 shows a map for on-chip ROM ineffective mode.

H'FFFF8000-H'FFFF87FF
H'FFFF8800-H'FFFFEFFF
H'FFFFF000-H'FFFFFFF

110200000-116666

Reserved

Vesel sea

module

On-chip peripheral

4 kbytes

2 kbytes

8/16

32 bi

F On-chip RAM On-chip RAM Notes: Do not access reserved spaces. Operation cannot be guaranteed if they are access

*1 With the 64-kbyte version of on-chip ROM, the ROM address is H'0000000-

H'0000FFFF, and address H'00010000-H'0003FFFF is reserved space. With the 128-kbyte version of on-chip ROM, the ROM address is H'00000000-

H'0001FFFF, and address H'00020000-H'0003FFFF is reserved space. *2 Selected by on-chip register settings.

*3 Ordinary space: selected by on-chip register settings.

Vesel sen

On-chip peripheral

module

Reserved

Multiplex I/O space: 8/16 bit selected by the A14 bit.

			. • • •		
H'FFFFF000-H'F	FFFFFFF On-chip	RAM On-chi	p RAM	4 kbytes	32 I
Notes: 1. Do no	ot access reserved s	paces. Operation	on cannot be guaran	teed if they	are a
	•	•	an on-chip ROM, on-	chip RAM a	nd o
periph	neral modules are ur	navailable.			

Reserved

*1 Selected by the mode pin:

H'FFFF8800-H'FFFFFFF

- 8/16 bit when 112 pin and 120 pin.
- 16/32 bit when 144 pin.
- *2 Selected by on-chip register settings.
- *3 Ordinary space: selected by on-chip register settings. Multiplex I/O space: 8/16 bit selected by the A14 bit.

module Reserved

10.2 Description of Registers

10.2.1 Bus Control Register 1 (BCR1)

BCR1 is a 16-bit read/write register that enables access to the MTU control register, selemultiplex I/O, and specifies the bus size of the CS spaces. With the 112-pin version (SH7040/SH7042/SH7044), and the 120-pin version (SH7040/SH7042), specify the bus word (16 bits) or less.

Write bits 8–0 of BCR1 during the initialization stage after a power-on reset, and do not the values thereafter. In on-chip ROM effective mode, do not access any of the CS space after completion of register initialization. In on-chip ROM ineffective mode, do not accesspace other than CS0 until after completion of register initialization.

BCR1 is initialized by power-on resets to H'200F, but is not initialized by manual resets software standbys.



- Bits 15, 14, 12–9—Reserved: These bits always read as 0. The write value should alw
 - Bit 13—MTU Read/Write Enable (MTURWE): When this bit is 1, MTU control regis access is enabled. See section 12, Multifunction Timer Pulse Unit (MTU), for details.

Bit 13 (MTURWE)	Description
0	MTU control register access is disabled
1	MTU control register access is enabled (initial value)

Bit 8—Multiplex I/O Enable (IOE): Selects the use of CS3 space as ordinary space or address/data multiplex I/O space. A 0 selects ordinary space and a 1 selects address/d multiplex I/O space. When address/data multiplex I/O space is selected, the address a are multiplexed and output from the data bus. When CS3 space is an address/data multiplexed and output from the data bus. I/O space, bus size is decided by the A14 bit (A14 = 0: 8 bit, A14 = 1: 16 bit).

Description

0	CS3 space is ordinary space (initial value)
1	CS3 space is address/data multiplex I/O space
•	Bit 7—CS3 Space Long Size Specification (A3LG): Specifies the CS3 space bus size

effective only when CS3 space is ordinary space. When CS3 space is an address/data

I/O space, bus size is decided by the A14 bit.

Bit 7 (A3LG)	Description
0	According to the A3SZ bit specified value (initial value)
1	Longword (32 bit) size

Bit 8 (IOE)

•	Bit 4—	-CS0 Space Lo	ong Size	e Specification	(A0LG): Sp	pecifies the CS0	space b	us siz
			_					

Bit 4	(A0LG)	Description
0		According to the A0SZ bit value (initial value)
1		Longword (32 bit) size
Note:		only in on-chip ROM effective mode. When in on-chip ROM incace bus size is specified by the mode pin.

he ac

Rit	t 3 (Δ3S7)	Description	
	multiplex I/O space, but	s size is decided by the A14 bit.	
	0. This is effective only	when CS3 space is ordinary space. When CS3 space	ace is an
•	Bit 3—CS3 Space Size	Specification (A3SZ): Specifies the CS3 space bu	s size wh

1	Word (16 bit) size (initial value)
Note:	This bit is ignored when A3LG = 1; CS3 space bus size becomes longword (32 b
	ordinary space)

Byte (8 bit) size

• Bit 2—CS2 Space Size Specification (A2SZ): Specifies the CS2 space bus size when 0.

Bit 2 (A2SZ)	Description
0	I	Byte (8 bit) size
1	Ĭ	Word (16 bit) size (initial value)
Note:	This bit is ignored wh	ien A2LG = 1; CS2 space bus size becomes longword (32 b

0	Byte (6 bit) size
1	Word (16 bit) size (initial value)

Note: A0SZ is effective only in on-chip ROM effective mode. In on-chip ROM ineffective the CS0 space bus size is specified by the mode pin. However, even in on-chip RO effective mode, this bit is ignored when A0LG = 1; CS0 space bus size becomes to (32 bit).

10.2.2 Bus Control Register 2 (BCR2)

BCR2 is a 16-bit read/write register that specifies the number of idle cycles and CS signa extension of each CS space.

BCR2 is initialized by power-on resets to H'FFFF, but is not initialized by manual resets software standbys.

Bit:	15	14	13	12	11	10	9
	IW31	IW30	IW21	IW20	IW11	IW10	IW01
Initial value:	1	1	1	1	1	1	1
R/W:	R/W						
Bit:	7	6	5	4	3	2	1
	CW3	CW2	CW1	CW0	SW3	SW2	SW1
Initial value:	1	1	1	1	1	1	1
R/W:	R/W						

	1	Inserts one idle cycle after accessi space
	0	Inserts two idle cycles after access space
	1	Inserts three idle cycles after acce space (initial value)
·	·	
it 13 (IW21)	Bit 12 (IW20)	Description
it 13 (IW21)	Bit 12 (IW20)	Description No idle cycle after accessing CS2
it 13 (IW21)	Bit 12 (IW20) 0 1	<u> </u>
it 13 (IW21)	Bit 12 (IW20) 0 1 0	No idle cycle after accessing CS2
it 13 (IW21)	Bit 12 (IW20) 0 1 0 1	No idle cycle after accessing CS2 Inserts one idle cycle

No idle cycle after accessing CS3

No idle cycle after accessing CS1

Inserts three idle cycles (initial value

0

0

1

Bit 10 (IW10)

0

0

1

Bit 11 (IW11)

1



Description

Inserts one idle cycle

Inserts two idle cycles

CW3 specifies the continuous access idles for CS3 space; CW2 specifies the continuous idles for CS2 space; CW1 specifies the continuous access idles for CS1 space and CW specifies the continuous access idles for CS0 space.

Bit 7 (CW3)	Description	
0	No CS3 space continuous access idle cycles	
1	One CS3 space continuous access idle cycle (initial value)	
Bit 6 (CW2)	Description	
0	No CS2 space continuous access idle cycles	
1	One CS2 space continuous access idle cycle (initial value)	
Bit 5 (CW1)	Description	
0	No CS1 space continuous access idle cycles	

	·
1	One CS1 space continuous access idle cycle (initial value)
Bit 4 (CW0)	Description
0	No CS0 space continuous access idle cycles
1	One CS0 space continuous access idle cycle (initial value)

0	No CS2 space CS assert extension		
1	CS2 space CS assert extension (initial value)		
Bit 1 (SW1)	Description		
0	No CS1 space CS assert extension		
1	CS1 space CS assert extension (initial value)		
Bit 0 (SW0)	Description		

No CS0 space CS assert extension

CS0 space CS assert extension (initial value)

Description

ood space oo assert extension (initial value)

10.2.3 Wait Control Register 1 (WCR1)

Bit 2 (SW2)

1

WCR1 is a 16-bit read/write register that specifies the number of wait cycles (0–15) for space.

WCR1 is initialized by power-on resets to H'FFFF, but is not initialized by manual reset software standbys.

waits for CS3 space access.

Bit 15 (W33)	Bit 14 (W32)	Bit 13 (W31)	Bit 12 (W30)	Description
0	0	0	0	No wait (external wait input disabled)
0	0	0	1	1 wait external wait input enabled
	•••			
1	1	1	1	15 wait external wait input enabled (initial value

• Bits 11–8—CS2 Space Wait Specification (W23, W22, W21, W20): Specifies the nur waits for CS2 space access.

Bit 11 (W23)	Bit 10 (W22)	Bit 9 (W21)	Bit 8 (W20)	Description
0	0	0	0	No wait (external wait input disabled)
0	0	0	1	1 wait external wait input enabled
1	1	1	1	15 wait external wait input enabled (initial value

Bit 3 (W03)	Bit 2 (W02)	Bit 1 (W01)	Bit 0 (W00)	Description
0	0	0	0	No wait (external wait input disabled)
0	0	0	1	1 wait external wait input enabled
	•••			
1	1	1	1	15 wait external wait input enabled (initial valu

10.2.4 Wait Control Register 2 (WCR2)

WCR2 is a 16-bit read/write register that specifies the number of access cycles for DRA and CS space for DMA single address mode transfers.

Do not perform any DMA single address transfers before WCR2 is set.

software standbys. Bit: 12 9 15 14 13 11 10 Initial value: 0 0 0 0 0 0 0 R R/W: R R R R R R

WCR2 is initialized by power-on resets to H'000F, but is not initialized by manual reset

Bit:	7	6	5	4	3	2	1
	_	_	DDW1	DDW0	DSW3	DSW2	DSW
Initial value:	0	0	0	0	1	1	1
R/W:	R	R	R/W	R/W	R/W	R/W	R/W



• Bits 3–0—CS Space DMA Single Address Mode Access Wait Specification (DSW3, DSW1, DSW0): Specifies the number of waits for CS space access (0–15) during DM address mode accesses. These bits are independent of the W bits of the WCR1.

Bit 3 (DSW3)	Bit 2 (DSW2)	Bit 1 (DSW1)	Bit 0 (DSW0)	Description
0	0	0	0	No wait (external wait input disabled)
0	0	0	1	1 wait (external wait input enabled)
1	1	1	1	15 wait (external wait input enabled) (initial valu

10.2.5 DRAM Area Control Register (DCR)

address multiplex shifts and the like for DRAM control.

DCR is a 16-bit read/write register that selects the number of waits, operation mode, num

Do not perform any DRAM space accesses before DCR initial settings are completed.

DCR is initialized by power-on resets to H'0000, but is not initialized by manual resets or standbys.

RAS is negated before next assert.		
Bit 15 (TPC)	Description	
0	1.5 cycles (initial value)	
1	2.5 cycles	

• Bit 14—RAS-CAS Delay Cycle Count (RCD): Specifies the number of row address cycles.

Bit 14 (RCD)	Description
0	1 cycle (initial value)
1	2 cycles

Bits 13-12—CAS-Before-RAS Refresh RAS Assert Cycle Count (TRAS1-TRAS0)

the number of RAS assert cycles for CAS before RAS refreshes.

Bit 13 (TRAS1) Bit 12 (TRAS0) Description

0 0 2.5 cycles (initial value)

		2000
0	0	2.5 cycles (initial value)
	1	3.5 cycles
1	0	4.5 cycles
	1	5.5 cycles
·		-

2-cycle (no wait) external wait disabled (initial value
0 1 (4 10) (1 10 11 1
3-cycle (1 wait) external wait disabled
4-cycle (2 wait) external wait enabled
5-cycle (3 wait) external wait enabled

accessing a different external space (CS space) or when doing a DRAM write, after D reads.

Bit 7 (DIW)

Description

0	No idle cycles (initial value)	
1	1 idle cycle	

- Bit 6—Reserved: This bit always reads as 0. The write value should always be 0.
 Bit 5—Burst Enable (BE): Specifies the DRAM operation mode.
- Bit 5 (BE)

 Description

 Burst disabled (initial value)

 DRAM high-speed page mode enabled.
- Bit 4—RAS Down Mode (RASD): Specifies the DRAM operation mode.

Bit 4 (RASD)	Description
0	Access DRAM by RAS up mode (initial value)
1	Access DRAM by RAS down mode

	1	10 bit	
1	0	11 bit	
	1	12 bit	

10.2.6 Refresh Timer Control/Status Register (RTCSR)

RTCSR is a 16-bit read/write register that selects the refresh mode and the clock input to refresh timer counter (RTCNT), and controls compare match interrupts (CMI).

RTCSR is initialized by power-on resets and hardware standbys to H'0000, but is not in manual resets or software standbys.

Bit:	15	14	13	12	11	10	9
	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	_	CMF	CMIE	CKS2	CKS1	CKS0	RFSH
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

• Bits 15-7—Reserved: These bits always read as 0. The write value should always be

• Bit 5—Compare Match Interrupt Enable (CMIE): Enables or disables an interrupt required caused by the CMF bit of the RTCSR when CMF is set to 1.

Bit 5 (CMIE)	Description
0	Disables an interrupt request caused by CMF (initial value)
1	Enables an interrupt request caused by CMF

• Bits 4–2—Clock Select (CKS2–CKS0): Select the clock to input to RTCNT from ameseven types of internal clock obtained from dividing the system clock (φ).

Bit 4 (CKS2)	Bit 3 (CKS1)	Bit 2 (CKS0)	Description
0	0	0	Stops count-up (initial value)
		1	φ/2
	1	0	φ/8
		1	φ/32
1	0	0	φ/128
		1	φ/512
	1	0	φ/2048
		1	ф/4096

• Bit 1—Refresh Control (RFSH): Selects whether to use refresh control for DRAM.

Bit 1 (RFSH)	Description
0	Do not refresh DRAM (initial value)
1	Refresh DRAM
	·

10.2.7 Refresh Timer Counter (RTCNT)

RTCNT is a 16-bit read/write register that is used as an 8-bit up counter for refreshes or interrupt requests.

RTCNT counts up with the clock selected by the CKS2-CKS0 bits of the RTCSR. RTC

can always be read/written by the CPU. When RTCNT matches RTCOR, RTCNT is cle H'0000 and the CMF flag of the RTCSR is set to 1. If the RFSH bit of RTCSR is 1 and bit is 0 at this time, a CAS-before-RAS refresh is performed. Additionally, if the CMIE RTCSR is a 1, a compare match interrupt (CMI) is generated.

Bits 15-8 are reserved and play no part in counter operation. They are always read as 0.

RTCNT is initialized by power-on resets H'0000, but is not initialized by manual resets software standbys.

Bit:	15	14	13	12	11	10	9
	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						

is cleared.

Bits 15–8 are reserved and cannot be used in setting the period. They always read 0.

RTCOR is initialized by power-on resets to H'0000, but is not initialized by manual reset software standbys.

Bit:	15	14	13	12	11	10	9
	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						




Figure 10.3 Basic Timing of Ordinary Space Access

During a read, irrespective of operand size, all bits in the data bus width for the access s (address) are fetched by the LSI on \overline{RD} , using the required byte locations.

During a write, the following signals are associated with transfer of these actual byte loc \overline{WRHH} (bits 31–24), \overline{WRHL} (bits 23–16), \overline{WRH} (bits 15–8), and \overline{WRL} (bits 7–0).




Figure 10.4 Wait Timing of Ordinary Space Access (Software Wait Only)





Figure 10.5 Wait State Timing of Ordinary Space Access (Wait States from Softw 2 State + WAIT Signal)



AMX1			Row Address	Column Address		
	AMX0	Shift Amount	Output Pins	Output Address	Output Address	Οι Pii
0	0	9 bit	A21-A15	A21-A15	A21-A0	A2
			A14-A0	A23-A9		
0	1	10 bit	A21-A14	A21-A14	A21-A0	A2
			A13-A0	A23-A10		
1	0	11 bit	A21-A13	A21-A13	A21-A0	A2
			A12-A0	A23-A11		
1	1	12 bit	A21-A12	A21-A12	A21-A0	A2
			A11-A0	A23-A12		

In addition to ordinary read and write accesses, burst mode access using high speed pagsupported.






Figure 10.7 DRAM Bus Cycle (Normal Mode, TPC = 0, RCD = 0, No Waits




Figure 10.8 DRAM Bus Cycle (Normal Mode, TPC = 0, RCD = 0, One Wa

	Data			 	l I	l I	 	1	_
Read <	\overline{RAS}				 	 	 	 	
	CASx			i !	i 	 		 	
	RDWR			 	 	 <u> </u> 	 	 	
		I	I	I	I	I	l	1	1

Figure 10.9 DRAM Bus Cycle (Normal Mode, TPC = 1, RCD = 1, Two Wait



Figure 10.10 DRAM Bus Cycle (Normal Mode, TPC = 0, RCD = 0, Three W




Figure 10.11 DRAM Bus Cycle (Normal Mode, TPC = 0, RCD= 0, Two Waits + V to \overline{WAIT} Signal)




Figure 10.12 DRAM Bus Cycle (High-Speed Page Mode)

RAS Down Mode: There are some instances where even if burst operation is selected, accesses to DRAM will not occur, but another space will be accessed instead part way to access. In such cases, if the \overline{RAS} signal is maintained at low level during the time the oral is accessed, it is possible to continue burst operation at the time the next DRAM same relia accessed. This is called RAS down mode.

To use RAS down mode, set both the BE and RASD bits of the DCR to 1.

Figures 10.13 and 10.14 show operation in RAS up and down modes.




Figure 10.14 RAS Down Mode

DCR.




Figure 10.15 CAS-Before-RAS Refresh Timing (TRAS1, TRAS0 = 0, 0)




Figure 10.16 Self-Refresh Timing

the bus size becomes 8 bit and addresses and data are input and output through the D7–I When the A14 address bit is 1, the bus size becomes 16 bit and address output and data through the D15–D0 pins. Access for the address/data multiplex I/O space is controlled \overline{AH} , \overline{RD} , and \overline{WRx} signals.

Address/data multiplex I/O space accesses are done after a 3-cycle (fixed) address output ordinary space type access (figure 10.17).




Figure 10.17 Address/Data Multiplex I/O Space Access Timing (No Wait




Figure 10.18 Address/Data Multiplex I/O Space Access Wait State Timing (One S Wait + One External Wait)




Figure 10.19 Wait Timing in Address/Data Multiplex I/O Space when CS Ass Extension is Set

10.6 Waits between Access Cycles

When a read from a slow device is completed, data buffers may not go off in time to preconflicts with the next access. If there is a data conflict during memory access, the probsolved by inserting a wait in the access cycle.

To enable detection of bus cycle starts, waits can be inserted between access cycles duri continuous accesses of the same CS space by negating the \overline{CSn} signal once.

10.6.1 Prevention of Data Bus Conflicts

For the two cases of write cycles after read cycles, and read cycles for a different area at cycles, waits are inserted so that the number of idle cycles specified by the IW31–IW00




Figure 10.20 Idle Cycle Insertion Example

IW31 and IW30 specify the number of idle cycles required after a CS3 space read either other external spaces, or for this LSI, to do write accesses. In the same manner, IW21 and specify the number of idle cycles after a CS2 space read, IW11 and IW10, the number after space read, and IW01 and IW00, the number after a CS0 space read.

DIW specifies the number of idle cycles required, after a DRAM space read either to reac external spaces (CS space), or for this LSI, to do write accesses.

0 to 3 cycles can be specified for CS space, and 0 to 1 cycle for DRAM space.

202




Figure 10.21 Same Space Consecutive Access Idle Cycle Insertion Examp

10.7 Bus Arbitration

The SH7040 series has a bus arbitration function that, when a bus release request is rece an external device, releases the bus to that device. It also has two internal bus masters, the and the DMAC, DTC. The priority ranking for determining bus right transfer between the masters is:

Bus right request from external device > refresh > DTC > DMAC > CPU

However, during a read or write in DMAC dual address mode, a burst transfer, or indire transfer mode operation, the DMAC continues operating even if a DTC request is received.

Through port register settings, \overline{IRQOUT} is asserted to indicate that a CAS-before-RAS request for DRAM has been generated during release of bus rights to an external device






Figure 10.22 Bus Right Release Procedure



Figure 10.23 8-Bit Data Bus Width ROM Connection




Figure 10.24 16-Bit Data Bus Width ROM Connection




Figure 10.25 32-Bit Data Bus Width ROM Connection




Figure 10.26 8-Bit Data Bus Width SRAM Connection



Figure 10.27 16-Bit Data Bus Width SRAM Connection




Figure 10.28 32-Bit Data Bus Width SRAM Connection




Figure 10.30 16-Bit Data Bus Width DRAM Connection




Figure 10.31 32-Bit Data Bus Width DRAM Connection

10.9 On-Chip Peripheral I/O Register Access

On-chip peripheral I/O registers are accessed from the bus state controller, as shown in ta

Table 10.6 On-Chip Peripheral I/O Register Access

On-chip Peripheral Module	SCI	MTU, POE	INTC	PFC, PORT	СМТ	A/D*	UBC	WDT	DMAC	DTC
Connected bus width	8bit	16bit	16bit	16bit	16bit	16bit	16bit	16bit	16bit	16bit
Access cycle	2cyc	2cyc	2cyc	2cyc	2cyc	2сус	Зсус	Зсус	Зсус	Зсус

Note: * A/D of A mask products are accessed in 8-bit width, 3 cyc.

210

bus is flot Released

Figure 10.32 One Bus Cycle

10.10 CPU Operation when Program is in External Memory

In the SH7040 Series, two words (equivalent to two instructions) are normally fetched is instruction fetch. This is also true when the program is located in external memory, irrewhether the external memory bus width is 8 or 16 bits.

If the program counter value immediately after the program branches is an odd-word (2) address, or if the program counter value immediately before the program branches is an (2n) address, the CPU will always fetch 32 bits (equivalent to two instructions) that incl respective word instruction.

1.1.1 Peatures

The DMAC has the following features:

- Four channels
- Four Gbytes of address space in the architecture
- Byte, word, or longword selectable data transfer unit
- 16 Mbytes (16,777,216 transfers, maximum)
- Single or dual address mode. Dual address mode can be direct or indirect address tra
 Single address mode: Either the transfer source or transfer destination (periphera
 - accessed by a DACK signal while the other is accessed by address. One transfer data is transferred in each bus cycle.
 Dual address mode: Both the transfer source and transfer destination are accessed.
 - Dual address mode: Both the transfer source and transfer destination are accessed address. Dual address mode can be direct or indirect address transfer.
 - Direct access: Values set in a DMAC internal register indicate the accessed a both the transfer source and transfer destination. Two bus cycles are required data transfer.
 - Indirect access: The value stored at the location pointed to by the address set DMAC internal transfer source register is used as the address. Operation is of the same as direct access. This function can only be set for channel 3. Four but

mode indirect access can only be set for channel 1. Only direct access is possible for

- are required for one data transfer.

 Channel function: Transfer modes that can be set are different for each channel. (Du
- channels.)
 - Channel 0: Single or dual address mode. External requests are accepted.
 - Channel 1: Single or dual address mode. External requests are accepted.
 - Channel 2: Dual address mode only. Source address reload function operates eve transfer.

- Fixed priority mode: Always fixed
 - Round robin mode: Sets the lowest priority level for the channel that received the request last
- CPU can be interrupted when the specified number of data transfers are complete.




Figure 11.1 DMAC Block Diagram

				external source
1	DMA transfer request	DREQ1	1	DMA transfer request input fro external device to channel 1
	DMA transfer request acknowledge	DACK1	0	DMA transfer strobe output fro channel 1 to external device
	DREQ1 acceptance confirmation	DRAK1	0	Sampling receive acknowledge for DMA transfer request input external source

	DMA channel control register 0	CHCR0	R/W*1	H'00000000	H'FFFF86CC	32 bit
1	DMA source address register 1	SAR1	R/W	Undefined	H'FFFF86D0	32 bit
	DMA destination address register 1	DAR1	R/W	Undefined	H'FFFF86D4	32 bit
	DMA transfer count register 1	DMATCR1	R/W	Undefined	H'FFFF86D8	32 bit
	DMA channel control register 1	CHCR1	R/W*1	H'00000000	H'FFFF86DC	32 bit
2	DMA source address register 2	SAR2	R/W	Undefined	H'FFFF86E0	32 bit
	DMA destination address register 2	DAR2	R/W	Undefined	H'FFFF86E4	32 bit

DMA transfer count DMATCR0 R/W Undefined H'FFFF86C8 32 bit

register 0

- 3					
DMA channel control register 3	CHCR3	R/W*1	H'00000000	H'FFFF86FC	32 bit
Shared DMA operation register	DMAOR	R/W*1	H'0000	H'FFFF86B0	16 bit

Notes: Do not attempt to access an empty address. If an access is attemped, the system operation is not guarenteed. *1 Write 0 after reading 1 in bit 1 of CHCR0-CHCR3 and in bits 1 and 2 of the DN

- clear flags. No other writes are allowed.
- *2 For 16-bit access of SAR0-SAR3, DAR0-DAR3, and CHCR0-CHCR3, the 16 on the side not accessed is held.
- *3 DMATCR has a 24-bit configuration: bits 0-23. Writing to the upper 8 bits (bits is invalid, and these bits always read 0.
- *4 Do not make 32-bit access for DMAOR.

11.2 **Register Descriptions**

register 3

11.2.1 DMA Source Address Registers 0-3 (SAR0-SAR3)

DMA source address registers 0–3 (SAR0–SAR3) are 32-bit read/write registers that spec source address of a DMA transfer. These registers have a count function, and during a DI transfer, they indicate the next source address. In single-address mode, SAR values are ig when a device with DACK has been specified as the transfer source.

Specify a 16-bit or 32-bit boundary address when doing 16-bit or 32-bit data transfers. O cannot be guaranteed on any other addresses.

The initial value after power-on resets or in software standby mode is undefined. These reare not initialized with manual reset.

218



DMA destination address registers 0–3 (DAR0–DAR3) are 32-bit read/write registers the destination address of a DMA transfer. These registers have a count function, and do

the destination address of a DMA transfer. These registers have a count function, and do DMA transfer, they indicate the next destination address. In single-address mode, DAR ignored when a device with DACK has been specified as the transfer destination.

Specify a 16-bit or 32-bit boundary address when doing 16-bit or 32-bit data transfers. Cannot be guaranteed on any other address. The initial value after power-on resets or in standby mode, is undefined. These registers are not initialized with manual reset.

ndby mode, is un	iuciiicu. 1	nese regi	sicis are n	ot minanz	cu wiiii ii	iaiiuai iese	٠.
Bit:	31	30	29	28	27	26	25
Initial value:	_	_	_	_	_	_	_
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	23	22	21			2	1
Initial value:	_	_	_			_	_

R/W

R/W

R/W

R/W:

R/W

R/W

Initial value:	_	_	_	_	_	_	_
R/W:	R	R	R	R	R	R	R
Bit:	23	22	21	20	19	18	17
Initial value:	_	_	_	_	_	_	_
R/W:	R/W						
Bit:	15	14	13	12	11	10	9
Initial value:	_	_	_	_		_	_
R/W:	R/W						
Bit:	7	6	5	4	3	2	1
Initial value:							

R/W

R/W

R/W

R/W:

R/W

R/W

R/W

R/W

Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	_	DS*2	TM	TS1	TS0	IE	TE
Initial value:	_	0	0	0	0	0	0
R/W:	R	(R/W)	R/W	R/W	R/W	R/W	R/(W) *
Notes: *1 TE bit: A	Notes: *1 TE bit: Allows only 0 write after reading 1.						
*2 The DI,	*2 The DI, RO, RL, AM, AL, or DS bit may be absent, depending on the channel					channel	
• Bits 31–21—Reserved bits: Data are 0 when read. The write value always be 0.							
• Bit 20—Direct/l	Indirect (D	I): Specif	ies either	direct add	ress mode	operation	or indire

R

13

SM1

Initial value:

Bit:

R

15

DM1

R

14

DM0

DI*2

0

(R/W)

12

SM0

RO*2

0

(R/W)

11

RS3

RL*2

0

(R/W)

10

RS2

AM*2

0

(R/W)

9

RS1

mode operation for channel 3 source address. This bit is valid only in CHCR3. It alw 0 for CHCR0–CHCR2, and cannot be modified.

Bit 20: DI Description

O Direct access mode operation for channel 3 (initial value)

1 Indirect access mode operation for channel 3

0	Output DRAK with active high (initial value)

0	Output DRAK with active high (initial value)
1	Output DRAK with active low

reads as 0 for CHCR2 and CHCR3, and cannot be modified.

Bit 17—Acknowledge Mode (AM): In dual address mode, selects whether to output I the data write cycle or data read cycle. In single address mode, DACK is always outp irrespective of the setting of this bit. This bit is valid only for CHCR0 and CHCR1. It

Bit 17: AM	Description
0	Outputs DACK during read cycle (initial value)
1	Outputs DACK during write cycle

Bit 16—Acknowledge Level (AL): Specifies whether to set DACK (acknowledge) significant to the set DACK (acknowledg output to active high or active low. This bit is valid only with CHCR0 and CHCR1. It reads as 0 for CHCR2 and CHCR3, and cannot be modified

reads as 0 i	or CHCR2 and CHCR3, and cannot be modified.	
Bit 16: AL	Description	
0	Active high output (initial value)	
1	Active low output	

Bits 13 and 12—Source Address Mode 1, 0 (SM1 and SM0): These bits specify
increment/decrement of the DMA transfer source address. These bit specifications as
when transferring data from an external device to address space in single address moderns.

Bit 13: SM1	Bit 12: SM0	Description
0	0	Source address fixed (initial value)
0	1	Source address incremented (+1 during 8-bit transfeduring 16-bit transfer, +4 during 32-bit transfer)
1	0	Source address decremented (–1 during 8-bit transfer)
1	1	Setting prohibited

(SAR3) the actual storage address of the data you want to transfer as the data storage ad (indirect address).

When the transfer source is specified at an indirect address, specify in source address re

During indirect address mode, SAR3 obeys the SM1/SM0 setting for increment/decrement case, SAR3's increment/decrement is fixed at +4/-4 or 0, irrespective of the transfer dat specified by TS1 and TS0.

0	1	1	0	MTU TGI0A
0	1	1	1	MTU TGI1A
1	0	0	0	MTU TGI2A
1	0	0	1	MTU TGI3A
1	0	1	0	MTU TGI4A
1	0	1	1	A/D ADI*
1	1	0	0	SCI0 TXI0
1	1	0	1	SCI0 RXI0
1	1	1	0	SCI1 TXI1
1	1	1	1	SCI1 RXI1
Notos	· External	roquest d	ocianation	os are valid only for channels 0 and 1. No transfer requ

Notes: External request designations are valid only for channels 0 and 1. No transfer requestources can be set for channels 2 or 3.

- * ADI1 for A mask.
- Bit 7—Reserved bits: Data is 0 when read. The write value always be 0.
- Bit 6—DREQ Select (DS): Sets the sampling method for the DREQ pin in external remode to either low-level detection or falling-edge detection. This bit is valid only with and CHCR1. For CHCR2 and CHCR3, this bit always reads as 0 and cannot be modified Even with channels 0 and 1, when specifying an on-chip peripheral module or auto-rete the transfer request source, this bit setting is ignored. The sampling method is fixed at edge detection in cases other than auto-request.

Bit 6: DS	Description
0	Low-level detection (initial value)
1	Falling-edge detection

Interrupt request not generated after DMATCR-specified trans

Interrupt request enabled on completion of DMATCR specified

Prohibited

(initial value)

1

0

1

1

of transfers
• Bit 1—Transfer End Flag (TE): This bit is set to 1 after the number of data transfers
by the DMATCR. At this time, if the IE bit is set to 1, an interrupt request is generat
If data transfer ends before TE is set to 1 (for example, due to an NMI or address err

clearing of the DE bit or DME bit of the DMAOR) the TE is not set to 1. With this b

data transfer is disabled even if the DE bit is set to 1.				
Bit 1: TE	Description			
0	DMATCR-specified transfer count not ended (initial value)			
	Clear condition: 0 write after TE = 1 read, Power-on reset, st mode			
1	DMATCR specified number of transfers completed			



DMAC Operation Register (DMAOR) 11.2.5

15

R

Bit:

R/W:

The DMAOR is a 16-bit read/write register that specifies the transfer mode of the DMAO

Register values are initialized to 0 during power-on reset or in software standby mode. M reset does not initialize DMAOR.

13

12

R

11

R

10

R/(W)*

9

R/(W)*

	_	_	_	_	_	_	PR1
Initial value:	_	_	_	_	_	_	0
R/W:	R	R	R	R	R	R	R/W
Bit:	7	6	5	4	3	2	1
	_	_	_	_	_	AE	NMIF
Initial value:	_	_	_	_	_	_	0

R Note: * 0 write only is valid after 1 is read at the AE and NMIF bits.

14

• Bits 15–10—Reserved bits: Data are 0 when read. The write value always be 0.

R

226

Bit 2: AE	Description
0	No address error, DMA transfer enabled (initial value)
	Clearing condition: Write AE = 0 after reading AE = 1
1	Address error, DMA transfer disabled
	Setting condition: Address error due to DMAC

CPU cannot write a 1 to the AE bit. Clearing is effected by 0 write after 1 read.

• Bit 1—NMI Flag (NMIF): Indicates input of an NMI. This bit is set irrespective of v DMAC is operating or suspended. If this bit is set during a data transfer, transfers on channels are suspended. The CPU is unable to write a 1 to the NMIF. Clearing is eff 0 write after 1 read.

Bit 1: NMIF	Description
0 No NMI interrupt, DMA transfer enabled (initial value)	
	Clearing condition: Write NMIF = 0 after reading NMIF = 1
1	NMI has occurred, DMC transfer prohibited
	Set condition: NMI interrupt occurrence

When there is a DMA transfer request, the DMAC starts the transfer according to the

predetermined channel priority order; when the transfer end conditions are satisfied, it en transfer. Transfers can be requested in three modes: auto-request, external request, and or peripheral module request. Transfer can be in either the single address mode or the dual a mode, and dual address mode can be either direct or indirect address transfer mode. The l can be either burst or cycle steal.

11.3.1 DMA Transfer Flow

After the DMA source address registers (SAR), DMA destination address registers (DAR transfer count register (DMATCR), DMA channel control registers (CHCR), and DMA cregister (DMAOR) are set to the desired transfer conditions, the DMAC transfers data act to the following procedure:

1. The DMAC checks to see if transfer is enabled (DE = 1, DME = 1, TE = 0, NMIF = 0 AE = 0).

2. When a transfer request comes and transfer has been enabled, the DMAC transfers 1 t

- unit of data (determined by TS0 and TS1 setting). For an auto-request, the transfer be automatically when the DE bit and DME bit are set to 1. The DMATCR value will be decremented by 1 upon each transfer. The actual transfer flows vary by address mode mode.
- 3. When the specified number of transfers have been completed (when DMATCR reach transfer ends normally. If the IE bit of the CHCR is set to 1 at this time, a DEI interru to the CPU.
- 4. When an address error occurs in the DMAC or an NMI interrupt is generated, the transaborted. Transfers are also aborted when the DE bit of the CHCR or the DME bit of the DMAOR are changed to 0.

228




Figure 11.2 DMAC Transfer Flowchart

NMIF and AE bits of DMAOR are all 0).

External Request Mode: In this mode a transfer is performed at the request signal (\overline{DRE} external device. Choose one of the modes shown in table 11.3 according to the application. When this mode is selected, if the DMA transfer is enabled ($\overline{DE} = 1$, $\overline{DME} = 1$, $\overline{TE} = 0$, $\overline{NE} = 0$), a transfer is performed upon a request at the \overline{DREQ} input. Choose to detect \overline{DREQ} either the falling edge or low level of the signal input with the DS bit of CHCR0–CHCR3 is level detection, $\overline{DS} = 1$ is edge detection). The source of the transfer request does not have data transfer source or destination.

Table 11.3 Selecting External Request Modes with the RS Bits

RS3	RS2	RS1	RS0	Address Mode	Source	Destination
0	0	0	0	Dual address mode	Any*	Any*
0	0	1	0	Single address mode	External memory or memory-mapped external device	External dev DACK
0	0	1	1	Single address	External device with	External mer

DACK

memory-map external devi

mode

Note: * External memory, memory-mapped external device, on-chip memory, on-chip pe module (excluding DMAC, DTC, BSC, UBC).

On-Chip Peripheral Module Request Mode: In this mode a transfer is performed at the request signal (interrupt request signal) of an on-chip peripheral module. As indicated in 11.4, there are ten transfer request signals: five from the multifunction timer pulse unit (No which are compare match or input capture interrupts; the receive data full interrupts (RxI)

transmit data empty interrupts (TxI) of the two serial communication interfaces (SCI); an conversion end interrupt (ADI1 for A mask, ADI for others) of the A/D converter. When

1 0	1	0	MTU*2	TGI4A	Any*1	Any*1	Burst/
1 0	1	1	A/D	ADI*5	ADDR*4	Any*1	Burst/
1 1	0	0	SCI0*3 transmit block	TxI0	Any*1	TDR0	Burst/
1 1	0	1	SCI0*3 transmit block	RxI0	RDR0	Any*1	Burst/d
1 1	1	0	SCI1*3 transmit block	Txl1	Any*1	TDR1	Burst/
1 1	1	1	SCI1*3 transmit block	RxI1	RDR1	Any*1	Burst/d
Notes:	*2 M *3 S	eriphei ITU: M ICI0, S	I memory, memory-mapp ral module (excluding DM ultifunction timer pulse ur CI1: Serial communicatio , ADDR1: A/D converter's	IAC, DTC, BSC, I nit. ns interface.		o memory,	on-chi

TGI0A

TGI1A

TGI2A

TGI3A

Any*1

Any*1

Any*1

Any*1

Any*1

Any*1

Any*1

Any*1

Burst/c

Burst/d

Burst/d

Burst/d

enable bit for each module, and output an interrupt signal.

When an on-chip peripheral module's interrupt request signal is used as a DMA transfer

signal, interrupts for the CPU are not generated.

MTU*2

MTU*2

 MTU^{*2}

MTU*2

0

1

0

1

0

0

0 1 1

1 0

1

1 1

0

When a DMA transfer is conducted corresponding with one of the transfer request signa 11.4, it is automatically discontinued. In cycle steal mode this occurs in the first transfer burst mode with the last transfer.

In order to output a transfer request from an on-chip peripheral module, set the relevant

• CH2>CH0>CH1>CH3

These are selected by settings of the PR1 and PR0 bits of the DMA operation register (D

Round Robin Mode: In round robin mode, each time the transfer of one transfer unit (by or long word) ends on a given channel, that channel receives the lowest priority level (fig The priority level in round robin mode immediately after a reset is CH0 > CH1 > CH2 > CH2





Figure 11.3 Round Robin Mode



- 6. When the channel I transfer ends, channel I shifts to the lowest priority level.
 - 7. Channel 3 transfer begins.
 - 8. When the channel 3 transfer ends, channel 3 and channel 2 priority levels are lowered channel 3 the lowest priority.



Figure~11.4~~Example~of~Changes~in~Priority~in~Round~Robin~Mode

Source	External Device with DACK	External Memory	Mapped External Device	On-Chip Memory	On-C Peri _l Mod
External device with DACK	Not available	Single	Single	Not available	Not a
External memory	Single	Dual	Dual	Dual	Dual
Memory-mapped external device	Single	Dual	Dual	Dual	Dual
On-chip memory	Not available	Dual	Dual	Dual	Dual
On-chip peripheral module	Not available	Dual	Dual	Dual	Dual

Notes: 1. Single: Single address mode

Dual: Dual address mode; includes both direct address mode and indirect ad mode.

Momory

11.3.5 Address Modes

Single Address Mode: In the single address mode, both the transfer source and destinate external; one (selectable) is accessed by a DACK signal while the other is accessed by a In this mode, the DMAC performs the DMA transfer in 1 bus cycle by simultaneously of transfer request acknowledge DACK signal to one external device to access it while out address to the other end of the transfer. Figure 11.5 shows an example of a transfer betweeternal memory and an external device with DACK in which the external device output the data bus while that data is written in external memory in the same bus cycle.

· · · · · Data flow

Figure 11.5 Data Flow in Single Address Mode

Two types of transfers are possible in the single address mode: (a) transfers between extendevices with DACK and memory-mapped external devices, and (b) transfers between extendevices with DACK and external memory. The only transfer requests for either of these in external requests (DREQ). Figure 11.6 shows the DMA transfer timing for the single address mode: (a) transfers between extended external requests for either of these in external requests (DREQ).

236




Figure 11.6 Example of DMA Transfer Timing in the Single Address Mo


11.3.6 Dual Address Mode

Dual address mode is used for access of both the transfer source and destination by address rounce and destination can be accessed either internally or externally. Dual add is subdivided into two other modes: direct address transfer mode and indirect address transfer mode.

Direct Address Transfer Mode: Data is read from the transfer source during the data r and written to the transfer destination during the write cycle, so transfer is conducted in cycles. At this time, the transfer data is temporarily stored in the DMAC. With the kind memory transfer shown in figure 11.7, data is read from one of the memories by the DM during a read cycle, then written to the other external memory during the subsequent wr Figure 11.8 shows the timing for this operation.

The SAR value is taken as the address, and data is read from the transfer sou module and stored temporarily in the DMAC.

2nd bus cycle



The DAR value is taken as the address, and data stored in the DMAC's data buffer is written to the transfer destination module.

Figure 11.7 Direct Address Operation during Dual Address Mode





Figure 11.8 Example of Direct Address Transfer Timing in Dual Address M


cycles each need to be doubled, giving a required total of six bus cycles and one NOP cycles operation.

3rd bus cycle



The value in the temporary buffer is taken as the address, and data is read from the transfer source module to the data buffer.

4th bus cycle




The DAR3 value is taken as the address, and the value in the data buffer is written to the transfer destination module.

Note: Memory, transfer source, and transfer destination modules are shown here. In practice, connection can be made anywhere there is address space.

Figure 11.9 Dual Address Mode and Indirect Address Operation (When External Memory Space is 16 bits)





*2 DMAC does not fetch value until 32-bit data is read from the internal data bus.

Figure 11.10 Dual Address Mode and Indirect Address Transfer Timing Exam (External Memory Space to External Memory Space)




Figure 11.11 Dual Address Mode and Indirect Address Transfer Timing Example (On-chip Memory Space to On-chip Memory Space)

Transfer conditions are dual address mode and DREQ level detection.




Figure 11.12 DMA Transfer Example in the Cycle-Steal Mode

Burst Mode: Once the bus right is obtained, the transfer is performed continuously until transfer end condition is satisfied. In the external request mode with low level detection of \overline{DREQ} pin, however, when the \overline{DREQ} pin is driven high, the bus passes to the other bus after the bus cycle of the DMAC that currently has an acknowledged request ends, even i transfer end conditions have not been satisfied.

Figure 11.13 shows an example of DMA transfer timing in the burst mode. Transfer concingle address mode and \overline{DREQ} level detection.




Figure 11.13 DMA Transfer Example in the Burst Mode

244

	peripheral module				
	On-chip peripheral module and on- chip peripheral module	Any*2	B/C*3	8/16/32*4	0
Notes:	*1 External request, auto-request or on- in the case of on-chip peripheral mod A/D converter for the transfer reques	dule request, it		•	
	*2 External request, auto-request or on- if transfer request source is also the transfer source or transfer destination	SCI or A/D cor	nverter (A/D	01 for A mas	k),

source or transfer destination.

*6 B: Burst, C: Cycle steal

External memory and memory-mapped

Memory-mapped external device and

External memory and on-chip memory

Memory-mapped external device and

Memory-mapped external device and

On-chip memory and on-chip memory

memory-mapped external device

External memory and on-chip

on-chip peripheral module

On-chip memory and on-chip

external device

peripheral module

on-chip memory

RENESAS

mask). For A mask, setting A/D0 as the transfer request source is not permitt *3 When the transfer request source is the SCI, only cycle steal mode is possibl *4 Access size permitted by register of on-chip peripheral module that is the trar

*5 When the transfer request is an external request, channels 0 and 1 only can

Anv*1

Any*1

Any*1

Any*2

Any*1

Any*2

Any*1

Anv*2

B/C

B/C

B/C

B/C

B/C*3

B/C

B/C*3

B/C*3

8/16/32

8/16/32

8/16/32

8/16/32

8/16/32*4

8/16/32

8/16/32*4

8/16/32*4

C

C

C

C

C

C

C

C




Figure 11.14 Bus Handling when Multiple Channels Are Operating

11.3.10 Number of Bus Cycle States and DREQ Pin Sample Timing

Number of States in Bus Cycle: The number of states in the bus cycle when the DMAC bus master is controlled by the bus state controller (BSC) just as it is when the CPU is the master. For details, see section 10, Bus State Controller (BSC).

DREQ Pin Sampling Timing and DRAK Signal: In external request mode, the DREQ

sampled by either falling edge or low-level detection. When a DREQ input is detected, a bus cycle is issued and DMA transfer effected, at the earliest, after three states. However, mode when single address operation is specified, a dummy cycle is inserted for the first but In this case, the actual data transfer starts from the second bus cycle. Data is transferred continuously from the second bus cycle. The dummy cycle is not counted in the number of transfer cycles, so there is no need to recognize the dummy cycle when setting the TCR.

DREQ sampling from the second time begins from the start of the transfer one bus cycle the DMAC transfer generated by the previous sampling.

As in figure 11.16, whatever cycle the CPU transfer cycle is, the next sampling begins f start of the transfer one bus cycle before the DMAC transfer begins.

Figure 11.15 shows an example of output during DACK read and figure 11.16 an examp output during DACK write.




Figure 11.15 Cycle Steal, Dual Address, and Level Detection (Fastest Operati




Figure 11.16 Cycle Steal, Dual Address, and Level Detection (Normal Opera

250




Figure 11.17 Cycle Steal, Single Address, and Level Detection (Fastest Opera




Figure 11.18 Cycle Steal, Single Address, and Level Detection (Normal Operation)




Figure 11.19 Burst Mode, Dual Address, and Level Detection (Fastest Operat




Figure 11.20 Burst Mode, Dual Address, and Level Detection (Normal Opera

start of DMAC transfer, in the same way as with cycle steal mode.

As with the fourth sampling in figure 11.21, once DMAC transfer is interrupted, a dumm again inserted at the start as soon as DMAC transfer is resumed.

The DACK output period in burst mode is the same as in cycle steal mode.




Figure 11.21 Burst Mode, Single Address, and Level Detection (Fastest Operation)




Figure 11.22 Burst Mode, Single Address, and Level Detection (Normal Opera




Figure 11.23 Burst Mode, Dual Address, and Edge Detection

260




Figure 11.24 Burst Mode, Single Address and Edge Detection

262




Figure 11.25 Source Address Reload Function




Figure 11.26 Source Address Reload Function Timing Chart



the address reload function, SAR, DAR2, and DMATCR2 settings must be carried out be execution.

11.3.12 DMA Transfer Ending Conditions

The DMA transfer ending conditions vary for individual channels ending and for all char ending together.

Individual Channel Ending Conditions: There are two ending conditions. A transfer end the value of the channel's DMA transfer count register (DMATCR) is 0, or when the DE channel's CHCR is cleared to 0.

- When DMATCR is 0: When the DMATCR value becomes 0 and the corresponding c DMA transfer ends, the transfer end flag bit (TE) is set in the CHCR. If the IE (interruenable) bit has been set, a DMAC interrupt (DEI) is requested of the CPU.
- When DE of CHCR is 0: Software can halt a DMA transfer by clearing the DE bit in channel's CHCR. The TE bit is not set when this happens.

Conditions for Ending All Channels Simultaneously: Transfers on all channels end who NMIF (NMI flag) bit or AE (address error flag) bit is set to 1 in the DMAOR, or when the bit in the DMAOR is cleared to 0.

• When the NMIF or AE bit is set to 1 in DMAOR: When an NMI interrupt or DMAC

error occurs, the NMIF or AE bit is set to 1 in the DMAOR and all channels stop their transfers. The DMAC obtains the bus rights, and if these flags are set to 1 during exect a transfer, DMAC halts operation when the transfer processing currently being execut and transfers the bus right to the other bus master. Consequently, even if the NMIF or are set to 1 during a transfer, the DMA source address register (SAR), designation addregister (DAR), and transfer count register (TCR) are all updated. The TE bit is not se resume the transfers after NMI interrupt or address error processing, clear the appropribit to 0. To avoid restarting a transfer on a particular channel, clear its DE bit to 0.

DMAC is completed in one bus cycle, a longword-size access is automatically divided is word accesses, requiring two bus cycles (six basic clock cycles). These two bus cycles a executed consecutively; a different bus cycle is never inserted between the two word accesses applies to both write accesses and read accesses.

11.4 Examples of Use

Channel priority ranking: 0 > 1 > 2 > 3

11.4.1 Example of DMA Transfer between On-Chip SCI and External Memory

In this example, on-chip serial communication interface channel 0 (SCI0) received data transferred to external memory using the DMAC channel 3.

Table 11.7 indicates the transfer conditions and the setting values of each of the register

Table 11.7 Transfer Conditions and Register Set Values for Transfer between Or SCI and External Memory

Transfer Conditions	Register	Value
Transfer source: RDR0 of on-chip SCI0	SAR3	H'FFFF81 <i>F</i>
Transfer destination: external memory	DAR3	H'0040000
Transfer count: 64 times	DMATCR3	H'0000004
Transfer source address: fixed	CHCR3	H'00004D0
Transfer destination address: incremented		
Transfer request source: SCI0 (RDR0)		
Bus mode: cycle steal		
Transfer unit: byte		
Interrupt request generation at end of transfer		



DMAOR

H'0001

Transfer source: external RAM	SAR1
Transfer destination: external device with DACK	DAR1
Transfer count: 32 times	DMATCR1
Transfer source address: decremented	CHCR1
Transfer destination address: (setting ineffective)	_
Transfer request source: external pin (DREQ1) edge detection	_
Bus mode: burst	_

H100400000 (access by D H'00000020 H'00002269

H'0201

No interrupt request generation at end of transfer Channel priority ranking: 2 > 0 > 1 > 3

Transfer unit: word

11.4.3 Example of DMA Transfer between A/D Converter and On-Chip Memory (Address Reload On) (Excluding A Mask)

DMAOR

In this example, the on-chip A/D converter channel 0 is the transfer source and on-chip m the transfer destination, and the address reload function is on.

Table 11.9 indicates the transfer conditions and the setting values of each of the registers.

Transfer arms by to		
Interrupt request generation at end of transfer		
Channel priority ranking: 0 > 2 > 3 > 1	DMAOR	H'0101

When address reload is on, the SAR value returns to its initially established value every transfers. In the above example, when a transfer request is input from the A/D converter size data is first read in from the H'FFFF83F0 register of AD0 and that data is written to chip memory address H'FFFFF001. Because a byte size transfer was performed, the SA DAR values at this point are H'FFFF83F1 and H'FFFFF001, respectively. Also, because burst transfer, the bus rights remain secured, so continuous data transfer is possible.

H'FFFF83F5 and so on. However, when the address reload is on, the DMAC transfer is upon completion of the fourth one and the bus right request signal to the CPU is cleared time, the value stored in SAR is not H'FFFF83F3–H'FFFF83F4, but H'FFFF83F3–H'FF return to the initially established address. The DAR value always continues to be decreated address of whether the address reload is on or off.

When four transfers are completed, if the address reload is off, execution continues with and sixth transfers and the SAR value continues to increment from H'FFFF83F3 to H'FF

The DMAC internal status, due to the above operation after completion of the fourth traindicated in table 11.10 for both address reload on and off.

- 2. If transfer request source flag clears are executed until the DMATCR value between available of whether the address relead is an executed.
 - they are executed regardless of whether the address reload is on or off.
 - Designate burst mode when using the address reload function. There are case abnormal operation will result if it is executed in cycle steal mode.
 - 4. Designate a multiple of four for the TCR value when using the address reload There are cases where abnormal operation will result if anything else is design

To execute transfers after the fifth one when the address reload is on, make the transfer resource issue another transfer request signal.

11.4.4 Example of DMA Transfer between A/D Converter and Internal Memor

1.4.4 Example of DMA Transfer between A/D Converter and Internal Memory Reload On) (A Mask)

In this example the on-chip A/D converter (A/D1) is the transfer source and the internal r the transfer destination, and the address reload on.

Table 11.11 indicates the transfer conditions and the setting values of each of the register

Transier unit. byte		
Interrupt request generated at end of transfer		
Channel priority sequence: 0>2>3>1	DMAOR	H'0101

When address reload is on, the SAR value returns to its initially established value every transfers. In the above example, when a transfer request is input from the A/D converter the byte size data is first read in from the H'FFFF8408 register and that data is written to chip memory address H'FFFFF001. Because a byte size transfer was performed, the SA DAR values at this point are H'FFFF8409 and H'FFFFF001, respectively. Also, because burst transfer, the bus rights remain secured, so continuous data transfer is possible.

When four transfers are completed, if the address reload is off, execution continues with and sixth transfers and the SAR value continues to increment from H'FFFF840B to H'FI to H'FFFF840D and so on. However, when the address reload is on, the DMAC transfer upon completion of the fourth transfer and the bus right request signal to the CPU is clethis time, the values stored in SAR are not H'FFFF840B-H'FFFF840C, but H'FFFF840I H'FFFF840B, a return to the initially established address. The DAR value always contin

The DMAC internal status, due to the above operation after completion of the fourth traindicated in table 11.12 for both address reload on and off.

decremented regardless of whether the address reload is on or off.

- 2. If transfer request source flag clears are executed until the DMATCR value be
 - they are executed regardless of whether the address reload is on or off.
 - 3. Designate burst mode when using the address reload function. There are case abnormal operation will result if it is executed in cycle steal mode.
 - 4. Designate a multiple of four for the TCR value when using the address reload There are cases where abnormal operation will result if anything else is design

To execute more than four transfers with the address reload on, make the transfer request issue another transfer request signal.

11.4.5 Example of DMA Transfer between External Memory and SCI1 Send Side (Indirect Address On)

In this example, DMAC channel 3 is used, an indirect address designated external memory transfer source and the SCI1 sending side is the transfer destination.

Table 11.13 indicates the transfer conditions and the setting values of each of the register

Transfer request source: SCI1 (TDR1)
Bus mode: cycle steal
Transfer unit: byte
Interrupt request not generated at end of transfer
Channel priority ranking: 0 > 1 > 2 > 3

designated by DAR3 to complete one indirect address transfer.

When indirect address mode is on, the data stored in the address established in SAR is not the transfer source data. In the case of indirect addressing, the value stored in the SAR at read, then that value is used as the address and the data read from that address is used as transfer source data, then that data is stored in the address designated by the DAR.

DMAOR

H'0001

In the table 11.13 example, when a transfer request from the TDR1 of SCI1 is generated the address located at H'00400000, which is the value set in SAR3, is performed first. T H'00450000 is stored at this H'00400000 address, and the DMAC first reads this H'0045 value. It then uses this read value of H'00450000 as an address and reads the value of H stored in the H'00450000 address. It then writes the value H'55 to the address H'FFFF81

With indirect addressing, the first executed data read from the address established in SA results in a longword size transfer regardless of the TS0, TS1 bit designations for transfer size. However, the transfer source address fixed and increment or decrement designation according to the SM0, SM1 bits. Consequently, despite the fact that the transfer data size designation is byte in this example, the SAR3 value at the end of one transfer is H'00400 write operation is exactly the same as an ordinary dual address transfer write operation.

- instances where abnormal operation will result if any other registers are established la 7. After the DMATCR count becomes 0 and the DMA transfer ends normally, always w
 - the DMATCR, even when executing the maximum number of transfers on the same c There are instances where abnormal operation will result if this is not done.
 - 8. Designate burst mode as the transfer mode when using the address reload function. The instances where abnormal operation will result in cycle steal mode.
 - 9. Designate a multiple of four for the DMATCR value when using the address reload fu
 - There are instances where abnormal operation will result if anything else is designated 10. When detecting external requests by falling edge, maintain the external request pin at
 - level when performing the DMAC establishment.
 - 11. When operating in single address mode, establish an external address as the address. instances where abnormal operation will result if an internal address is established.
 - 12. Do not access DMAC register empty addresses (H'FFFF86B2–H'FFFF86BF). Operat cannot be guaranteed when empty addresses are accessed.

chamicis I and 2 that can be set to function independently as output compare of inpu The channel 0, 3, and 4 TGRC and TGRD registers can be used as buffer registers.

- Can select eight counter input clock sources for all channels
 - All channels can be set for the following operating modes:
 - Compare match waveform output: 0 output/1 output/toggle output selectable.
 - Input capture function: Selectable rising edge, falling edge, or both rising and fal
 - detection. — Counter clearing function: Counters can be cleared by a compare-match or input
 - Synchronizing mode: Two or more timer counters (TCNT) can be written to simultaneously. Two or more timer counters can be simultaneously cleared by a
 - match or input capture. Counter synchronization functions enable synchronized in input/output.

0–2 set to PWM mode 2, channels 3–4, and channels 0–4 synchronized with TG

- PWM mode: PWM output can be provided with any duty cycle. When combined counter synchronizing function, enables up to twelve-phase PWM output. (With
- channel 3 as the sync register (channels 0–4 phase output: 4, 2, 2, 2, 2).) • Channels 0, 3, and 4 can be set for buffer operation

comparator type six-phase PWM waveform can be output.

- Input capture register double buffer configuration possible Output compare register automatic re-write possible
- Channels 1 and 2 can be independently set to the phase counting mode
- Two-phase encoder pulse up/down count possible
- Cascade connection operation
- overflow/underflow Channels 3 and 4 can be set in the following modes:
- Reset-synchronized PWM mode: By combining channels 3 and 4, a sawtooth wa
 - RENESAS

— Can be operated as a 32-bit counter by using the channel 2 input clock for channel


— Channels 0–4 compare-match/input capture signals can be used as A/D converter conversion start triggers.

		TIOC0B	TIOC1B	TIOC2B	TIOC3B	TIO
		TIOC0C			TIOC3C	TIO
		TIOC0D			TIOC3D	TIO
Counter clear function	r	•	•	TGR compare- match or input capture	•	
Compare	0	Yes	Yes	Yes	Yes	Yes
match output	1	Yes	Yes	Yes	Yes	Yes
	Toggle	Yes	Yes	Yes	Yes	Yes
Input capture function		Yes	Yes	Yes	Yes	Yes
Synchronization		Yes	Yes	Yes	Yes	Yes
Buffer operation		Yes	No	No	Yes	No
PWM mode 1		Yes	Yes	Yes	Yes	Yes
PWM mode 2	2	Yes	Yes	Yes	No	No
Phase counting mode	ng	No	Yes	Yes	No	No
Reset-synchr PWM mode	onized	No	No	No	Yes	Yes
Complementa PWM mode	ary	No	No	No	Yes	Yes
DMAC activa	tion	TGR0A compare match or input capture	TGR1A compare match or input capture	TGR2A compare match or input capture	TGR3A compare match or input capture	TGR pare inpu

capture 0A	capture 1A	capture 2A	capture 3A	captu
Compare match/input capture 0B	Compare match/input capture 1B	Compare match/input capture 2B	Compare match/input capture 3B	Comp match captu
Compare match/input capture 0C	Overflow	Overflow	Compare match/input capture 3C	Comp match captu
Compare match/input capture 0D	Underflow	Underflow	Compare match/input capture 3D	Comp match captu
Overflow			Overflow	Overf

12.1.2 Block Diagram

Figure 12.1 is the block diagram of the MTU.



12.1 WITU Block Diagram

				phase counting mode)
0	Input capture/output compare-match 0/	TIOC0A	I/O	TGR0A input capture input/output compare output/PWM output pin
	Input capture/output compare-match 0E	TIOC0B	I/O	TGR0B input capture input/output compare output/PWM output pin
	Input capture/output compare-match 00	TIOCOC	I/O	TGR0C input capture input/output compare output/PWM output pin
	Input capture/output compare-match 0I	TIOC0D	I/O	TGR0D input capture input/output compare output/PWM output pin
1	Input capture/output compare-match 1/	TIOC1A	I/O	TGR1A input capture input/output compare output/PWM output pin
	Input capture/output compare-match 1E	TIOC1B	I/O	TGR1B input capture input/output compare output/PWM output pin
2	Input capture/output compare-match 2/	TIOC2A	I/O	TGR2A input capture input/output compare output/PWM output pin
	Input capture/output	TIOC2B	I/O	TGR2B input capture input/output compare output/PWM output pin

Clock D input pin (B-phase input pin in cha

phase counting mode)

Clock input D

capture/output compare-match 2B

TCLKD

278

	Input capture/output	TIOC3D	I/O	TGR3D input capture input/output compar pin
	compare-match 3I)		In complementary PWM/reset synchronou mode, PWM output/U phase output pin
4	Input capture/output	TIOC4A	I/O	TGR4A input capture input/output compar output/PWM output pin
	compare-match 4A	4		In complementary PWM/reset synchronou mode, PWM output/V phase output pin
	Input capture/output	TIOC4B	I/O	TGR4B input capture input/output compar pin
	compare-match 4E	3		In complementary PWM/reset synchronou mode, PWM output/W phase output pin
	Input capture/output	TIOC4C	I/O	TGR4C input capture input/output compare output/PWM output pin
	compare-match 40	3		In complementary PWM/reset synchronou mode, PWM output/V phase output pin
	Input capture/output	TIOC4D	I/O	TGR4D input capture input/output compar pin
	compare-match 4[)		In complementary PWM/reset synchronou mode, PWM output/W phase output pin
Note: T	The TIOC pins outpu	t undefined	value	s when they are set to input capture and tir

mode

In complementary PWM/reset synchronou

compare-match 3C

by the pin function controller (PFC).

	Timer I/O control register 0L	TIOR0L	R/W	H'00	H'FFFF8263	
	Timer interrupt enable register 0	TIER0	R/W	H'40	H'FFFF8264	_
	Timer status register 0	TSR0	R/(W)*2	H'C0	H'FFFF8265	_
	Timer counter 0	TCNT0	R/W	H'0000	H'FFFF8266	16,
	General register 0A	TGR0A	R/W	H'FFFF	H'FFFF8268	_
	General register 0B	TGR0B	R/W	H'FFFF	H'FFFF826A	_
	General register 0C	TGR0C	R/W	H'FFFF	H'FFFF826C	_
	General register 0D	TGR0D	R/W	H'FFFF	H'FFFF826E	_
1	Timer control register 1	TCR1	R/W	H'00	H'FFFF8280	8, 1
	Timer mode register 1	TMDR1	R/W	H'C0	H'FFFF8281	
	Timer I/O control register 1	TIOR1	R/W	H'00	H'FFFF8282	_
	Timer interrupt enable register 1	TIER1	R/W	H'40	H'FFFF8284	_
	Timer status register 1	TSR1	R/(W)*2	H'C0	H'FFFF8285	_
	Timer counter 1	TCNT1	R/W	H'0000	H'FFFF8286	16,
	General register 1A	TGR1A	R/W	H'FFFF	H'FFFF8288	_

TGR1B

Tiller 1/O contitor register of the North N/W

280

General register 1B

R/W

H'FFFF

H'FFFF828A

	Timer mode register 3	TMDR3	R/W*3	H'C0	H'FFFF8202	
	Timer I/O control register 3H	TIOR3H	R/W*3	H'00	H'FFFF8204	
	Timer I/O control register 3L	TIOR3L	R/W*3	H'00	H'FFFF8205	
	Timer interrupt enable register 3	TIER3	R/W*3	H'40	H'FFFF8208	-
	Timer status register 3	TSR3	R/(W)*2	H'C0	H'FFFF822C	8, 1
	Timer counter 3	TCNT3	R/W*3	H'0000	H'FFFF8210	16,
	General register 3A	TGR3A	R/W*3	H'FFFF	H'FFFF8218	
	General register 3B	TGR3B	R/W*3	H'FFFF	H'FFFF821A	
	General register 3C	TGR3C	R/W	H'FFFF	H'FFFF8224	16,
	General register 3D	TGR3D	R/W	H'FFFF	H'FFFF8226	
4	Timer control register 4	TCR4	R/W*3	H'00	H'FFFF8201	8, 1
	Timer mode register 4	TMDR4	R/W*3	H'C0	H'FFFF8203	
	Timer I/O control register 4H	TIOR4H	R/W*3	H'00	H'FFFF8206	
	Timer I/O control register 4L	TIOR4L	R/W*3	H'00	H'FFFF8207	
	Timer interrupt enable register 4	TIER4	R/W*3	H'40	H'FFFF8209	

TSR4

TGR2B

TCR3

R/W

R/W*3

H'FFFF

H'00

H'FFFF82AA

H'FFFF8200

H'FFFF822D

8,

8,

General register 2B

Timer control register 3

Timer status register 4

3

R/(W)*2 H'C0

ilmer gate control register	IGCR	R/W °	H.80	HTFFF820D
Timer cycle data register	TCDR	R/W*3	H'FFFF	H'FFFF8214
Timer dead time data register	TDDR	R/W*3	H'FFFF	H'FFFF8216

TCNTS

R

cleared, access becomes impossible (undefined read/write disabled).

R/W

H'0000

H'FFFF

16, 3

16, 3

H'FFFF8220

H'FFFF8222

TCBR Notes: *1 16-bit registers (TCNT, TGR) cannot be read or written in 8-bit units.

Timer subcounter

Timer cycle buffer register

^{*2} Write 0 to clear flags. *3 If the MTURWE bit of bus control register 1 (BCR) in the bus state controller (BCR)

Initial value:	0	0	0	0	0	0	0
R/W:	R/W						

Channels 1, 2: TCR1, TCR2:

Bit:	7	6	5	4	3	2	1
	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

• Bits 7–5—Counter Clear 2, 1, 0 (CCLR2, CCLR1, CCLR0): Select the counter clear the TCNT counter.

	Synchronizing clear: TCNT is cleared in synchronization with other channel counters operating in sync*1

Notes: *1 Setting the SYNC bit of the TSYR to 1 sets the synchronization.

Bit 5:

CCLR0

*2 When TGRC or TGRD are functioning as buffer registers, TCNT is not cleared the buffer registers have priority and compare-match/input captures do not occ

Channels 1, 2:

Reserved*1 CCLR1

Bit 6:

Bit 7:

0	0	0	TCNT clear disabled (initial value)				
		1	TCNT is cleared by TGRA compare-match or input of				
	1	0	TCNT is cleared by TGRB compare-match or input of				
		1	Synchronizing clear: TCNT is cleared in synchroniza clear of other channel counters operating in sync*2				

Description

Notes: *1 The bit 7 of channels 1 and 2 is reserved. It always reads 0, and cannot be mo *2 Setting the SYNC bit of the TSYR to 1 sets the synchronization.

• Bits 4–3—Clock Edge 1, 0 (CKEG1 and CKEG0): CKEG1 and CKEG0 select the input edges. When counting is done on both edges of the internal clock the input clock freq becomes 1/2 (Example: both edges of $\phi/4$ = rising edge of $\phi/2$). When phase count moused with channels 1, 2, these settings are ignored, as the phase count mode settings h

priority.

12.4 shows the possible settings for each channel.

Table 12.4 MTU Clock Sources

	Inter	nal C	lock			Other Channel	External Clock			
Chan- nel	φ/1	φ/4	φ/ 16	φ/ 64	φ/ 256	φ/ 1024	Overflow/ Underflow	TCL KA	TCL KB	TC KC
0	0	0	0	0	Χ	Χ	X	0	0	0
1	0	0	0	0	0	Χ	0	0	0	X
2	0	0	0	0	Х	0	X	0	0	0
3	0	0	0	0	0	0	X	0	0	X
4	0	0	0	0	0	0	X	0	0	Х

4 O O O O O O X

Note: Symbols: O: Setting possible X: Setting not possible

Channel 0:

Bit 2: TPSC2	Bit 1: TPSC1	Bit 0: TPSC0	Description
0 0 0 Internal clock: count with φ/		0	Internal clock: count with φ/1 (initial value)
		1	Internal clock: count with φ/4
	1	0	Internal clock: count with φ/16
		1	Internal clock: count with φ/64
1	0	0	External clock: count with the TCLKA pin input
		1	External clock: count with the TCLKB pin input
	1	0	External clock: count with the TCLKC pin input
		1	External clock: count with the TCLKD pin input

Note: These settings are ineffective when channel 1 is in phase counting mode.

Channel 2:

Bit 2: TPSC2	Bit 1: TPSC1	Bit 0: TPSC0	Description
0	0	0	Internal clock: count with φ/1 (initial value)
		1	Internal clock: count with φ/4
	1	0	Internal clock: count with φ/16
		1	Internal clock: count with \$\phi/64\$
1	0	0	External clock: count with the TCLKA pin input
		1	External clock: count with the TCLKB pin input
	1	0	External clock: count with the TCLKC pin input
		1	Internal clock: count with $\phi/1024$

Note: These settings are ineffective when channel 2 is in phase counting mode.

External clock, count with the TCERD pin inpo

Channel 4:

Bit 2: TPSC2	Bit 1: TPSC1	Bit 0: TPSC0	Description
0	0	0	Internal clock: count with φ/1 (initial value)
		1	Internal clock: count with φ/4
	1	0	Internal clock: count with φ/16
		1	Internal clock: count with φ/64
1	0	0	Internal clock: count with φ/256
		1	Internal clock: count with φ/1024
	1	0	External clock: count with the TCLKA pin input
		1	External clock: count with the TCLKB pin input

Channels 1, 2: TMDR1, TMDR2:

Bit:	7	6	5	4	3	2	1
	_	_	_	_	MD3	MD2	MD1
Initial value:	1	1	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W

- Bits 7, 6—Reserved: These bits are reserved. They always read as 1, and cannot be m
- Bit 5—Buffer Operation B (BFB): Designates whether to use the TGRB register for no operation, or buffer operation in combination with the TGRD register. When using TG buffer register, no TGRD register input capture/output compares are generated.

This bit is reserved in channels 1 and 2, which have no TGRD registers. It is always r and cannot be modified.

Bit 5: BFB	Description
0	TGRB operates normally (initial value)
1	TGRB and TGRD buffer operation

		1	0	Reserved (do not set)
			1	Reserved (do not set)
	1	0	0	Reserved (do not set)
			1	Complementary PWM mode 1 (transmit at peak)*3
		1	0	Complementary PWM mode 2 (transmit at valley)*3
			1	Complementary PWM mode 3 (transmit at peak an
Notes:	*1 PW	M mode 2	can not be	e set for channels 3, 4.
	*2 Pha	se measu	rement mo	ode can not be set for channels 0, 3, 4.
		-		M mode, complementary PWM mode can only be set el 3 is set to reset synchronous PWM mode or compl

mode can not be set for channels 0, 1, 2.

BIT 3:

MD3

0

1

BIT Z:

MD2

0

1

0

BIT 1:

MD1

0

1

0

1

0

BIT U:

Description

PWM mode 1 PWM mode 2*1

Normal operation (initial value)

Reserved (do not set)

Phase counting mode 1*2

Phase counting mode 2*2

Phase counting mode 3*2

Phase counting mode 4*2

Reserved (do not set)

Reset synchronous PWM mode*3

M_D0

0

1

0

1

0

1

0

1

0 1

RENESAS

PWM mode, the channel 4 settings become ineffective and automatically con channel 3 settings. However, do not set channel 4 to reset synchronous PWM complementary PWM mode. Reset synchronous PWM mode and complementary R/W: R/W R/W R/W R/W R/W

- Bits 7–4—I/O Control B3–B0 (IOB3–IOB0): These bits set the TGRB register function
- Bits 3–0—I/O Control A3–B0 (IOA3–IOA0): These bits set the TGRA register functi

Channels 0, 3, 4: TIOR0L, TIOR3L, TIOR4L:

Bit:	7	6	5	4	3	2	1
	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						

Note: When the TGRC or TGRD registers are set for buffer operation, these settings become ineffective and the operation is as a buffer register.

- Bits 7–4—I/O Control D3–D0 (IOD3–IOD0): These bits set the TGRD register function
- Bits 3–0—I/O Control C3–C0 (IOC3–IOC0): These bits set the TGRC register function

		1	0		output	Output 1 on compare-m
			1		is 1	Toggle output on compa
1	0	0	0	TGR0B	Capture	Input capture on rising e
			1	is an	input source	Input capture on falling
		1	0	input	is the	Input capture on both ed
			1	capture	TIOC0B pin	
	1	0	0	register	Capture	Input capture
			1		input source	on TCNT1
		1	0		is channel 1/	count up/count down
			1		count clock	

					13 1	roggie output on compa
1	0	0	0	TGR0A	Capture	Input capture on rising e
			1	is an	input source	Input capture on falling e
		1	0	input	is the	Input capture on both ed
			1	capture	TIOC0A pin	
	1	0	0	register	Capture	Input capture
			1		input source	on TCNT1
		1	0		is channel 1/	count up/count down
			1		count clock	

	1	0		output	Output 1 on compare-m
		1		is 1	Toggle output on compa
0	0	0	TGR0D	Capture	Input capture on rising e
		1	is an	input source	Input capture on falling
	1	0	input	is the	Input capture on both ed
		1	capture	TIOC0D pin	
1	0	0	register	Capture	Input capture
		1		input source	on TCNT1
	1	0		is channel 1/	count up/count down

1

Note: When the BFB bit of TMDR0 is set to 1 and TGR0D is being used as a buffer reg settings become ineffective and input capture/output compares do not occur.



0	0	0	TGR0C	Capture	Input capture on rising ed
		1	is an	input source	Input capture on falling ed
	1	0	input	is the	Input capture on both edg
		1	capture	TIOC0C pin	
1	0	0	register	Capture	Input capture
		1	_	input source	on TCNT1
	1	0	_	is channel 1/	count up/count down
		1	_	count clock	

roggie output on compar

Note: When the BFA bit of TMDR0 is set to 1 and TGR0C is being used as a buffer regis settings become ineffective and input capture/output compares do not occur.

		1	0		output	Output 1 on compare-m
			1		is 1	Toggle output on compa
1	0	0	0	TGR1B	Capture	Input capture on rising of
			1	is an	input source	Input capture on falling
		1	0	input	is the	Input capture on both e
			1	capture	TIOC1B pin	
	1	0	0	register	Capture input	Input capture
			1		source TGR0C	on channel TGR0C
		1	0		compare/match	compare-match/input
			1		input capture	capture generation

1	0	0	0	TGR1A	Capture	Input capture on rising ed
			1	is an	input source	Input capture on falling e
		1	0	input	is the	Input capture on both ed
			1	capture	TIOC1A pin	
	1	0	0	register	Capture input	Input capture
			1	_	source is TGR0A	on channel 0/TGR0A
		1	0	_	compare- match/input	compare-match/input cap generation
			1	_	capture	
			1		capture	

	1	0		output	Output 1 on compare-m
		1		is 1	Toggle output on compa
0	0	0	TGR2B	Capture	Input capture on rising e
		1	is an	input source	Input capture on falling
	1	0	input	is the	Input capture on both ed
		1	capture	TIOC2B pin	
1	0	0	register		Input capture on rising e
		1			Input capture on falling
	1	0			Input capture on both ed

0	0	0	TGR2A	Capture	Input capture on rising ed
		1	is an	input source	Input capture on falling e
	1	0	input	is the	Input capture on both edg
		1	capture	TIOC2A pin	
1	0	0	register		Input capture on rising ed
		1			Input capture on falling e
	1	0			Input capture on both edg
		1			

roggie output on compai

298

	1	0		output	Output 1 on compare-m
		1		is 1	Toggle output on compa
0	0	0	TGR3B	Capture	Input capture on rising e
		1	is an	input source	Input capture on falling
	1	0	input	is the	Input capture on both ed
		1	capture	TIOC3B pin	
1	0	0	register		Input capture on rising e
		1			Input capture on falling
	1	0			Input capture on both ed
		1			

1

					00 1
0	0	0	TGR3A	Capture	Input capture on rising ed
		1	is an	input source	Input capture on falling e
	1	0	input	is the	Input capture on both edg
		1	capture	TIOC3A pin	
1	0	0	register		Input capture on rising ed
		1			Input capture on falling e
	1	0			Input capture on both edg
		1			

roggie output on compai

		1	_	is 1	Toggle output on compa
0	0	0	TGR3D	Capture	Input capture on rising e
		1	is an	input source	Input capture on falling
	1	0	input	is the	Input capture on both ed
		1	 capture	TIOC3D pin	
1	0	0	 register		Input capture on rising e
		1	_		Input capture on falling
	1	0	_		Input capture on both ed
			_		

output

1

1

0

Output 1 on compare-m

Note: When the BFB bit of TMDR3 is set to 1 and TGR3D is being used as a buffer reg settings become ineffective and input capture/output compares do not occur.



			1	is an	input source	Input capture on falling ed
		1	0	input	is the	Input capture on both edg
			1	capture	TIOC3C pin	
	1	0	0	register		Input capture on rising ed
			1	_		Input capture on falling ed
		1	0			Input capture on both edg
			1			
:	When	the BFA	bit of T	MDR3 is set	to 1 and TGR3C is	being used as a buffer regis

Capture

TGR3C

0

roggie output on compar

Input capture on rising ed

Note: When the BFA bit of TMDR3 is set to 1 and TGR3C is being used as a buffer regis settings become ineffective and input capture/output compares do not occur.

302

	1	0		output	Output 1 on compare-m
		1		is 1	Toggle output on compa
0	0	0	TGR4B	Capture	Input capture on rising e
		1	is an	input source	Input capture on falling
	1	0	input	is the	Input capture on both ed
		1	capture	TIOC4B pin	
1	0	0	register		Input capture on rising e
		1			Input capture on falling
	1	0			Input capture on both ed

0	0	0	TGR4A	Capture	Input capture on rising ed
		1	is an	input source	Input capture on falling ed
	1	0	input	is the	Input capture on both edg
		1	capture	TIOC4A pin	
1	0	0	register		Input capture on rising ed
		1			Input capture on falling e
	1	0			Input capture on both edg
		1			

roggie output on compai

		1		is 1	Toggle output on compa
0	0	0	TGR4D	Capture	Input capture on rising e
		1	is an	input source	Input capture on falling
	1	0	input	is the	Input capture on both ed
		1	 capture	TIOC4D pin	
1	0	0	register		Input capture on rising e
		1	_		Input capture on falling
	1	0	_		Input capture on both ed

output

Output 1 on compare-m

1

1

0

Note: When the BFB bit of TMDR4 is set to 1 and TGR4D is being used as a buffer reg settings become ineffective and input capture/output compares do not occur.

			1	is an	input source	Input capture on falling ed
		1	0	input	is the	Input capture on both edg
			1	capture	TIOC4C pin	
	1	0	0	register		Input capture on rising ed
			1			Input capture on falling ed
		1	0			Input capture on both edg
			1			
Note:	Wher	n the BF	A bit of	TMDR4 is set	to 1 and TGR4C is	s being used as a buffer regis

settings become ineffective and input capture/output compares do not occur.

5

0

R

4

TCIEV

0

R/W

3

TGIED

0

R/W

2

TGIEC

0

R/W

1

TGIEB

0

R/W

Capture

TGR4C

roggie output on compai

Input capture on rising ed

6

1

R

12.2.4 **Timer Interrupt Enable Register (TIER)**

The TIER is an 8-bit register that controls the enable/disable of interrupt requests for each The MTU has five TIER registers, one each for channel. TIER is initialized to H'40 by a

0

R/W

Channel 0: TIER0:

by standby mode.

Bit:	7
	TTGE

Initial value:

R/W:

1

0

0

0

•	Bit 7—A/D Conversion Start Request Enable (TTGE): Enables or disables generation

R

R/W

R/W

R

R/W:

R/W

R/W

R/W

Bit 7—A/D Conversion Start Request Enable (TTGE): Enables or disables generation
 A/D conversion start request by a TGRA register input capture/compare-match.

Bit 7: TTGE	Description
0	Disable A/D conversion start requests (initial value)
1	Enable A/D conversion start request generation

- Bit 6—Reserved: This bit is reserved. It always reads as 0, and cannot be modified.
- Bit 5—Underflow Interrupt Enable (TCIEU): Enables or disables interrupt requests underflow flag (TCFU) of the channel 1, 2 timer status register (TSR) is set to 1. This bit is reserved for channels 0, 3, and 4. It always reads as 0. The write value she always be 1.

Bit 5: TCIEU	Description
0	Disable UDF interrupt requests (TCIU) (initial value)
1	Enable UDF interrupt requests (TCIU)

overflow flag TCFV of the timer status register (TSR) is set to 1.

Bit 4: TCIEV Description

Bit 4—Overflow Interrupt Enable (TCIEV): Enables or disables interrupt requests w

Bit 4: TCIEV	Description
0	Disable TCFV interrupt requests (TCIV) (initial value)
1	Enable TCFV interrupt requests (TCIV)

Bit 2: TGIEC	Description
0	Disable interrupt requests (TGIC) due to the TGFC bit (initial va
1	Enable interrupt requests (TGIC) due to the TGFC bit

• Bit 1—TGR Interrupt Enable B (TGIEB): Enables or disables TGFB interrupt request the TGFB bit of the TSR register is set to 1.

Bit 1: TGIEB	Description
0	Disable interrupt requests (TGIB) due to the TGFB bit (initial v
1	Enable interrupt requests (TGIB) due to the TGFB bit

• Bit 0—TGR Interrupt Enable A (TGIEA): Enables or disables TGFA interrupt reques the TGFA bit of the TSR register is set to 1.

Bit 0: TGIEA	Description
0	Disable interrupt requests (TGIA) due to the TGFA bit (initial v
1	Enable interrupt requests (TGIA) due to the TGFA bit

Channels 1, 2: TSR1, TSR2:

Bit:

_							
	TCFD	_	TCFU	TCFV	_	_	TGFB
Initial value:	1	1	0	0	0	0	0
R/W:	R	R	R/(W)*	R/(W)*	R	R	R/(W)*

4

3

5

2

1

Note: * Only 0 writes to clear the flags are possible.

7

6

Channels 3, 4: TSR3, TSR4:

Bit:	7	6	5	4	3	2	1
	TCFD	_	_	TCFV	TGFD	TGFC	TGFB
Initial value:	1	1	0	0	0	0	0
R/\/\·	R	R	R	R/(\/\)*	R/(\//)*	R/(\/\)*	R/(\/\)*

Note: * Only 0 writes to clear the flags are possible.

• Bit 7—Count Direction Flag (TCFD): This status flag indicates the count direction of channel 1, 2, 3, 4 TCNT counters.

This bit is reserved in channel 0. This bit always reads as 1. The write value should a 1.

Bit 7: TCFD	Description
0	TCNT counts down
1	TCNT counts up (initial value)

• Bit 6—Reserved: This bit always reads as 1. The write value should always be 1.

Bit 4: 1	ΓCFV	Description
0		Clear condition: With TCFV =1, a 0 write to TCFV after reading (initial value)
1		Set condition: When the TCNT value overflows (H'FFFF \rightarrow H'0
Notes:	*1 For channel 4,	this flag is cleared by DTC transfer due to TCFV.
	*2 For channel 4,	this flag is also set when the TCNT value underflows (H'0001 -

• Bit 3—Input Capture/Output Compare Flag D (TGFD): This status flag indicates the occurrence of a channel 0, 3, or 4 TGRD register input capture or compare-match. This bit is reserved in channels 1 and 2. It always reads as 0. The write value should a 0.

in complementary PWM mode.

Bit 3: TGFD	Description
0	Clear condition: With TGFD = 1, a 0 write to TGFD following a (Cleared by DTC transfer due to TGFD) (initial value)
1	Set conditions:
	 When TGRD is functioning as an output compare register (TCNT = TGRD)
	 When TGRD is functioning as input capture (the TCNT value to TGRD by the input capture signal)

•	Bit 1—Input Capture/Output Compare Flag B (TGFB): This status flag indicates the
	occurrence of a TGRB register input capture or compare-match.

Description

Bit 1: TGFB

to TGRC by the input capture signal)

When TGRC is functioning as input capture (the TCNT va

0	Clear condition: With TGFB = 1, a 0 write to TGFB following a (Cleared by DTC transfer due to TGFB) (initial value)
1	Set conditions:
	 When TGRB is functioning as an output compare register (TCNT = TGRB)
	 When TGRB is functioning as input capture (the TCNT val to TGRB by the input capture signal)

Bit 0—Input Capture/Output Compare Flag A (TGFA): This status flag indicates the occurrence of a TGRA register input capture or compare-match.

Bit 0: TGFA	Description
0	Clear condition: With TGFA = 1, a 0 write to TGFA following a (Cleared by DMAC transfer due to TGFA) (initial value)
1	Set conditions:
	 When TGRA is functioning as an output compare register (TCNT = TGRA)



to TGRA by the input capture signal)

When TGRA is functioning as input capture (the TCNT va

4	TCNT4	Increment/decrement counter*2
Notes:	,	e used as an increment/decrement counter in phase counting mode nel overflow/underflow counting. It becomes an increment counter in

er ii cases. *2 Can only be used as an increment counter in complementary PWM mode. It be

an increment counter in all other cases.

Bit:	15	14	13	12	11	10	9
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						
Bit:	7	6	5	4	3	2	1
Initial value:	0	0	0	0	0	0	0

R/W

R/W

R/W

R/W

R/W

R/W:

R/W

R/W

Initial value:	1	1	1	1	1	1	1
R/W:	R/W						
Bit:	7	6	5	4	3	2	1
[
Initial value:	1	1	1	1	1	1	1
R/W:	R/W						

12.2.8 Timer Start Register (TSTR)

The timer start register (TSTR) is an 8-bit read/write register that starts and stops the time counters (TCNT) of channels 0–4. TSTR is initialized to H'00 upon power-on reset or stande. Manual reset does not initialize TSTR.

Bit:	7	6	5	4	3	2	1
	CST4	CST3	_	_	_	CST2	CST1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R	R	R/W	R/W

• Bits 7, 6, 2–0—Counter Start 4–0 (CST4–CST0): Select the start and stop of the tim (TCNT). The counter start to channel and bit to channel correspondence are indicate tables below.

If 0 is written to the CST bit during operation with the TIOC pin in output status, the stops, but the TIOC pin output compare output level is maintained. If a write is don TIOR register while the CST bit is a 0, the pin output level is updated to the establi initial output value. In complementary PWM mode or reset sync PWM mode, wher written to the CST bit of a TIOC pin in output mode during operation, it returns to the

• Bits 5–3—Reserved: These bits always read as 0. The write value should always be 0

12.2.9 Timer Synchro Register (TSYR)

standby mode. Manual reset does not initialize TSYR.

correspondence are indicated in the tables below.

output.

The timer synchro register (TSYR) is an 8-bit read/write register that selects independent synchronous TCNT counter operation for channels 0–4. Channels for which 1 is set in the corresponding bit will be synchronized. TSYR is initialized to H'00 upon power-on reset

Bit:	7	6	5	4	3	2	1
	SYNC4	SYNC3	_	_	_	SYNC2	SYNC1
Initial value:	0	0	0	0	0	0	0
R/W·	R/W	R/W	R	R	R	R/W	R/W

Bits 7, 6, 2–0—Timer Synchronization 4–0 (SYNC4–SYNC0): Selects operation indeed of, or synchronized to, other channels. Synchronous operation allows synchronous cleated to multiple TCNT synchronous presets and other channel counter clears. A minimum channels must have SYNC bits set to 1 for synchronous operation. For synchronization clearing, it is necessary to set the TCNT counter clear sources (the CCLR2–CCLR0 bt TCR register), in addition to the SYNC bit. The counter start to channel and bit-to-channel.

TCNTn synchronous preset/ synchronous clear*2 possible

Notes: n = 4 to 0. However, SYNC4 is bit 7, SYNC3 is bit 6.

- *1 Minimum of two channel SYNC bits must be set to 1 for synchronous operation
- *2 TCNT counter clear sources (CCLR2–CCLR0 bits of the TCR register) must addition to the SYNC bit in order to have clear synchronization.
- Bits 5–3—Reserved: These bits always read as 0. The write value should always be

12.2.10 Timer Output Master Enable Register (TOER)

The timer output master enable register (TOER) enables/disables output settings for out TIOC4D, TIOC4C, TIOC3D, TIOC4B, TIOC4A, and TIOC3B. These pins do not output if the TOER bits have not been set. Set TOER of CH3 and CH2 prior to setting TIOR of CH4. The TOER is an 8-bit read/write register. The register is initialized to H'C0 by a preset or in standby mode. Manual reset does not initialize TOER.

Bit:	7	6	5	4	3	2	1
	_	_	OE4D	OE4C	OE3D	OE4B	OE4A
Initial value:	1	1	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W

• Bits 7–6—Reserved: These bits always read as 1. The write value should always be

Bit 3: UE3D	Description
0	Disable TIOC3D pin MTU output (initial value)
1	Enable TIOC3D pin MTU output

• Bit 2—Master Enable TIOC4B (OE4B): Enables or disables the TIOC4B pin MTU or

Bit 2: OE4B	Description
0	Disable TIOC4B pin MTU output (initial value)
1	Enable TIOC4B pin MTU output

• Bit 1—Master Enable TIOC4A (OE4A): Enables or disables the TIOC4A pin MTU of

Description

0	Disable TIOC4A pin MTU output (initial value)
1	Enable TIOC4A pin MTU output

Bit 0—Master Enable TIOC3B (OE3B): Enables or disables the TIOC3B pin MTU or

Bit o Master Emast	t 110 cob (020b). Enacios of disables the 110 cob pin 1110 c
Bit 0: OE3B	Description
0	Disable TIOC3B pin MTU output (initial value)

Bit 1: OE4A



- Bits 7, 5–2—Reserved: These bits always read as 1. The write value should always be
 - Bit 6—PWM Synchronous Output Enable (PSYE): Selects the enable/disable of tog synchronized with the PWM period.

Bit 6: PSYE	Description
0	Toggle output synchronous with PWM period disabled (initial
1	Toggle output synchronous with PWM period enabled

 Bit 1—Output Level Select N (OLSN): Selects the reverse phase output level of the complementary PWM mode or reset-synchronized PWM mode.

Compare Match Output

OLSN	Initial Output	Active Level	Increment Count	Decremen
0	High level*	Low level	High level	Low level (value)
1	Low level*	High level	Low level	High level
Note: * T	he reverse phase wave	form initial output v	alue changes to active	level after ela

dead time after count start.

Bit 0—Output Level Select P (OLSP): Selects the positive phase output level of the

complementary PWM mode or reset-synchronized PWM mode.

Compare Match Output

			Compare Match Output			
OLSP	Initial Output	Active Level	Increment Count	Decrement C		
0	High level	Low level	Low level	High level (ini		
1	Low level	High level	High level	Low level		






Figure 12.2 Complementary PWM Mode Output Level Example

12.2.12 Timer Gate Control Register (TGCR)

The timer gate control register (TGCR) is an 8-bit read/write register that controls the wa output necessary for brushless DC motor control in complementary PWM mode/reset-synchronized PWM mode. The TGCR is initialized to H'80 by a power-on reset or in the mode. Manual reset does not initialize TGCR. These register settings are ineffective for a other than complementary PWM mode/reset-synchronized PWM mode.

Bit:	7	6	5	4	3	2	1
	_	BDC	N	Р	FB	WF	VF
Initial value:	1	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

• Bit 7—Reserved: This bit always reads as 1. The write value should always be 1.

318



1	Output chopped gate signal and complementary PWM /reset-synchronized PWM output to reverse phase pin output
phase	-Positive Phase Output (P): Selects whether to output gate signals directly to to pin (TIOC3B, TIOC4A, and TIOC4B) output, or to output by chopping the gate complementary PWM/reset-synchronized PWM output.

Output gate signals directly to reverse phase pin output (initial v

0	Output gate signals directly to positive phase pin output (initial
1	Output chopped gate signal and complementary PWM /reset-synchronized PWM output to positive phase pin output
•	Bit 3—Feedback Input (FB): Selects whether to use external input or register input

Description

Bit 4: P

Bit 3—Feedback Input (FB): Selects whether to use external input or register input f feedback input to generate gate signals.
 Bit 3: FB Description
 Feedback input is external input (initial value)

Bit 3: FB	Description
0	Feedback input is external input (initial value) (Input sources are channel 0 TGRA, TGRB, TGRC input captu
1	Feedback input is register input (TGCR's UF, VF, WF settings)



1	0	0	Off	Off	On	Off	On	Off	_
		1	On	Off	Off	Off	On	Off	_
	1	0	Off	Off	On	On	Off	Off	-
		1	Off	Off	Off	Off	Off	Off	_

12.2.13 Timer Subcounter (TCNTS)

R/W:

R

R

The timer subcounter (TCNTS) is a 16-bit read-only counter that is used only in complete PWM mode. The TCNTS counter is initialized to H'00 by a power-on reset or in standby Manual reset does not initialize TCNTS. Accessing the TCNTS counter in 8-bit units is prohibited. Always access in 16-bit units.

Bit:	15	14	13	12	11	10	9
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
Initial value:	0	0	0	0	0	0	0

R

R

R

R

R

Bit:	7	6	5	4	3	2	1
Initial value:	1	1	1	1	1	1	1
R/W:	R/W						

compared with the TCNTS counter in complementary PWM mode, and when a match of

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

12.2.15 Timer Period Data Register (TCDR)

R/W

R/W

R/W:

R/W:

R/W

The timer period data register (TCDR) is a 16-bit register used only in complementary I mode. Set the PWM carrier sync value as the TCDR register value. This register is cons

TCNTS counter switches direction (decrement to increment).

The TCDR register is initialized to H'FFFF by a reset or in sta

The TCDR register is initialized to H'FFFF by a reset or in standby mode. Manual reset initialize TCDR. Accessing the TCDR in 8-bit units is prohibited. Always access in 16-like the standard of the standard sta

R/W

Bit:	15	14	13	12	11	10	9
Initial value:	1	1	1	1	1	1	1
R/W:	R/W						
Bit:	7	6	5	4	3	2	1
Initial value:	1	1	1	1	1	1	1

R/W

RENESAS

R/W

Bit:	7	6	5	4	3	2	1
Initial value:	1	1	1	1	1	1	1
R/W:	R/W						

12.3 Bus Master Interface

12.3.1 16-Bit Registers

The timer counters (TCNT) and general registers (TGR) are 16-bit registers. A 16-bit dat the bus master enables 16-bit read/writes. 8-bit read/write is not possible. Always access units. Figure 12.3 shows an example of 16-bit register access operation.




Figure 12.3 16-Bit Register Access Operation (Bus Master \leftrightarrow TCNT (16 Bit Register Access Operation)



Figure 12.4 8-Bit Register Access Operation (Bus Master \leftrightarrow TCR (Upper 8 I




Figure 12.5 8-Bit Register Access Operation (Bus Master \leftrightarrow TMDR (Lower 8




Figure 12.6 8-Bit Register Access Operation (Bus Master \leftrightarrow TCR, TMDR (100)

rewritten, the TCNTs of other channels are simultaneously rewritten as well. The timer synchronization bits of the TSYR registers of multiple channels set for synchronous oper be set to clear the TCNTs simultaneously.

Buffer Operation: When TGR is an output compare register, the buffer register value of corresponding channel is transferred to the TGR when a compare-match occurs. When Teinput capture register, the TCNT counter value is transferred to the TGR when an input c

occur simultaneously the value previously stored in the TGR is transferred to the buffer r

Cascade Connection Operation: The channel 1 and channel 2 counters (TCNT1 and TC can be connected together to operate as a 32-bit counter.

PWM Mode: In PWM mode, a PWM waveform is output. The output level can be set by TIOR register. Each TGR can be set for PWM waveform output with a duty cycle between and 100%.

Phase Counting Mode: In phase counting mode, the phase differential between two clock from the channel 1 and channel 2 external clock input pins is detected and the TCNT countries as an up/down counter. In phase counting mode, the corresponding TCLK pins to clock inputs and TCNT functions as an up/down counter. It can be used as a two-phase expulse input.

Reset-Synchronized PWM Mode: Three-phase positive and negative PWM waveforms obtained using channels 3 and 4 (the three phases of the PWM waveform share a transition on one side). When set for reset-synchronized PWM mode, TGR3A, TGR3B, TGR4A, at TGR4B automatically become output compare registers. The TIOC3A, TIOC3B, TIOC4 TIOC4B, TIOC4C, and TIOC4D pins also become PWM output pins, and TCNT3 and T become upcounters. TCNT4, TGR4A, and TGR4B are isolated from TCNT4.

running mode and a periodic mode.

To select the counting operation (figure 12.7):

- 1. Set bits TPSC2–TPSC0 in the TCR to select the counter clock. At the same time, set CKEG1 and CKEG0 in the TCR to select the desired edge of the input clock.
- 2. To operate as a periodic counter, set the CCLR2–CCLR0 bits in the TCR to select T clearing source for the TCNT.
- 3. Set the TGR selected in step 2 as an output compare register using the timer I/O conregister (TIOR).
- 4. Write the desired cycle value in the TGR selected in step 2.
- 5. Set the CST bit in the TSTR to 1 to start counting.




Figure 12.7 Procedure for Selecting the Counting Operation

Free-Running Counter Operation Example: A reset of the MTU timer counters (TCN them all in the free-running mode. When a bit in the TSTR is set to 1, the corresponding counter operates as a free-running counter and begins to increment. When the count over from H'FFFF–H'0000, the TCFV bit in the timer status register (TSR) is set to 1. If the To in the timer's corresponding timer interrupt enable register (TIER) is set to 1, the MTU wan interrupt request to the interrupt controller. After the TCNT overflows, counting continued to the timer's shows an example of free-running counter operation.




Figure 12.8 Free-Running Counter Operation

326




Figure 12.9 Periodic Counter Operation

Compare-Match Waveform Output Function: The MTU can output 0 level, 1 level, output from the corresponding output pins upon compare-matches.

Procedure for selecting the compare-match waveform output operation (figure 12.10):

- 1. Set the TIOR to select 0 output or 1 output for the initial value, and 0 output, 1 output toggle output for compare-match output. The TIOC pin will output the set initial val first compare-match occurs.
- 2. Set a value in the TGR to select the compare-match timing.
- 3. Set the CST bit in the TSTR to 1 to start counting.

11guil 12120 11000uuru 101 Sutooting Compute Harton Harton Carpar Oper

Waveform Output Operation (0 Output/1 Output): Figure 12.11 shows 0 output/1 out the example, TCNT is a free-running counter, 1 is output upon compare-match A and 0 is upon compare-match B. When the pin level matches the set level, the pin level does not compare-match.




Figure 12.11 Example of 0 Output/1 Output

Waveform Output Operation (Toggle Output): Figure 12.12 shows the toggle output. example, the TCNT operates as a periodic counter cleared by compare-match B, with tog output at both compare-match A and compare-match B.

328

Figure 12.12 Example of Toggle Output

Input Capture Function: In the input capture mode, the TCNT value is transferred into register when the input edge is detected at the input capture/output compare pin (TIOC).

Detection can take place on the rising edge, falling edge, or both edges. Channels 0 and other channel counter input clocks or compare-match signals as input capture sources.

The procedure for selecting the input capture operation (figure 12.13) is:

- 1. Set the TIOR to select the input capture function of the TGR, then select the input capture, and rising edge, falling edge, or both edges as the input edge.
- 2. Set the CST bit in the TSTR to 1 to start the TCNT counting.




Figure 12.13 Procedure for Selecting Input Capture Operation






Figure 12.14 Input Capture Operation

12.4.3 Synchronous Operation

In the synchronizing mode, two or more timer counters can be rewritten simultaneously (synchronized preset). Multiple timer counters can also be cleared simultaneously using settings (synchronized clear).

The synchronizing mode can increase the number of TGR registers for a single time base channels can be set for synchronous operation.

330




Figure 12.15 Procedure for Selecting Synchronizing Operation




Figure 12.16 Synchronized Operation Example

332

4	TGR4A	TGR4C
	TGR4B	TGR4D

The buffer operation differs, depending on whether the TGR has been set as an input cap register or an output compare register.

When TGR Is an Output Compare Register: When a compare-match occurs, the correctannel buffer register value is transferred to the general register. Figure 12.17 shows an




Figure 12.17 Compare Match Buffer Operation

When TGR Is an Input Capture Register: When an input capture occurs, the timer co (TCNT) value is transferred to the general register (TGR), and the value that had been he that time in the TGR is transferred to the buffer register (figure 12.18).




Figure 12.18 Input Capture Buffer Operation




Figure 12.19 Buffer Operation Setting Procedure

Buffer Operation Examples—when TGR Is an Output Compare Register: Figure 12 shows an example of channel 0 set to PWM mode 1, and the TGRA and TGRC registers buffer operation.

The TCNT counter is cleared by a compare-match B, and the output is a 1 upon compare and 0 output upon compare-match B. Because buffer mode is selected, a compare-match changes the output, and the buffer register TGRC value is simultaneously transferred to the general register TGRA. This operation is repeated with each occurrence of a compare-match

See section 12.4.6, PWM Mode, for details on the PWM mode.



Figure 12.20 Buffer Operation Example (Output Compare Register)

Buffer Operation Examples—when TGR Is an Input Capture Register: Figure 12.2 an example of TGRA set as an input capture register with the TGRA and TGRB register buffer operation.

The TCNT counter is cleared by a TGRA register input capture, and the TIOCA pin input edge is selected as both rising and falling edge. Because buffer mode is selected, a capture A causes the TCNT counter value to be stored in the TGRA register, and the values was stored in the TGRA up until that time is simultaneously transferred to the TGRC re




Figure 12.21 Buffer Operation Example (Input Capture Register)



Combination	Upper 16 Bits	Lower 16 Bits
Channel 1, channel 2	TCNT1	TCNT2

Procedure for Setting Cascade Connection Mode (Figure 12.22):

- 1. Set the TPSC2-TPSC 0 bits of the channel 1 timer control register (TCR) to B'111 to "count by TCNT2 overflow/underflow."
- 2. Set the CST bits corresponding to the upper and lower 16 bits in the TSTR to 1 to star count operation.




Figure 12.22 Procedure for Selecting Cascade Connection Mode

_			
TCNT1	0000	0001	X_

\[\frac{1}{2} \fr

Figure 12.23 Cascade Connection Operation Example (Phase Counting Mo

0002

12.4.6 **PWM Mode**

PWM mode outputs the various PWM waveforms from output pins. Output levels of 0 output, or toggle output can be selected as the output level for the compare-match of each

A period can be set for a register by using the TGR compare-match as a counter clear so five channels can be independently set to PWM mode. Synchronous operation is also period to the period can be independently set to PWM mode.

There are two PWM modes:

• PWM mode 1

Generates PWM output using the TGRA and TGRB registers, and TGRC and TGRE as pairs. The initial output values are those established in the TGRA and TGRC registers being used as a pair are equal, output values we

A maximum of 8-phase PWM output is possible for PWM mode 1.

change even if a compare-match occurs.

• PWM mode 2

channels 0, 1, and 2.

register. The output value of each pin upon a counter clear is the initial value establist TIOR register. When the values set in the period register and duty register are equal, values will not change even if a compare-match occurs. PWM mode 2 can be set only

Generates PWM output using one TGR register as a period register and another as a

	TGR2B		TIOC 2B
3 (AB pair)	TGR3A TGR3B	TIOC3A	Setting not pos
3 (CD pair)	TGR3C TGR3D	TIOC3C	
4 (AB pair)	TGR4A TGR4B	TIOC4A	
4 (CD pair)	TGR4C	TIOC4C	

Note: PWM output of the period setting TGR is not possible in PWM mode 2.

Procedure for Selecting the PWM Mode (Figure 12.24):

- 1. Set bits TPSC2–TPSC0 in the TCR to select the counter clock source. At the same tin bits CKEG1 and CKEG0 in the TCR to select the desired edge of the input clock.
- 2. Set bits CCLR2–CCLR0 in the TCR to select the TGR to be used as a counter clear se
- 3. Set the period in the TGR selected in step 2, and the duty cycle in another TGR.
- 4. Using the timer I/O control register (TIOR), set the TGR selected in step 3 to act as a compare register, and select the initial value and output value.
- 5. Set the MD3–MD 0 bits in TMDR to select the PWM mode.
- 6. Set the CST bit in the TSTR to 1 to let the TCNT start counting.




Figure 12.24 Procedure for Selecting the PWM Mode

PWM Mode Operation Examples—PWM Mode 1 (Figure 12.25): A TGRA register match is used as a TCNT counter clear source, the TGRA register initial output value ar compare output value are both 0, and the TGRB register output compare output value is example, the value established in the TGRA register becomes the period and the value in the TGRB register becomes the duty cycle.




Figure 12.25 PWM Mode Operation Example (Mode 1)




Figure 12.26 PWM Mode Operation Example (Mode 2)

0% Duty Cycle: Figure 12.27 shows an example of a 0% duty cycle PWM waveform ou PWM mode.




Figure 12.27 PWM Mode Operation Example (0% Duty Cycle)

340




Figure 12.28 PWM Mode Operation Example (100% Duty Cycle)

12.4.7 Phase Counting Mode

The phase counting mode detects the phase differential of two external clock inputs and TCNT counter up or down. This mode can be set for channels 1 and 2.

When set in the phase counting mode, an external clock is selected for the counter input regardless of the settings of the TPSC2–TPSC0 bits of TCR or the CKEG1 and CKEG0 TCNT also becomes an up/down counter. Since the TCR CCLR1/CCLR0 bits, TIOR, T TGR functions are all enabled, input capture and compare-match functions and interrup can be used.

When the TCNT counter is incrementing, an overflow sets the TSR register TCFV (ove flag). When it is decrementing, an underflow sets the TCFU (underflow flag).



- 1. Set the MD3-MD0 bits of the timer mode register (TMDR) to select the phase counti
- 2. Set the CST bit of the timer start register (TSTR) to 1 to start the count.




Figure 12.29 Procedure for Selecting the Phase Counting Mode

Phase Counting Operation Examples: The phase counting mode uses the phase differe between two external clocks to increment/decrement the TCNT counter. There are 4 mod depending on the count conditions.

Phase Counting Mode 1: Figure 12.30 shows an example of phase counting mode 1 operable 12.9 lists the up counting and down counting conditions for the TCNT.

Table 12.9 Phase Count Mode 1 Up/Down Counting Conditions

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
1 (high level)	Rising edge	Increment
0 (low level)	Falling edge	
Rising edge	0 (low level)	
Falling edge	1 (high level)	
1 (high level)	Falling edge	Decrement
0 (low level)	Rising edge	
Rising edge	1 (high level)	
Falling edge	0 (low level)	

Figure 12.31 Phase Counting Mode 2 Operation

Table 12.10 Phase Count Mode 2 Up/Down Counting Conditions

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
1 (high level)	Rising edge	Does not count (don't
0 (low level)	Falling edge	Does not count (don't
Rising edge	0 (low level)	Does not count (don't
Falling edge	1 (high level)	Increment
1 (high level)	Falling edge	Does not count (don't
0 (low level)	Rising edge	Does not count (don't
Rising edge	1 (high level)	Does not count (don't
Falling edge	0 (low level)	Decrement

Figure 12.32 Phase Counting Mode 3 Operation

Table 12.11 Phase Count Mode 3 Up/Down Counting Conditions

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
1 (high level)	Rising edge	Does not count (dor
0 (low level)	Falling edge	Does not count (dor
Rising edge	0 (low level)	Does not count (dor
Falling edge	1 (high level)	Increment
1 (high level)	Falling edge	Decrement
0 (low level)	Rising edge	Does not count (dor
Rising edge	1 (high level)	Does not count (dor
Falling edge	0 (low level)	Does not count (dor



Figure 12.33 Phase Counting Mode 4 Operation

Table 12.12 Phase Count Mode 4 Up/Down Counting Conditions

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
1 (high level)	Rising edge	Increment
0 (low level)	Falling edge	
Rising edge	0 (low level)	Does not count (don't
Falling edge	1 (high level)	
1 (high level)	Falling edge	Decrement
0 (low level)	Rising edge	
Rising edge	1 (high level)	Does not count (don't
Falling edge	0 (low level)	
·		•

is set to phase counting mode and is teamed with channel 0 to input a two-phase encoder a servo motor to accurately detect position and speed.

Phase Counting Mode Application Example: Figure 12.34 shows an example where ch

Channel 1 is set to phase counting mode 1, and the encoder pulse A phase and B phase at the TCLKA and TCLKB pins.

Channel 0 is set so that the TCNT counter is cleared on a TGR0C register compare-match TGR0A and TGR0C registers are used with the compare-match function to establish the control and position control periods. The TGR0B register is used with the input capture f

control and position control periods. The TGR0B register is used with the input capture f and the TGR0B and TGR0D registers are employed for buffer operation. The channel 1 c




Figure 12.34 Phase Count Mode Application Example

TIOC3D	PWM output 1' (negative-phase waveform of PWM output 1)
TIOC4A	PWM output 2
TIOC4C	PWM output 2' (negative-phase waveform of PWM ou
TIOC4B	PWM output 3
TIOC4D	PWM output 3' (negative-phase waveform of PWM ou

Table 12.14 Register Settings for Reset-Synchronized PWM Mode

Description of Contents

Initial setting of H'0000

Initial setting of H'0000

Set count cycle for TCNT3

TGR3B	Sets the turning point for PWM waveform output by the TIOC3B and TIOC3D
TGR4A	Sets the turning point for PWM waveform output by the TIOC4A and TIOC4C
TGR4B	Sets the turning point for PWM waveform output by the TIOC4B and TIOC4D
Procedu	re for Selecting the Reset-Synchronized PWM Mode (Figure 12.35):

- synchronized PWM mode must be set up while TCNT3 and TCNT4 are halted. 2. Set bits TPSC2-TPSC0 and CKEG1 and CKEG0 in the TCR to select the counter clo
- clock edge for channel 3.
 - 3. Set bits CCLR2-CCLR0 in the TCR3 to select TGRA compare-match as a counter clo source.

Register

TCNT3

TCNT4

TGR3A

- 8. Set bits MD3–MD0 in TMDR3 to B'1000 to select the reset-synchronized PWM mo TIOC3B, TIOC3D, TIOC4A, TIOC4B, TIOC4C, and TIOC4D become PWM output
- 9. Set the CST3 bit in the TSTR to 1 to start the count operation.
- 10. Set the STR3 bit in the TSTR to 1 to let the TCNT3 start counting.




Figure 12.35 Procedure for Selecting the Reset-Synchronized PWM Mode




Figure 12.36 Reset-Synchronized PWM Mode Operation Example (When the T OLSN = 1 and OLSP = 1)

Table 12.15 Output Pins for Complementary PWM Mode

Channel	Output Pin	Description
3	TIOC3A	Toggle output synchronized with PWM period (or I/O
	TIOC3B	PWM output 1
	TIOC3C	I/O port (Avoid setting this pin as a timer I/O pin in the complementary PWM mode.)
	TIOC3D	PWM output 1 (non-overlapping negative-phase wave PWM output 1)
4	TIOC4A	PWM output 2
	TIOC4B	PWM output 3
	TIOC4C	PWM output 2 (non-overlapping negative-phase wave PWM output 2)
	TIOC4D	PWM output 3 (non-overlapping negative-phase wave PWM output 3)

Timer cycle data register (TCDR)	Set TCNT4 upper limit value (1/2 carrier cycle)	Maskable by BS0 setting*
Timer cycle buffer register (TCBR)	TCDR buffer register	Always readable
Subcounter (TCNTS)	Subcounter for dead time generation	Read-only
Temporary register 1 (TEMP1)	PWM output 1/TGR3B temporary register	Not readable/writ
Temporary register 2 (TEMP2)	PWM output 2/TGR4A temporary register	Not readable/writ
Temporary register 3 (TEMP3)	PWM output 3/TGR4B temporary register	Not readable/writ
Note: * Access can be enabled of BSC/BCR1 (bus controlled)	or disabled according to the setting or er/bus control register 1).	f bit 13 (MTURWE

op-count start, initialized to

PWM output 2 compare register

PWM output 3 compare register

PWM output 2/TGR4A buffer

PWM output 3/TGR4B buffer

Set TCNT4 and TCNT3 offset

value (dead time value)

H'0000

register

register

TGR4A

TGR4B

TGR4C

TGR4D

Timer dead time data register

(TDDR)

Maskable by BS

Maskable by BS

Maskable by BS

Always readable

Always readable

Maskable by BS

setting*

setting*

setting*

setting*




Figure 12.37 Block Diagram of Channels 3 and 4 in Complementary PWM M

- 4. Set the dead time in TCNT3. Set TCNT4 to H'0000.
 - 5. Set only when restarting by a synchronous clear from another channel during comple
 - PWM mode operation. In this case, synchronize the channel generating the synchronize with channels 3 and 4 using the timer synchro register (TSYR).
 - 6. Set the output PWM duty in the duty registers (TGR3B, TGR4A, TGR4B) and buffe (TGR3D, TGR4C, TGR4D). Set the same initial value in each corresponding TGR.
 - 7. Set the dead time in the dead time register (TDDR), 1/2 the carrier cycle in the carrier data register (TCDR) and carrier cycle buffer register (TCBR), and 1/2 the carrier cy
 - the dead time in TGR3A and TGR3C. 8. Select enabling/disabling of toggle output synchronized with the PWM cycle using by in the timer output control register (TOCR), and set the PWM output level with bits OLSN.
 - 9. Select complementary PWM mode in timer mode register 3 (TMDR3). Pins TIOC34 TIOC3B, TIOC3D, TIOC4A, TIOC4B, TIOC4C, and TIOC4D function as output pi set in TMDR4.
 - 10. Set enabling/disabling of PWM waveform output pin output in the timer output mass register (TOER).
 - 11. Set bits CST3 and CST4 in TSTR to 1 simultaneously to start the count operation.




Figure 12.38 Example of Complementary PWM Mode Setting Procedure

When the CST bit is set to 1, TCNT4 counts up in synchronization with TCNT3, and

to down-counting when it matches TCDR. On reaching H'0000, TCNT4 switches to counting, and the operation is repeated in this way.

TCNTS is a read-only counter. It need not be initialized.

When TCNT3 matches TCDR during TCNT3 and TCNT4 up/down-counting, down is started, and when TCNTS matches TCDR, the operation switches to up-counting. TCNTS matches TGR3A, it is cleared to H'0000.

When TCNT4 matches TDDR during TCNT3 and TCNT4 down-counting, up-count started, and when TCNTS matches TDDR, the operation switches to down-counting TCNTS reaches H'0000, it is set with the value in TGR3A.

TCNTS is compared with the compare register and temporary register in which the I is set during the count operation only.




Figure 12.39 Complementary PWM Mode Counter Operation

interval. Data is not transferred to the temporary register in the Tb interval. Data writt buffer register in this interval is transferred to the temporary register at the end of the interval. The value transferred to a temporary register is transferred to the compare register wh

The data written to a buffer register is constantly transferred to the temporary register

TCNTS for which the Tb interval ends matches TGR3A when counting up, or H'0000 counting down. The timing for transfer from the temporary register to the compare register selected with bits MD3–MD0 in the timer mode register (TMDR). Figure 12.40 sh example in which the mode is selected in which the change is made in the trough. In the tb interval (tb2 in figure 12.40) in which data transfer to the temporary register performed, the temporary register has the same function as the compare register, and compared with the counter. In this interval, therefore, there are two compare registers phase output, with the compare register containing the pre-change data, and the temporary register containing the new data. In this interval, the three counters—TCNT3, TCNT4 TCNTS—and two registers—compare register and temporary register—are compared PWM output controlled accordingly.




Figure 12.40 Example of Complementary PWM Mode Operation

Table 12.17 Registers and Counters Requiring Initialization

Register/Counter	Set Value
TGR3C	1/2 PWM carrier cycle + dead time Td
TDDR	Dead time Td
TCBR	1/2 PWM carrier cycle
TGR3D, TGR4C, TGR4D	Initial PWM duty value for each phase
TCNT4	H'0000

Note: The TGR3C set value must be the sum of 1/2 the PWM carrier cycle set in TCBR time Td set in TDDR.

• PWM output level setting

In complementary PWM mode, the PWM pulse output level is set with bits OLSN an in the timer output control register (TOCR).

The output level can be set for each of the three positive phases and three negative ph phase output.

Complementary PWM mode should be cleared before setting or changing output leve

Dead time setting

TDDR.

In complementary PWM mode, PWM pulses are output with a non-overlapping relative between the positive and negative phases. This non-overlap time is called the dead time. The non-overlap time is set in the timer dead time data register (TDDR). The value set TDDR is used as the TCNT3 counter start value, and creates non-overlap between TCTCNT4. Complementary PWM mode should be cleared before changing the contents

360

the crest, and from the current cycle when performed in the trough. Figure 12.41 illu operation when the PWM cycle is updated at the crest.

See the following section, Register data updating, for the method of updating the dat buffer register.




Figure 12.41 Example of PWM Cycle Updating

When rewriting buffer register data, a write to TGR4D must be performed at the end

when rewriting buffer register data, a write to TGR4D must be performed at the end of update. Data transfer from the buffer registers to the temporary registers is performed simultaneously for all five registers after the write to TGR4D.

A write to TGR4D must be performed after writing data to the registers to be updated when not updating all five registers, or when updating the TGR4D data. In this case, t written to TGR4D should be the same as the data prior to the write operation.




Figure 12.42 Example of Data Update in Complementary PWM Mode




Figure 12.43 Example of Initial Output in Complementary PWM Mode (1

364




Figure 12.44 Example of Initial Output in Complementary PWM Mode (

line counter, and the on timing by a compare-match with the dotted-line counter opera a delay of the dead time behind the solid-line counter. In the T1 period, compare-match turns off the negative phase has the highest priority, and compare-matches occurring parts.

are ignored. In the T2 period, compare-match c that turns off the positive phase has the priority, and compare metabos occurring prior to a praignored.

priority, and compare-matches occurring prior to c are ignored. In normal cases, compare-matches occur in the order $a \to b \to c \to d$ (or $c \to d \to c$)

negative phase as not being turned on.

as shown in figure 12.45. If compare-matches deviate from the $\mathbf{a} \to \mathbf{b} \to \mathbf{c} \to \mathbf{d}$ order, since the time for which negative phase is off is less than twice the dead time, the figure shows the positive ph being turned on. If compare-matches deviate from the $\mathbf{c} \to \mathbf{d} \to \mathbf{a'} \to \mathbf{b'}$ order, since for which the positive phase is off is less than twice the dead time, the figure shows the positive phase is off is less than twice the dead time, the figure shows the positive phase is off is less than twice the dead time, the figure shows the positive phase is off is less than twice the dead time, the figure shows the positive phase is off is less than twice the dead time, the figure shows the positive phase is off is less than twice the dead time, the figure shows the positive phase is off is less than twice the dead time, the figure shows the positive phase is off is less than twice the dead time, the figure shows the positive phase is off is less than twice the dead time, the figure shows the positive phase is off is less than twice the dead time, the figure shows the positive phase is off is less than twice the dead time, the figure shows the positive phase is off is less than twice the dead time, the figure shows the positive phase is off is less than twice the dead time, the figure shows the positive phase is of the phase than the phase that the phase than twice the dead time, the figure shows the phase than twice the dead time.

compare-match **b** is ignored, and the negative phase is turned off by compare-match **c** because turning off of the positive phase has priority due to the occurrence of compar (positive phase off timing) before compare-match **b** (positive phase on timing) (conset the waveform does not change since the positive phase goes from off to off). Similarly, in the example in figure 12.47, compare-match **a'** with the new data in the

If compare-match c occurs first following compare-match a, as shown in figure 12.46

temporary register occurs before compare-match \mathbf{c} , but other compare-matches occurs \mathbf{c} , which turns of the positive phase, are ignored. As a result, the positive phase is not on.

Thus, in complementary PWM mode, compare-matches at turn-off timings take precedent.

Thus, in complementary PWM mode, compare-matches at turn-off timings take preceded and turn-on timing compare-matches that occur before a turn-off timing compare-matignored.




Figure 12.45 Example of Complementary PWM Mode Waveform Output




Figure 12.46 Example of Complementary PWM Mode Waveform Output



Figure 12.47 Example of Complementary PWM Mode Waveform Output (




Figure 12.48 Example of Complementary PWM Mode 0% and 100% Waveform O

368






Figure 12.49 Example of Complementary PWM Mode 0% and 100% Waveform




Figure 12.50 Example of Complementary PWM Mode 0% and 100% Waveform




Figure 12.51 Example of Complementary PWM Mode 0% and 100% Waveform 0




Figure 12.52 Example of Complementary PWM Mode 0% and 100% Waveform 0 370

PWM carrier cycle by setting the PSYE bit to 1 in the timer output control register ('An example of a toggle output waveform is shown in figure 12.53.

This output is toggled by a compare-match between TCNT3 and TGR3A and a competween TCNT4 and H'0000.

The output pin for this toggle output is the TIOC3A pin. The initial output is 1.




Figure 12.53 Example of Toggle Output Waveform Synchronized with PWM





Figure 12.54 Counter Clearing Synchronized with Another Channel

With this 6-phase output, in the case of on output, it is possible to use complementar mode output and perform chopping output by setting the N bit or P bit to 1. When th P bit is 0, level output is selected.

The 6-phase output active level (on output level) can be set with the OLSN and OLS the timer output control register (TOCR) regardless of the setting of the N and P bits using this mode, set the 6-phase output waveform to High active (Low active is also for A masks).



When BDC = 1, N = 0, P = 0, FB = 0, output active level = hig

Figure 12.55 Example of Output Phase Switching by External Input (1)




Figure 12.56 Example of Output Phase Switching by External Input (2)




Figure 12.57 Example of Output Phase Switching by Means of UF, VF, WF Bit Set

When BDC = 1.	N = 1, P = 1, FB = 0, output active level = high
TIOC4D pin	
TIOC4B pin	

Figure 12.58 Example of Output Phase Switching by Means of UF, VF, WF Bit Section 12.58 Example of Output Phase Switching by Means of UF, VF, WF Bit Section 12.58 Example of Output Phase Switching by Means of UF, VF, WF Bit Section 12.58 Example of Output Phase Switching by Means of UF, VF, WF Bit Section 12.58 Example of Output Phase Switching by Means of UF, VF, WF Bit Section 12.58 Example of Output Phase Switching by Means of UF, VF, WF Bit Section 12.58 Example of Output Phase Switching by Means of UF, VF, WF Bit Section 12.58 Example of Output Phase Switching by Means of UF, VF, WF Bit Section 12.58 Example of Output Phase Switching by Means of UF, VF, WF Bit Section 12.58 Example of Output Phase Switching Bit Section 12.58 Example of Output Phase Switching Bit Section 12.58 Example District 12.58

• A/D conversion start request setting

In complementary PWM mode, an A/D conversion start request can be issued using compare-match or a compare-match on a channel other than channels 3 and 4.

When start requests using a TGR3A compare-match are set, A/D conversion can be the center of the PWM pulse.

A/D conversion start requests can be set by setting the TTGE bit to 1 in the timer intenable register (TIER).



inputting specified external signals. There are four external signal input pins.

See section 12.9, Port Output Enable (POE), for details.

• Halting of PWM output when oscillator is stopped

If it is detected that the clock input to the SH7040 chip has stopped, the 6-phase PWN pins automatically go to the high-impedance state. The pin states are not guaranteed v

clock is restarted.

See section 4.4, Oscillator Halt Function, for details.

interrupt request is canceled by clearing the status flag to 0.

The channel priority order can be changed with the interrupt controller. The priority ran within a channel is fixed. For more information, see section 6, Interrupt Controller (INT

Table 12.17 lists the MTU interrupt sources.

(TIER) is already set to 1 when the TGF flag in the timer status register (TSR) is set to 1 register input capture/compare-match of any channel, an interrupt request is sent to the i controller. The interrupt request is canceled by clearing the TGF flag to 0. The MTU ha capture/compare-match interrupts; four each for channels 0, 3, and 4, and two each for cand 2.

Input Capture/Compare Match Interrupts: If the TGIE bit of the timer input enable

TSR is set to 1 by a TCNT counter overflow of any channel, an interrupt request is sent interrupt controller. The interrupt request is canceled by clearing the TCFV flag to 0. The has five overflow interrupts, one for each channel.

Overflow Interrupts: If the TCIEV bit of the TIER is already set to 1 when the TCFV

Underflow Interrupts: If the TCIEU bit of the TIER is already set to 1 when the TCFU the TSR is set to 1 by a TCNT counter underflow of any channel, an interrupt request is interrupt controller. The interrupt request is canceled by clearing the TCFU flag to 0. The

has two underflow interrupts, one each for channels 1 and 2.

	TGI2B	TGR2B input capture/compare-match	No	Yes	
	TCI2V	TCNT2 overflow	No	No	
	TCI2U	TCNT2 underflow	No	No	
3	TGI3A	TGR3A input capture/compare-match	Yes	Yes	
	TGI3B	TGR3B input capture/compare-match	No	Yes	
	TGI3C	TGR3C input capture/compare-match	No	Yes	
	TGI3D	TGR3D input capture/compare-match	No	Yes	
	TCI3V	TCNT3 overflow	No	No	
4	TGI4A	TGR4A input capture/compare-match	Yes	Yes	
	TGI4B	TGR4B input capture/compare-match	No	Yes	
	TGI4C	TGR4C input capture/compare-match	No	Yes	
	TGI4D	TGR4D input capture/compare-match	No	Yes	
	TCI4V	TCNT overflow/underflow	No	Yes I	
Note: * Indicates the initial status following reset. The ranking of channels can be altered					

I CIVI I OVEINOW

TCNT1 underflow

TGR2A input capture/compare-match

No

Yes

No

Yes

TCI1U

TGI2A

2

the interrupt controller.

378

can be used as DMAC activation sources.

12.5.3 A/D Converter Activation

The TGRA register input capture/compare-match of any channel can be used to activate chip A/D converter.

If the TTGE bit of the TIER is already set to 1 when the TGFA flag in the TSR is set to TGRA register input capture/compare-match of any of the channels, an A/D conversion request is sent to the A/D converter. If the MTU conversion start trigger is selected at su on the A/D converter side when this happens, the A/D conversion starts.

The MTU has 5 TGRA register input capture/compare-match interrupts, one for each chean be used as A/D converter activation sources.




Figure 12.59 TCNT Count Timing during Internal Clock Operation




Figure 12.60 TCNT Count Timing during External Clock Operation (Normal M

Output Compare Output Timing: The compare-match signal is generated at the final TCNT and TGR matching. When a compare-match signal is issued, the output value set or TOCR is output to the output compare output pin (TIOC pin). After TCNT and TGR

a compare-match signal is not issued until immediately before the TCNT input clock.

Output compare output timing (normal mode and PWM mode) is shown in figure 12.62 figure 12.63 for output compare output timing in complementary PWM mode and reset




Figure 12.62 Output Compare Output Timing (Normal Mode/PWM Mod

TIOC pin	/

Figure 12.63 Output Compare Output Timing (Complementary PWM Mode/Res PWM Mode)

Input Capture Signal Timing: Figure 12.64 illustrates input capture timing.




Figure 12.64 Input Capture Input Signal Timing

TCNT	N	H'0000
TGR	N	

Figure 12.65 Counter Clearing Timing (Compare-Match)




Figure 12.66 Counter Clearing Timing (Input Capture)




Figure 12.67 Buffer Operation Timing (Compare-Match)




Figure 12.68 Buffer Operation Timing (Input Capture)

TGR	N
Compare-	
match signal	
TGF flag	
TGI interrupt	

Figure 12.69 TGI Interrupt Timing (Compare Match)

Setting TGF Flag Timing during Input Capture: Figure 12.70 shows timing for the 7 of the timer status register (TSR) due to input capture, as well as TGI interrupt request stiming.

TGI interrupt	

Figure 12.70 TGI Interrupt Timing (Input Capture)

Setting Timing for Overflow Flag (TCFV)/Underflow Flag (TCFU): Figure 12.71 shottiming for the TCFV flag of the timer status register (TSR) due to overflow, as well as TC interrupt request signal timing. Figure 12.72 shows timing for the TCFU flag of the timer register (TSR) due to underflow, as well as TCIU interrupt request signal timing. Figure 12.72 shows timing for the TCFV flag of TSR4 due to underflow in complementary PWM mod as TCIV interrupt request signal timing.




Figure 12.71 TCIV Interrupt Setting Timing

386

Figure 12.72 TC1U Interrupt Setting Timing								
ф								
TCNT input clock								
TCNT (underflow)	H'0001	_	H'0000			_	H'0001	
Underflow signal								
TCFV flag								
TCIV interrupt								

TCIU interrupt

Figure 12.73 TCIV Interrupt Setting Timing (TSR4, Complementary PWM N




Figure 12.74 Timing of Status Flag Clearing by the CPU




Figure 12.75 Timing of Status Flag Clearing by DTC/DMAC Activation




Figure 12.76 Phase Difference, Overlap, and Pulse Width in Phase Count M.

12.7.2 Note on Cycle Setting

When setting a counter clearing by compare-match, clearing is done in the final state who matches the TGR value (update timing for count value on TCNT match). The actual nurstates set in the counter is given by the following equation:

$$f = \frac{\phi}{(N+1)}$$

(f: counter frequency, ϕ : operating frequency, N: value set in the TGR)






Figure 12.77 TCNT Write and Clear Contention




Figure 12.78 TCNT Write and Increment Contention




Figure 12.79 TGR Write and Compare-Match Contention (Channel 0)

match buffer		
signal		Buffer register wri
Buffer register	N	M 🖊
TGR	<u> </u>	N

Figure 12.80 TGR Write and Compare-Match Contention (Channels 3 and




Figure 12.81 TGR Read and Input Capture Contention




Figure 12.82 TGR Write and Input Capture Contention




Figure 12.83 Buffer Register Write and Input Capture Contention




Figure 12.84 TGR Write and Compare Match Contention

12.7.10 TCNT2 Write and Overflow/Underflow Contention in Cascade Connection

With timer counters TCNT1 and TCNT2 in a cascade connection, when a contention of during TCNT1 count (during a TCNT2 overflow/underflow) in the T₂ state of the TCNT1 cycle, the write to TCNT2 is conducted, and the TCNT1 count signal is prohibited. At there is match with TGR1A or TGR1B and the TCNT1 value, a compare signal is issued timing is shown in figure 12.85.

For cascade connections, be sure to synchronize settings for channels 1 and 2 when setticlearing.




Figure 12.85 TCNT2 Write and Overflow/Underflow Contention with Cascade Co




Figure 12.86 Counter Value during Complementary PWM Mode Stop

12.7.12 Buffer Operation Setting in Complementary PWM Mode

In complementary PWM mode, conduct rewrites by buffer operation for the PWM cycle register (TGR3A), PWM carrier cycle setting register (TCDR) and duty setting registers TRG4A, and TGR4B).

In complementary PWM mode, channel 3 and channel 4 buffers operate in accordance vesettings BFA and BFB of TMDR3. When TMDR3's BFA bit is set to 1, TGR3C function buffer register for TGR3A. At the same time, TGR4C functions as the buffer register for while the TCBR functions as the TCDR's buffer register.



The TGFC bit and TGFD bit of TSR3 are not set when TGR3C and TGR3D are operating buffer registers. On the other hand, TSR4's TGFC and TGFD bits are set even when TGFD bit

TGR4D are operating as buffer registers.

When buffer operation has been set for reset sync PWM mode, set the timer interrupt enargister's (TIER4) TGIEC and TGIED bits to 0, to prohibit interrupt output.

Figure 12.87 shows an example of operations for TGR3, TGR4, TIOC3, and TIOC4, with TMDR3's BFA and BFB bits set to 1, and TMDR4's BFA and BFB bits set to 0.

400




Figure 12.87 Buffer Operation and Compare-Match Flags in Reset Sync PWM

A mask operation

For A mask, the above operation is modified as follows:

When setting buffer operation for reset sync PWM mode, set the BFA and BFB bits TMDR4 to 0. The TIOC4C pin will be unable to produce its waveform output if the

TMDR4 is set to 1.

In reset sync PWM mode, the channel 3 and channel 4 buffers operate in accordance BFA and BFB bit settings of TMDR3. For example, if the BFA bit of TMDR3 is set TGR3C functions as the buffer register for TGR3A. At the same time, TGR4C functions

buffer register for TRG4A.

When setting buffer operation for reset sync PWM mode, the compare-match flag To

and TGFD bit operations will be the same for TSR3 and TSR4.

The TGFC bit and TGFD bit of TSR3 are not set when TGR3C and TGR3D are ope buffer registers. The TGFC bit and TGFD bit of TSR4 are not set when TGR4C and

are operating as buffer registers.




Figure 12.88 Buffer Operation and Compare-Match Flags in Reset Sync PWM (for A Mask)

12.7.14 Overflow Flags in Reset Sync PWM Mode

TSTR is set to 1. At this point, TCNT4's count clock source and count edge obey the TC setting.

When set to reset sync PWM mode, TCNT3 and TCNT4 start counting when the CST3 b

In reset sync PWM mode, with cycle register TGR3A's set value at H'FFFF, take care what specifying TGR3A compare-match for the counter clear source, since the operation of the overflow flag (TCFV bit) differs with TSR3 and TSR4.

402




Figure 12.89 Reset Sync PWM Mode Overflow Flag

A mask operation

For A mask, the above operation is modified as follows:

When set to reset sync PWM mode, TCNT3 and TCNT4 start counting when the CS TSTR is set to 1. At this point, TCNT4's count clock source and count edge obey the setting.

In reset sync PWM mode, with cycle register TGR3A's set value at H'FFFF and spec TGR3A compare-match for the counter clear source, the operation of the overflow for both TSR3 and TSR4 will be the same.

When TCNT3 and TCNT4 count up to H'FFFF, a compare-match occurs with TGR3 TCNT3 and TCNT4 are both cleared. At this point, TCFV bits for TSR3 and TSR4 are Figure 12.90 shows a TCFV bit operation example in reset sync PWM mode with a for cycle register TGR3A of H'FFFF, when a TGR3A compare-match has been spec without synchronous setting for the counter clear source.

-4V

Figure. 12.90 Reset Sync PWM Mode Overflow Flag (for A Mask)




Figure 12.91 Special Properties of Compare Match Flag in Complementary PW




Figure. 12.92 Special Properties of Compare Match Flag in Complementary PWM (for A Mask)

406

H'FFFF H'0000
Disabled —→

Figure 12.93 Contention between Overflow and Counter Clearing

Address	TCNT address
Write signal	
TCNT input clock	
TCNT	H'FFFF
	Disabled →
TCFV flag	

Figure 12.94 Contention between TCNT Write and Overflow

When making a transition from PWM mode 1 to reset-synchronous PWM mode, first synormal operation, then initialize the output pins to low level output and set an initial reg of H'00 before making the transition to reset-synchronous PWM mode.

12.7.19 Output Level in Complementary PWM Mode and Reset-Synchronous PV

When channels 3 and 4 are in complementary PWM mode or reset-synchronous PWM in PWM waveform output level is set with the OLSP and OLSN bits in the timer output corregister (TOCR). In the case of complementary PWM mode or reset-synchronous PWM TIOR should be set to H'00.

12.7.20 Cautions on Using the Chopping Function in Complementary PWM Mod Synchronous PWM Mode (A Mask Excluded)

When channels 3 and 4 are in complementary PWM mode or reset-synchronous PWM is

using the chopping output function, setting the PWM waveform output level to low acti OLSP and OLSN bits in the timer output control register (TOCR) will output an incorre signal or chopping output.

When channels 3 and 4 are in complementary PWM mode or reset-synchronous PWM in

using the chopping output function, the PWM output level should be set to high active.

12.7.21 Cautions on Carrying Out Buffer Operation of Channel 0 in PWM Mode Excluded)

In PWM mode 1, the TGRA and TGRB registers are used in pairs and PWM waveform to the TIOCA pin. In the same manner, the TGRC and TGRD registers are used in pairs waveform is output to the TIOCC pin. If either the TGRC or TGRD register is operating buffer register, the TIOCC pin cannot execute default output setting or PWM waveform with the I/O control register (TIOR).

When restarting with sync clear, the following operations may occur:

- 1. When restarting with sync clear, the next set value is used for the PWM duty, however following set value may be used by mistake.
- 2. If sync clear and the setting of the value following the next value of PWM duty (writ TGR4D) occurs at the same time, the next set value may be overwritten.

How to avoid 1

When selecting the mode to transfer using the crest/trough in the complementary PWM to mode, set the value following the next value of the PWM duty (write to TGR4D) while the temporary register is not executing comparisons. Furthermore, set the occurrence timing clear while the temporary register is not executing comparisons.

When selecting the mode to transfer using the crest in the transfer mode, set the value fol

the next value of the PWM duty (write to TGR4D) while the temporary register is not excomparisons and while TCNT3 and TCNT4 are counting up. Furthermore, set the occurr timing of sync clear while the temporary register is not executing comparisons and while and TCNT4 are counting up.

When selecting the mode to transfer using the trough in the transfer mode, set the value ff the next value of the PWM duty (write to TGR4D) while the temporary register is not excomparisons and while TCNT3 and TCNT4 are counting down. Furthermore, set the occ timing of sync clear while the temporary register is not executing comparisons and while

How to avoid 2

and TCNT4 are counting down.

Regardless of the transfer mode, set so that the sync clear and the setting of the value foll the next value (write to TGR4D) does not occur at the same time.

410



12.8 MTU Output Pin Initialization

12.8.1 Operating Modes

The MTU has the following six operating modes. Waveform output is possible in all of modes.

- Normal mode (channels 0 and 4)
- PWM mode 1 (channels 0 and 4)
- PWM mode 2 (channels 0 and 2)
- Phase counting modes 1–4 (channels 1 and 2)
- Complementary PWM mode (channels 3 and 4)
- Reset-synchronous PWM mode (channels 3 and 4)

The MTU output pin initialization method for each of these modes is described in this se

12.8.2 Reset Start Operation

The MTU output pins (TIOC*) are initialized low by a reset and in standby mode. Since function selection is performed by the pin function controller (PFC), when the PFC is set MTU pin states at that point are output to the ports. When MTU output is selected by the immediately after a reset, the MTU output initial level, low, is output directly at the port the active level is low, the system will operate at this point, and therefore the PFC setting

be made after initialization of the MTU output pins is completed.

Note: Channel number and port notation are substituted for *.

Before	Normal	PWM1	PWM2	PCM	CPWM	RPV
Normal	(1)	(2)	(3)	(4)	(5)	(6)
PWM1	(7)	(8)	(9)	(10)	(11)	(12)
PWM2	(13)	(14)	(15)	(16)	None	Non
PCM	(17)	(18)	(19)	(20)	None	Non
CPWM	(21)	(22)	None	None	(23)	(24)
RPWM	(25)	(26)	None	None	(27)	(28)

After

Legend:

Normal: Normal mode PWM1: PWM mode 1 PWM2: PWM mode 2

PCM: Phase counting modes 1–4
CPWM: Complementary PWM mode
RPWM: Reset-synchronous PWM mode

The above abbreviations are used in some places in following descriptions.

12.8.4 Overview of Initialization Procedures and Mode Transitions in Case of Erduring Operation, Etc.

- When making a transition to a mode (Normal, PWM1, PWM2, PCM) in which the pin level is selected by the timer I/O control register (TIOR) setting, initialize the pins by a TIOR setting.
- In PWM mode 1, since a waveform is not output to the TIOC*B (TIOC *D) pin, setti will not initialize the pins. If initialization is required, carry it out in normal mode, the to PWM mode 1.

412



accordance with the mode setting procedure (TOCR setting, TMDR setting, TOER s

Pin initialization procedures are described below for the numbered combinations in table. The active level is assumed to be low.

Note: Channel number is substituted for * indicated in this article.

Figure 12.96 Error Occurrence in Normal Mode, Recovery in Normal Mod

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- 2. After a reset, the TMDR setting is for normal mode.
- 3. For channels 3 and 4, enable output with TOER before initializing the pins with TIO
- 4. Initialize the pins with TIOR. (The example shows initial high output, with low output compare-match occurrence.)
- 5. Set MTU output with the PFC.
- 6. The count operation is started by TSTR.
- 7. Output goes low on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR.
- 11. Not necessary when restarting in normal mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

414

Figure 12.97 Error Occurrence in Normal Mode, Recovery in PWM Mode

- 1 to 10 are the same as in figure 12.96.
- 11. Set PWM mode 1.
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized. initialization is required, initialize in normal mode, then switch to PWM mode 1.)
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

Figure 12.98 Error Occurrence in Normal Mode, Recovery in PWM Mode

1 to 10 are the same as in figure 12.96.

- 11. Set PWM mode 2.
- 12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initial initialization is required, initialize in normal mode, then switch to PWM mode 2.)
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

Note: PWM mode 2 can only be set for channels 0–2, and therefore TOER setting is no necessary.

416



· - · · · · · · · · · · · · · · · · · ·	
n=0 to 15	,

Figure 12.99 Error Occurrence in Normal Mode, Recovery in Phase Counting

1 to 10 are the same as in figure 12.96.

- 11. Set phase counting mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER not necessary.

PE9	High-Z		 	 	 			
PE11	High-Z		 		 -	!	-	 -

Figure 12.100 Error Occurrence in Normal Mode, Recovery in Complementary Mode

1 to 10 are the same as in figure 12.96.

- 11. Initialize the normal mode waveform generation section with TIOR.
- 12. Disable operation of the normal mode waveform generation section with TIOR.
- 13. Disable channel 3 and 4 output with TOER.
- 14. Select the complementary PWM output level and cyclic output enabling/disabling was TOCR.
- 15. Set complementary PWM.
- 16. Enable channel 3 and 4 output with TOER.
- 17. Set MTU output with the PFC.
- 18. Operation is restarted by TSTR.

PE9	High-Z			
PE11	High-Z		 	

Figure 12.101 Error Occurrence in Normal Mode, Recovery in Reset-Synchr PWM Mode

1 to 13 are the same as in figure 12.100.

- 14. Select the reset-synchronous PWM output level and cyclic output enabling/disablin TOCR.
- 15. Set reset-synchronous PWM.
- 16. Enable channel 3 and 4 output with TOER.
- 17. Set MTU output with the PFC.
- 18. Operation is restarted by TSTR.

Figure 12.102 Error Occurrence in PWM Mode 1, Recovery in Normal Mod

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- 2. Set PWM mode 1.
- 3. For channels 3 and 4, enable output with TOER before initializing the pins with TIO
- 4. Initialize the pins with TIOR. (The example shows initial high output, with low output compare-match occurrence. In PWM mode 1, the TIOC*B side is not initialized.)
- 5. Set MTU output with the PFC.
- 6. The count operation is started by TSTR.
- 7. Output goes low on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR.
- 11. Set normal mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

420

Figure 12.103 Error Occurrence in PWM Mode 1, Recovery in PWM Mod

- 1 to 10 are the same as in figure 12.102.
- 11. Not necessary when restarting in PWM mode 1.
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

Figure 12.104 Error Occurrence in PWM Mode 1, Recovery in PWM Mode

1 to 10 are the same as in figure 12.102.

- 11. Set PWM mode 2.
- 12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initial
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

Note: PWM mode 2 can only be set for channels 0–2, and therefore TOER setting is no necessary.

PEn	1	High-Z	1	- 1	1	1	 	 !	!	1
		'	'	' '	-	,	 	 ,		
n=0 to 15										

Figure 12.105 Error Occurrence in PWM Mode 1, Recovery in Phase Counting

1 to 10 are the same as in figure 12.102.

- 11. Set phase counting mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER not necessary.

PE9 —		High-Z			i	L					
1111	1		-	 	 !	ī	 	 	 T		7
PE11 —		High-Z	1								
							 	 ,	 	,	

Figure 12.106 Error Occurrence in PWM Mode 1, Recovery in Complement PWM Mode

1 to 10 are the same as in figure 12.102.

- 11. Set normal mode for initialization of the normal mode waveform generation section.
- 12. Initialize the PWM mode 1 waveform generation section with TIOR.
- 13. Disable operation of the PWM mode 1 waveform generation section with TIOR.
- 14. Disable channel 3 and 4 output with TOER.
- 15. Select the complementary PWM output level and cyclic output enabling/disabling was TOCR.
- 16. Set complementary PWM.
- 17. Enable channel 3 and 4 output with TOER.
- 18. Set MTU output with the PFC.
- 19. Operation is restarted by TSTR.

PE9 —	-	High-Z	-			-	;	:	:	1	:	1	: :
		1	_		!	!		 					
PE11 —	- 1	High-Z	İ		-		i			 1		İ	i i
			•	•			•	 ,	,	 	,		,,-

Figure 12.107 Error Occurrence in PWM Mode 1, Recovery in Reset-Synchr PWM Mode

1 to 14 are the same as in figure 12.106.

- 15. Select the reset-synchronous PWM output level and cyclic output enabling/disablin TOCR.
- 16. Set reset-synchronous PWM.
- 17. Enable channel 3 and 4 output with TOER.
- 18. Set MTU output with the PFC.
- 19. Operation is restarted by TSTR.

Figure 12.108 Error Occurrence in PWM Mode 2, Recovery in Normal Mod

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- 2. Set PWM mode 2.
- 3. Initialize the pins with TIOR. (The example shows initial high output, with low output compare-match occurrence. In PWM mode 2, the cycle register pins are not initialized example, TIOC *A is the cycle register.)
- 4. Set MTU output with the PFC.
- 5. The count operation is started by TSTR.
- 6. Output goes low on compare-match occurrence.
- 7. An error occurs.
- 8. Set port output with the PFC and output the inverse of the active level.
- 9. The count operation is stopped by TSTR.
- 10. Set normal mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

Figure 12.109 Error Occurrence in PWM Mode 2, Recovery in PWM Mod

- 1 to 9 are the same as in figure 12.108.
- 10. Set PWM mode 1.
- 11. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized.
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

Figure 12.110 Error Occurrence in PWM Mode 2, Recovery in PWM Mode

1 to 9 are the same as in figure 12.108.

- 10. Not necessary when restarting in PWM mode 2.
- 11. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initial
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

PEn	¦High-Z¦	1	- 1	L	1	. ! !
n=0 to 15		7		1	1	· T
11-0 10 10						

Figure 12.111 Error Occurrence in PWM Mode 2, Recovery in Phase Counting

- 1 to 9 are the same as in figure 12.108.
- 10. Set phase counting mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

Figure 12.112 Error Occurrence in Phase Counting Mode, Recovery in Normal

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- 2. Set phase counting mode.
- 3. Initialize the pins with TIOR. (The example shows initial high output, with low output compare-match occurrence.)
- 4. Set MTU output with the PFC.
- 5. The count operation is started by TSTR.
- 6. Output goes low on compare-match occurrence.
- 7. An error occurs.
- 8. Set port output with the PFC and output the inverse of the active level.
- 9. The count operation is stopped by TSTR.
- 10. Set in normal mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

Figure 12.113 Error Occurrence in Phase Counting Mode, Recovery in PWM

- 1 to 9 are the same as in figure 12.112.
- 10. Set PWM mode 1.
- 11. Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

Figure 12.114 Error Occurrence in Phase Counting Mode, Recovery in PWM M

- 1 to 9 are the same as in figure 12.112.
- 10. Set PWM mode 2.
- 11. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initial
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

PEn	High-Z	l	:	 -	;	;	1
	1	,	-	 	-,	7	,
n=0 to 15							

Figure 12.115 Error Occurrence in Phase Counting Mode, Recovery in Ph Counting Mode

- 10. Not necessary when restarting in phase counting mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

PE8	; Hign-Z ;		_	-		-
PE9 —	High-Z		Ш			
		T				1
PE11 —	High-Z					
				•	•	

Figure 12.116 Error Occurrence in Complementary PWM Mode, Recovery Normal Mode

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- Select the complementary PWM output level and cyclic output enabling/disabling w. TOCR.
- 3. Set complementary PWM.
- 4. Enable channel 3 and 4 output with TOER.
- 5. Set MTU output with the PFC.
- 6. The count operation is started by TSTR.
- 7. The complementary PWM waveform is output on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR. (MTU output becomes the complementary output initial value.)
- 11. Set normal mode. (MTU output goes low.)
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

PE8	, High-Z				
	<u> </u>		<u> </u>	<u>i i i</u>	 ii
PE9 —	High-Z	l	:Ш		
	1 1 1				
PE11 —	High-Z				
		,	,		

Figure 12.117 Error Occurrence in Complementary PWM Mode, Recovery in Mode 1

- 11. Set PWM mode 1. (MTU output goes low.)
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

Po	ort output			! !		 						
	PE8	High-Z										
				<u></u>								
	PE9 —	High-Z				:					i I I	
			ı			 						
	PE11 —	High-Z	į	l	ì	į		į	i	i		
				,			,		,		,	

Figure 12.118 Error Occurrence in Complementary PWM Mode, Recovery Complementary PWM Mode

- 11. Set MTU output with the PFC.
- 12. Operation is restarted by TSTR.
- 13. The complementary PWM waveform is output on compare-match occurrence.

436

Port output										
PE8	High	n-Z			1					
PE9 —	High	n-Z						:		
				 	1	 		 		
PE11	High	ı-Z			i				İ	i
				 		 ,	,	 ,	,	

Figure 12.119 Error Occurrence in Complementary PWM Mode, Recovery
Complementary PWM Mode

- 11. Set normal mode and make new settings. (MTU output goes low.)
- 12. Disable channel 3 and 4 output with TOER.
- 13. Select the complementary PWM mode output level and cyclic output enabling/disal TOCR.
- 14. Set complementary PWM.
- 15. Enable channel 3 and 4 output with TOER.
- 16. Set MTU output with the PFC.
- 17. Operation is restarted by TSTR.

PE0	\vdash				_		 	 		
PE9		High-Z								
		1	 		\equiv	 	 	 	1	 1
PE11 —		High-Z								
		•	 ,	-		 	 	 	,	

Figure 12.120 Error Occurrence in Complementary PWM Mode, Recovery in Reset-Synchronous PWM Mode

- 11. Set normal mode. (MTU output goes low.)
- 12. Disable channel 3 and 4 output with TOER.
- 13. Select the reset-synchronous PWM mode output level and cyclic output enabling/dis with TOCR.
- 14. Set reset-synchronous PWM.
- 15. Enable channel 3 and 4 output with TOER.
- 16. Set MTU output with the PFC.
- 17. Operation is restarted by TSTR.

PE8	, Figir-Z	' .		_ !			 	!
PE9	High-Z			!			! !	
1000					1	1	 	1
PE11	High-Z		Ш	1				
					,	 ,	 	

Figure 12.121 Error Occurrence in Reset-Synchronous PWM Mode, Recovery in Normal Mode

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- Select the reset-synchronous PWM output level and cyclic output enabling/disablin TOCR.
- 3. Set reset-synchronous PWM.
- 4. Enable channel 3 and 4 output with TOER.
- 5. Set MTU output with the PFC.
- 6. The count operation is started by TSTR.
- 7. The reset-synchronous PWM waveform is output on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR. (MTU output becomes the reset-synchron output initial value.)
- 11. Set normal operating mode. (MTU positive phase output is low, and negative phase high.)
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

PE8	i nign-z				1	 !	<u>.</u>	!	
PE9	High-Z		Ш	:		 ! ! !			
	1 1				1				_
PE11	High-Z		\prod		<u> </u>				
					.,	 ,	, ·	,	

Figure 12.122 Error Occurrence in Reset-Synchronous PWM Mode, Recovery in PWM Mode 1

- 11. Set PWM mode 1. (MTU positive phase output is low, and negative phase output is law, and negative phase output is law.)
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized.)
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

PE8	i ligii-z i	 	
PE9	High-Z		
PE11	High-Z		
		 	 ,,

Figure 12.123 Error Occurrence in Reset-Synchronous PWM Mode, Recovery in Complementary PWM Mode

- 11. Disable channel 3 and 4 output with TOER.
- 12. Select the complementary PWM output level and cyclic output enabling/disabling v TOCR.
- 13. Set complementary PWM. (The MTU cyclic output pin goes low.)
- 14. Enable channel 3 and 4 output with TOER.
- 15. Set MTU output with the PFC.
- 16. Operation is restarted by TSTR.

PE8	i ligh-z		 	_	
PE9	High-Z				
PE11	High-Z			[
		,	 		

Figure 12.124 Error Occurrence in Reset-Synchronous PWM Mode, Recovery in Reset-Synchronous PWM Mode

- 11. Set MTU output with the PFC.
- 12. Operation is restarted by TSTR.
- 13. The reset-synchronous PWM waveform is output on compare-match occurrence.

- Each of the $\overline{POE0}$ – $\overline{POE3}$ input pins can be set for falling edge, $\phi/8 \times 16$, $\phi/16 \times 16$, or 16 low-level sampling.
- High-current pins can be set to high-impedance state by POE0–POE3 pin falling-edglevel sampling.
- High-current pins can be set to high-impedance state when the high-current pin outp are compared and simultaneous low-level output continues for one cycle or more (ex 33.3 MHz version).
- Interrupts can be generated by input-level sampling or output-level comparison result




Figure 12.125 POE Block Diagram

444

Pin Combination	I/O	Description
PE09/TIOC3B and PE11/TIOC3D	Output	All high-current pins are made high-imped state when the pins simultaneously output for longer than 1 cycle.
PE12/TIOC4A and PE14/TIOC4C/DACK0/AH	Output	All high-current pins are made high-imped state when the pins simultaneously output for longer than 1 cycle.
PE13/TIOC4B/MRES and PE15/TIOC4D/DACK1/ĪRQOUT	Output	All high-current pins are made high-imped state when the pins simultaneously output for longer than 1 cycle.

12.9.4 Register Configuration

The POE has the two registers shown in table 12.20. The input level control/status regist controls both $\overline{POE0}$ – $\overline{POE3}$ pin input signal detection and interrupts. The output level control/status register (OCSR) controls both the enable/disable of output comparison an interrupts.

Table 12.20 Input Level Control/Status Register Configuration

Name	Abbreviation	R/W	Initial Value	Address	Acces
Input level control/status register	ICSR	R/(W)*1	H'0000	H'FFFF83C0 H'FFFF83C1	8, 16,
Output level control/status register	OCSR	R/(W)*2	H'0000	H'FFFF83C2 H'FFFF83C3	8, 16,

Notes: *1 Only 0 writes to bits 15–12 are possible to clear the flags.

*2 Only 0 writes to bits 15 are possible to clear the flags.



Bit:	7	6	5	4	3	2	1
	POE3M1	POE3M0	POE2M1	POE2M0	POE1M1	POE1M0	POE0M1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Note: * Only 0 writ	es are pos	sible to cl	ear the fla	gs.			
 Bit 15—POE3 Flag (POE3F): This flag indicates that a high impedance request has be to the POE3 pin. 							

0

R/(W)*

0

R/(W)*

0

R

0

R

0

R

Bit 15: POE3F	Description
0	Clear condition: By writing 0 to POE3F after reading a PO (initial value)
1	Set condition: When the input set by ICSR bits 7 and 6 of the POE3 pin

• Bit 14—POE2 Flag (POE2F): This flag indicates that a high impedance request has b

Description

)	Clear condition: By writing 0 to POE2F after reading a PC (initial value)
	Set condition: When the input set by ICSR bits 5 and 4 or the POE2 pin

Initial value:

to the $\overline{POE2}$ pin.

Bit 14: POE2F

R/W:

0

R/(W)*

0

R/(W)*

RENESAS

446

	(initial value)
1	Set condition: When the input set by ICSR bits 1 and 0 the $\overline{\text{POE0}}$ pin
• Bit	s 11–9—Reserved: These bits always read as 0. The write value should always be
	8—Port Interrupt Enable (PIE): Enables or disables interrupt requests when any
PC	EOF–POE3F bits of the ICSR are set to 1.

0

Bit 8: PIE

Bit 7:

POE3M1

Clear condition: By writing 0 to POE0F after reading a F

Accept request on falling edge of POE3 input. (initial

Accept request when POE3 input has been sample

\$\\phi/8\$ clock pulses, and all are low level.

0	Interrupt requests disabled (initial value)
1	Interrupt requests enabled
•	Bits 7 and 6—POE3 Mode 1, 0 (POE3M1 and POE3M0): These bits select the input

Description

the POE3 pin.

Bit 6:

0

1

POE3M0

Description

1	0	Accept request when $\overline{POE3}$ input has been sample $\phi/16$ clock pulses, and all are low level.
	1	Accept request when POE3 input has been sample φ/128 clock pulses, and all are low level.



• Bits 3 and 2—POE1 Mode 1, 0 (POE1M1 and POE1M0): These bits select the input the POE1 pin.

Bit 3: POE1M1	Bit 2: POE1M0	Description
0	0	Accept request on falling edge of POE1 input. (initial
	1	Accept request when $\overline{\text{POE1}}$ input has been sampled $\phi/8$ clock pulses, and all are low level.
1	0	Accept request when POE1 input has been sampled φ/16 clock pulses, and all are low level.
	1	Accept request when POE1 input has been sampled φ/128 clock pulses, and all are low level.

Bits 1 and 0—POE0 Mode 1, 0 (POE0M1 and POE0M0): These bits select the input to the POE0 pin.

Bit 1:	Bit 0:	
POE0M1	POE0M0	Description
0	0	Accept request on falling edge of POE0 input. (initial
	1	Accept request when POE0 input has been sampled φ/8 clock pulses, and all are low level.
1	0	Accept request when POE0 input has been sampled φ/16 clock pulses, and all are low level.
	1	Accept request when POE0 input has been sampled $\phi/128$ clock pulses, and all are low level.

Bit:	7	6	5	4	3	2	1
	_		_		_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

Note: * Only 0 writes are possible to clear the flag.

Bit 15—Output Short Flag (OSF): This flag indicates that among the three pairs of 2
outputs compared, the outputs of at least one pair have simultaneously become Low
output.

Bit 15: OSF	Description
0	Clear condition: By writing 0 to OSF after reading an OSF = 1 (init
1	Set condition: When any one pair of the 2-phase outputs simultandecome Low level

• Bits 14–10—Reserved: These bits always read as 0. The write value should always be

0	Output level compare disabled (initial value)
1	Output level compare enabled; makes an output high impedance r when OSF = 1.

• Bit 8—Output Short Interrupt Enable (OIE): Makes interrupt requests when the OSF OCSR is set.

Bit 8: OIE	Description
0	Interrupt requests disabled (initial value)
1	Interrupt requests enabled

• Bits 7–0—Reserved: Always read as 0, and cannot be modified.




Figure 12.126 Low-Level Detection Operation

Figure 12.127 Output-Level Detection Operation

12.11.3 Release from High-Impedance State

High-current pins that have entered high-impedance state due to input-level detection car released either by returning them to their initial state with a power-on reset, or by clearing the bit 12–15 (POE0F–POE3F) flags of the ICSR. High-current pins that have become hi impedance due to output-level detection can be released either by returning them to their state with a power-on reset, or by first clearing bit 9 (OCE) of the OCSR to disable output compares, then clearing the bit 15 (OSF) flag. However, when returning from high-imped state by clearing the OSF flag, always do so only after outputting a high level from the hi current pins (TIOC3B, TIOC3D, TIOC4A, TIOC4B, TIOC4C, and TIOC4D). High-level can be achieved by setting the MTU internal registers. See section 12.2, MTU Register Descriptions, for details.

452




Figure 12.128 Last Transition Edge Detection Operation

12.11.5 Usage Notes

To perform POE level detection, first set POE input to high level.

13.1.1 Features

- Works in watchdog timer mode or interval timer mode.
- Outputs WDTOVF in the watchdog timer mode. When the counter overflows in the timer mode, overflow signal WDTOVF is output externally. You can select whether the chip internally when this happens. Either the power-on reset or manual reset sign selected as the internal reset signal.
- Generates interrupts in the interval timer mode. When the counter overflows, it gene interval timer interrupt.
- Clears standby mode.
- Works with eight counter input clocks.




Figure 13.1 WDT Block Diagram

The type of reset can be selected (power-on or manual).

13.1.3 Pin Configuration

Table 13.1 shows the pin configuration.

Table 13.1 Pin Configuration

Pin	Abbreviation	I/O	Function
Watchdog timer overflow	WDTOVF	0	Outputs the counter overflow sigr watchdog timer mode

register

Notes: *1 Write by word transfer. It cannot be written in byte or longword.

- *2 Read by byte transfer. It cannot be read in word or longword.
- *3 Only 0 can be written in bit 7 to clear the flag.

13.2 Register Descriptions

13.2.1 Timer Counter (TCNT)

in the WT/IT bit of the TCSR.

more difficult to write to. See section 13.2.4, Register Access, for details.) When the time bit (TME) in the timer control/status register (TCSR) is set to 1, the watchdog timer courcounting pulses of an internal clock selected by clock select bits 2–0 (CKS2–CKS0) in twhen the value of the TCNT overflows (changes from H'FF to H'00), a watchdog timer signal (WDTOVF) or interval timer interrupt (ITI) is generated, depending on the mode

The TCNT is an 8-bit read/write upcounter. (The TCNT differs from other registers in the total state of the

The TCNT is initialized to H'00 by a power-on reset and when the TME bit is cleared to initialized in the standby mode. The TCNT is not initialized by a manual reset from an esource (MRES), but is initialized by a manual reset from the WDT.

Bit:	7	6	5	4	3	2	1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value:	0	0	0	1	1	0	0
R/W:	R/(W)	R/W	R/W	R	R	R/W	R/W

Bit 7—Overflow Flag (OVF): Indicates that the TCNT has overflowed from H'FF to I the interval timer mode. It is not set in the watchdog timer mode.
 Bit 7: OVF Description

Bit 7: OVF	Description
0	No overflow of TCNT in interval timer mode (initial value)
	Cleared by reading OVF, then writing 0 in OVF
1	TCNT overflow in the interval timer mode

• Bit 6—Timer Mode Select (WT/IT): Selects whether to use the WDT as a watchdog t interval timer. When the TCNT overflows, the WDT either generates an interval time interrupt (ITI) or generates a WDTOVF signal, depending on the mode selected.

1 \ /	
Bit 6: WT/IT	Description
0	Interval timer mode: interval timer interrupt request to the CPU TCNT overflows (initial value)
1	Watchdog timer mode: WDTOVF signal output externally wher overflows. (Section 13.2.3, Reset Control/Status Register (RST describes in detail what happens when TCNT overflows in the timer mode.)

		Bit 0: CKS0	Description			
Bit 2: CKS2	Bit 1: CKS1		Clock Source	Overflow Interval* (\phi = 28.7 MHz)		
0	0	0	φ/2 (initial value)	17.9 µs		
0	0	1	φ/64	573.4 μs		
0	1	0	φ/128	1.1 ms		
0	1	1	φ/256	2.3 ms		
1	0	0	φ/512	4.6 ms		
1	0	1	ф/1024	9.2 ms		
1	1	0	ф/4096	36.7 ms		
1	1	1	φ/8192	73.4 ms		

1 1 1 φ/8192 73.4 ms

Note: * The overflow interval listed is the time from when the TCNT begins counting at lan overflow occurs.



Note: * Only 0 can be written in bit 7 to clear the flag.

• Bit 7—Watchdog Timer Overflow Flag (WOVF): Indicates that the TCNT has overflow (H'FF-H'00) in the watchdog timer mode. It is not set in the interval timer mode.

Bit 7: WOVF	Description
0	No TCNT overflow in watchdog timer mode (initial value)
	Cleared when software reads WOVF, then writes 0 in WOVF
1	Set by TCNT overflow in watchdog timer mode

• Bit 6—Reset Enable (RSTE): Selects whether to reset the chip internally if the TCNT overflows in the watchdog timer mode.

Bit 6: RSTE	Description
0	Not reset when TCNT overflows (initial value). LSI not reset int but TCNT and TCSR reset within WDT.
1	Reset when TCNT overflows

• Bit 5—Reset Select (RSTS): Selects the type of internal reset generated if the TCNT of

in the watchdog timer mode.

it 5: RSTS Description

Bit 5: RSTS	Description	
0	Power-on reset (initial value)	
1	Manual reset	

• Bits 4–0—Reserved: These bits always read as 1. The write value should always be 1



460




Figure 13.2 Writing to the TCNT and TCSR

Writing to the RSTCSR: The RSTCSR must be written by a word access to address H'FFFF8612. It cannot be written by byte transfer instructions.

Procedures for writing 0 in WOVF (bit 7) and for writing to RSTE (bit 6) and RSTS (bit different, as shown in figure 13.3.

To write 0 in the WOVF bit, the write data must be H'A5 in the upper byte and H'00 in to byte. This clears the WOVF bit to 0. The RSTE and RSTS bits are not affected. To write RSTE and RSTS bits, the upper byte must be H'5A and the lower byte must be the write values of bits 6 and 5 of the lower byte are transferred to the RSTE and RSTS bits, respectively.

other registers. Use byte transfer instructions. The read addresses are H'FFFF8610 for the H'FFFF8611 for the TCNT, and H'FFFF8613 for the RSTCSR.

13.3 Operation

13.3.1 Watchdog Timer Mode

To use the WDT as a watchdog timer, set the WT/ $\overline{\text{IT}}$ and TME bits of the TCSR to 1. Soft must prevent TCNT overflow by rewriting the TCNT value (normally by writing H'00) be overflow occurs. No TCNT overflows will occur while the system is operating normally, TCNT fails to be rewritten and overflows occur due to a system crash or the like, a $\overline{\text{WDT}}$ signal is output externally (figure 13.4). The $\overline{\text{WDTOVF}}$ signal can be used to reset the sy $\overline{\text{WDTOVF}}$ signal is output for 128 ϕ clock cycles.

If the RSTE bit in the RSTCSR is set to 1, a signal to reset the chip will be generated into simultaneous to the \overline{WDTOVF} signal when TCNT overflows. Either a power-on reset or reset can be selected by the RSTS bit. The internal reset signal is output for 512 φ clock of

When a watchdog overflow reset is generated simultaneously with a reset input at the \overline{RES} reset takes priority, and the WOVF bit is cleared to 0.

The following are not initialized a WDT reset signal:

- The MTU's POE (Port Output Enable) function register
- PFC (Pin Function Controller) function register
- I/O port register

Initializing is only possible by external power-on reset.

462




Figure 13.4 Operation in the Watchdog Timer Mode




Figure 13.5 Operation in the Interval Timer Mode

13.3.3 Clearing the Standby Mode

The watchdog timer has a special function to clear the standby mode with an NMI interrusing the standby mode, set the WDT as described below.

Before Transition to the Standby Mode: The TME bit in the TCSR must be cleared to the watchdog timer counter before it enters the standby mode. The chip cannot enter the smode while the TME bit is set to 1. Set bits CKS2–CKS0 so that the counter overflow intequal to or longer than the oscillation settling time. See sections 25.3, and 26.3, AC Characteristics, for the oscillation settling time.

Recovery from the Standby Mode: When an NMI request signal is received in standby the clock oscillator starts running and the watchdog timer starts incrementing at the rate s by bits CKS2–CKS0 before the standby mode was entered. When the TCNT overflows (of from H'FF to H'00), the clock is presumed to be stable and usable; clock signals are supplentire chip and the standby mode ends.

For details on the standby mode, see section 24, Power-Down State.




Figure 13.6 Timing of Setting the OVF

13.3.5 Timing of Setting the Watchdog Timer Overflow Flag (WOVF)

When the TCNT overflows in the watchdog timer mode, the WOVF bit of the RSTCSR and a WDTOVF signal is output. When the RSTE bit is set to 1, TCNT overflow enable internal reset signal to be generated for the entire chip (figure 13.7).




Figure 13.7 Timing of Setting the WOVF Bit




Figure 13.8 Contention between TCNT Write and Increment

13.4.2 Changing CKS2-CKS0 Bit Values

If the values of bits CKS2–CKS0 are altered while the WDT is running, the count may in incorrectly. Always stop the watchdog timer (by clearing the TME bit to 0) before changing values of bits CKS2–CKS0.

13.4.3 Changing between Watchdog Timer/Interval Timer Modes

To prevent incorrect operation, always stop the watchdog timer (by clearing the TME bit before switching between interval timer mode and watchdog timer mode.

466






Figure 13.9 Example of a System Reset Circuit with a WDTOVF Signal

13.4.5 Internal Reset with the Watchdog Timer

If the RSTE bit is cleared to 0 in the watchdog timer mode, the LSI will not reset international TCNT overflow occurs, but the TCNT and TCSR in the WDT will reset.

Select asynchronous or clock synchronous as the serial communications mode.

twelve selectable serial data communication formats.

- Asynchronous mode: Serial data communications are synched by start-stop in ch
 - units. The SCI can communicate with a universal asynchronous receiver/transmi (UART), an asynchronous communication interface adapter (ACIA), or any other employs a standard asynchronous serial communication. It can also communicate or more other processors using the multiprocessor communication function. The

communication function. There is one serial data communication format.

Full duplex communication: The transmitting and receiving sections are independen

- Data length: seven or eight bits
- Stop bit length: one or two bits
- Parity: even, odd, or none
- Multiprocessor bit: one or none
- Receive error detection: parity, overrun, and framing errors
- Break detection: by reading the RxD level directly when a framing error occurs
- Clocked synchronous mode: Serial data communication is synchronized with a c signal. The SCI can communicate with other chips having a clock synchronous
 - Data length: eight bits
- Receive error detection: overrun errors

(external).

- SCI can transmit and receive simultaneously. Both sections use double buffering, so continuous data transfer is possible in both the transmit and receive directions.
- On-chip baud rate generator with selectable bit rates.
- Internal or external transmit/receive clock source: baud rate generator (internal) or S
- Four types of interrupts: Transmit-data-empty, transmit-end, receive-data-full, and re error interrupts are requested independently. The transmit-data-empty and receive-data interrupts can start the direct memory access controller (DMAC)/data transfer control to transfer data.




Figure 14.1 SCI Block Diagram

14.1.4 Register Configuration

Table 14.2 summarizes the SCI internal registers. These registers select the communicat (asynchronous or clock synchronous), specify the data format and bit rate, and control the transmitter and receiver sections.

امندنما

Table 14.2 Registers

Channel	Name	Abbreviation	R/W	Initial Value	Address*2
0	Serial mode register	SMR0	R/W	H'00	H'FFFF81A0
	Bit rate register	BRR0	R/W	H'FF	H'FFFF81A1
	Serial control register	SCR0	R/W	H'00	H'FFFF81A2
	Transmit data register	TDR0	R/W	H'FF	H'FFFF81A3
	Serial status register	SSR0	R/(W)*1	H'84	H'FFFF81A4
	Receive data register	RDR0	R	H'00	H'FFFF81A5
1	Serial mode register	SMR1	R/W	H'00	H'FFFF81B0
	Bit rate register	BRR1	R/W	H'FF	H'FFFF81B1
	Serial control register	SCR1	R/W	H'00	H'FFFF81B2
	Transmit data register	TDR1	R/W	H'FF	H'FFFF81B3
	Serial status register	SSR1	R/(W)*1	H'84	H'FFFF81B4
	Receive data register	RDR1	R	H'00	H'FFFF81B5

Notes: *1 The only value that can be written is a 0 to clear the flags.

^{*2} Do not access empty addresses.



. . . .

14.2.2 Receive Data Register (RDR)

The receive data register (RDR) stores serial receive data. The SCI completes the reception byte of serial data by moving the received data from the receive shift register (RSR) into for storage. The RSR is then ready to receive the next data. This double buffering allows to receive data continuously.

The CPU can read but not write the RDR. The RDR is initialized to H'00 by a power-on r standby mode. Manual reset does not initialize RDR.

Bit:	7	6	5	4	3	2	1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

14.2.3 Transmit Shift Register (TSR)

The transmit shift register (TSR) transmits serial data. The SCI loads transmit data from transmit data register (TDR) into the TSR, then transmits the data serially from the TxD I (bit 0) first. After transmitting one data byte, the SCI automatically loads the next transmitrom the TDR into the TSR and starts transmitting again. If the TDRE bit of the SSR is 1 however, the SCI does not load the TDR contents into the TSR.

472

The CPU can always read and write the TDR. The TDR is initialized to H'FF by a powe or in standby mode. Manual reset does not initialize TDR.

Bit:	7	6	5	4	3	2	1
Initial value:	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

14.2.5 Serial Mode Register (SMR)

The serial mode register (SMR) is an 8-bit register that specifies the SCI serial commun format and selects the clock source for the baud rate generator.

The CPU can always read and write the SMR. The SMR is initialized to H'00 by a power or in standby mode. Manual reset does not initialize SMR.

Bit:	7	6	5	4	3	2	1
	C/A	CHR	PE	O/Ē	STOP	MP	CKS1
Initial value:	0	0	0	0	0	0	0
R/W·	R/W	R/W	R/W	R/W	R/W	R/W	R/W

• Bit 5—Parity Enable (PE): Selects whether to add a parity bit to transmit data and to a parity of receive data, in the asynchronous mode. In the clock synchronous mode, a parity of receive data, in the asynchronous mode aparity bit to transmit data and to a parity of receive data, in the asynchronous mode. In the clock synchronous mode, a parity bit to transmit data and to a parity bit to transmit data and to a parity bit to transmit data and to a parity of receive data, in the asynchronous mode. In the clock synchronous mode, a parity bit to transmit data and to a parity bit to transmit data and to a parity bit to transmit data and to a parity bit to transmit data and to a parity of receive data, in the asynchronous mode. In the clock synchronous mode, a parity bit to transmit data and to a parity of receive data, in the asynchronous mode.

Bit 5: PE	Description
0	Parity bit not added or checked (initial value)
1	Parity bit added and checked. When PE is set to 1, an even of parity bit is added to transmit data, depending on the parity mosetting. Receive data parity is checked according to the even/mode setting.

Bit 4—Parity Mode (O/E): Selects even or odd parity when parity bits are added and of the O/E setting is used only in asynchronous mode and only when the parity enable be set to 1 to enable parity addition and check. The O/E setting is ignored in the clock synchronous mode, or in the asynchronous mode when parity addition and check is displayed.

Bit 4: O/E	Description			
0	Even parity (initial value). If even parity is selected, the parity be added to transmit data to make an even number of 1s in the transmit character and parity bit combined. Receive data is checked to has an even number of 1s in the received character and parity combined.			
1	Odd parity. If odd parity is selected, the parity bit is added to tradata to make an odd number of 1s in the transmitted character			

parity bit combined. Receive data is checked to see if it has an number of 1s in the received character and parity bit combined Bit 2—Multiprocessor Mode (MP): Selects multiprocessor format. When multiproces format is selected, settings of the parity enable (PE) and parity mode (O/E) bits are in the MP bit setting is used only in the asynchronous mode; it is ignored in the clock synchronous mode. For the multiprocessor communication function, see section 14.3 Multiprocessor Communication.

Bit 2: MP	Description
0	Multiprocessor function disabled (initial value)
1	Multiprocessor format selected

• Bits 1 and 0—Clock Select 1 and 0 (CKS1 and CKS0): These bits select the internal source of the on-chip baud rate generator. Four clock sources are available; φ, φ/4, φ/6/4. For further information on the clock source, bit rate register settings, and baud

section 14.2.8, Bit Rate Register (BRR).

Bit 1: CKS1	Bit 0: CKS0	Description
0	0	φ (initial value)
	1	φ/4
1	0	φ/16
	1	φ/64



(TxI) requested when the transmit data register empty bit (TDRE) in the serial status i (SSR) is set to 1 by transfer of serial transmit data from the TDR to the TSR. Bit 7: TIE Description

Bit 7—Transmit Interrupt Enable (TIE): Enables or disables the transmit-data-empty:

0	Transmit-data-empty interrupt request (TxI) is disabled (initial v The TxI interrupt request can be cleared by reading TDRE afte been set to 1, then clearing TDRE to 0, or by clearing TIE to 0.
1	Transmit-data-empty interrupt request (TxI) is enabled

Bit 6—Receive Interrupt Enable (RIE): Enables or disables the receive-data-full interrequested when the receive data register full bit (RDRF) in the serial status register (S to 1 by transfer of serial receive data from the RSR to the RDR. It also enables or disa receive-error interrupt (ERI) requests.

Receive-data-full interrupt (RxI) and receive-error interrupt (ER requests are disabled (initial value). RxI and ERI interrupt requested by reading the RDRF flag or error flag (FER, PER, of after it has been set to 1, then clearing the flag to 0, or by clear to 0.	Bit 6: RIE	Description
	0	requests are disabled (initial value). RxI and ERI interrupt requested by reading the RDRF flag or error flag (FER, PER, after it has been set to 1, then clearing the flag to 0, or by clear

requests are enabled.

Receive-data-full interrupt (RxI) and receive-error interrupt (ER

476

1

0	Receiver disabled (initial value). Clearing RE to 0 does not aff receive flags (RDRF, FER, PER, ORER). These flags retain t previous values.
1	Receiver enabled. Serial reception starts when a start bit is detect the asynchronous mode, or synchronous clock input is detect clock synchronous mode. Select the receive format in the SM setting RE to 1.

Bit 3—Multiprocessor Interrupt Enable (MPIE): Enables or disables multiprocessor The MPIE setting is used only in the asynchronous mode, and only if the multiproce bit (MP) in the serial mode register (SMR) is set to 1 during reception. The MPIE se ignored in the clock synchronous mode or when the MP bit is cleared to 0.

Bit 3: MPIE	Description
0	Multiprocessor interrupts are disabled (normal receive operativalue). MPIE is cleared when the MPIE bit is cleared to 0, or to multiprocessor bit (MPB) is set to 1 in receive data.
1	Multiprocessor interrupts are enabled. Receive-data-full interr requests (RxI), receive-error interrupt requests (ERI), and set RDRF, FER, and ORER status flags in the serial status regist are disabled until data with the multiprocessor bit set to 1 is re
	The SCI does not transfer receive data from the RSR to the R not detect receive errors, and does not set the RDRF, FER, a flags in the serial status register (SSR). When it receives data includes MPB = 1, MPB is set to 1, and the SCI automatically



MPIE to 0, generates RxI and ERI interrupts (if the TIE and R the SCR are set to 1), and allows the FER and ORER bits to

SCK pin function by using the pin function controller (PFC). The CKE0 setting is valid only in the asynchronous mode, and only when the SCI is i clocked (CKE1 = 0). The CKE0 setting is ignored in the clock synchronous mode, or external clock source is selected (CKE1 = 1). Select the SCI operating mode in the se register (SMR) before setting CKE1 and CKE0. For further details on selection of the

clock source, see table 14.9 in section 14.3, Operation.

and CIXEO, the DCIX pin can be used for serial clock output, or serial clock input. Dcic

Bit 1: Bit 0: CKE1 CKE0 Description*1

0 0		Asynchronous mode	Internal clock, SCK pin used for input pin (inpis ignored) or output pin (output level is unde				
		Clock synchronous mode	Internal clock, SCK pin used for synchronous output*2				
0	1	Asynchronous mode	Internal clock, SCK pin used for clock output				
		Clock synchronous mode	Internal clock, SCK pin used for synchronous output				
1	0	Asynchronous mode	External clock, SCK pin used for clock input*				
		Clock synchronous mode	External clock, SCK pin used for synchronou input				

External clock, SCK pin used for clock input

External clock, SCK pin used for synchronou

*2 Initial value. *3 The output clock frequency is the same as the bit rate.

- *4 The input clock frequency is 16 times the bit rate.

Asynchronous mode Clock synchronous mode

1

1



input Notes: *1 The SCK pin is multiplexed with other functions. Use the pin function controller select the SCK function for this pin, as well as the I/O direction.

R/W: R/(W)* R/(W)* R/(W)* R/(W)* R

R

Note: * The only value that can be written is a 0 to clear the flag.

• Bit 7—Transmit Data Register Empty (TDRE): Indicates that the SCI has loaded tra from the TDR into the TSR and new serial transmit data can be written in the TDR.

Bit 7: TDRE	Description
0	TDR contains valid transmit data
	TDRE is cleared to 0 when software reads TDRE after it has been set writes 0 in TDRE or the DMAC or DTC writes data in TDR
1	TDR does not contain valid transmit data (initial value)
	TDRE is set to 1 when the chip is power-on reset or enters standby mobit in the serial control register (SCR) is cleared to 0, or TDR contents into TSR, so new data can be written in TDR

received data is lost.

• Bit 5—Overrun Error (ORER): Indicates that data reception ended abnormally due to overrun error.

Bit 5: ORER	Description
0	Receiving is in progress or has ended normally (initial value). Clearing to 0 in the serial control register does not affect the ORER bit, which retaprevious value.
	ORER is cleared to 0 when the chip is power-on reset or enters standby software reads ORER after it has been set to 1, then writes 0 in ORER
1	A receive overrun error occurred. RDR continues to hold the data receive before the overrun error, so subsequent receive data is lost. Serial receive cannot continue while ORER is set to 1. In the clock synchronous mode transmitting is disabled.
	ORER is set to 1 if reception of the next serial data ends when RDRF is

FER is set to 1 if the stop bit at the end of receive data is checked and be 0

• Bit 3—Parity Error (PER): Indicates that data reception (with parity) ended abnormal a parity error in the asynchronous mode.

Bit 3: PER	Description
0	Receiving is in progress or has ended normally (initial value). Clearing to 0 in the serial control register does not affect the PER bit, which reta previous value.
	PER is cleared to 0 when the chip is power-on reset or enters standby software reads PER after it has been set to 1, then writes 0 in PER
1	A receive parity error occurred. When a parity error occurs, the SCI tra receive data into the RDR but does not set RDRF. Serial receiving can continue while PER is set to 1. In the clock synchronous mode, serial t is also disabled.
	PER is set to 1 if the number of 1s in receive data, including the parity not match the even or odd parity setting of the parity mode bit (O/\overline{E}) in mode register (SMR)



• Bit 1—Multiprocessor Bit (MPB): Stores the value of the multiprocessor bit in receiv when a multiprocessor format is selected for receiving in the asynchronous mode. The a read-only bit and cannot be written.

Bit 1: MPB	Description
0	Multiprocessor bit value in receive data is 0 (initial value). If RE is cleare when a multiprocessor format is selected, the MPB retains its previous
1	Multiprocessor bit value in receive data is 1

Bit 0—Multiprocessor Bit Transfer (MPBT): Stores the value of the multiprocessor b
to transmit data when a multiprocessor format is selected for transmitting in the async
mode. The MPBT setting is ignored in the clock synchronous mode, when a multiproc
format is not selected, or when the SCI is not transmitting.

Bit 0: MPBT	Description
0	Multiprocessor bit value in transmit data is 0 (initial value)
1	Multiprocessor bit value in transmit data is 1

R/W: R/W R/W R/W R/W R/W R/W R/W

Table 14.3 lists examples of BRR settings in the asynchronous mode; table 14.4 lists ex BBR settings in the clock synchronous mode.

Table 14.3 Bit Rates and BRR Settings in Asynchronous Mode

♦ (MHz) 4.9152 Bit Rate Ν Error (%) Error (%) Ν (Bits/s) n Ν n n 0.03 0.31 0.16 0.00 0.16 0.00 0.16 0.00 0.16 0.00 0.16 0.00 0.16 0.00 0.16 0.00 -3.55-3.03(-6.990.00 8.51 6.67 (0.00 -1.708.51

RENESAS

4800
9600
14400
19200
28800
31250



0.00

0.00

0.00

0.00





0.16

0.16

2.12

0.16

0.00

-6.99





0.

0.

1.

0.



4800	0	64	0.16	0	71	0.00	0	77	
9600	0	32	-1.36	0	35	0.00	0	38	
14400	0	21	-1.36	0	23	0.00	0	25	
19200	0	15	1.73	0	17	0.00	0	19	
28800	0	10	-1.36	0	11	0.00	0	12	
31250	0	9	0.00	0	10	0.54	0	11	
38400	0	7	1.73	0	8	0.00	0	9	

4800
9600
14400
19200
28800
31250

1	2
1	1
9)



0.00

0.00

0.00

-1.23







0.16

-0.93

1.27

0.00

3.57



0.

0.

0.

0.

0.

	4800	0	103	0.16	0	111	0.00	0	116 (
	9600	0	51	0.16	0	55	0.00	0	58 -
	14400	0	34	-0.79	0	36	0.90	0	38 (
	19200	0	25	0.16	0	27	0.00	0	28
	28800	0	16	2.12	0	18	-1.75	0	19 -
	31250	0	15	0.00	0	16	1.20	0	17 (
-	38400	0	12	0.16	0	13	0.00	0	14 -
•									

4800	0	119	0.00	0	127	0.00	0
9600	0	59	0.00	0	63	0.00	0
14400	0	39	0.00	0	42	-0.78	0
19200	0	29	0.00	0	31	0.00	0
28800	0	19	0.00	0	20	1.59	0
31250	0	17	2.40	0	19	-1.70	0
38400	0	14	0.00	0	15	0.00	0

0.

0.

0.

4800	0	142	0.16	0	143	0.00	0	155
9600	0	71	-0.54	0	71	0.00	0	77
14400	0	47	-0.54	0	47	0.00	0	51
19200	0	35	-0.54	0	35	0.00	0	38
28800	0	23	-0.54	0	23	0.00	0	25
31250	0	21	0.00	0	21	0.54	0	23
38400	0	17	-0.54	0	17	0.00	0	19 -

4800	0	159	0.00	0	167	0.00	0	
9600	0	79	0.00	0	83	0.00	0	
14400	0	52	0.63	0	55	0.00	0	
19200	0	39	0.00	0	41	0.00	0	
28800	0	26	-1.23	0	27	0.00	0	
31250	0	24	-1.70	0	25	-0.75	0	
38400	0	19	0.00	0	20	0.00	0	

84 55

41

27

25

20

0.

0.

0.

0.

0.

4800	0	175	0.00	0	181	0.16	0	191
9600	0	87	0.00	0	90	0.16	0	95
14400	0	58	-0.56	0	60	-0.39	0	63
19200	0	43	0.00	0	45	0.93	0	47
28800	0	28	1.15	0	29	1.27	0	31
31250	0	26	0.12	0	27	0.00	0	28
38400	0	21	0.00	0	22	-0.93	0	23

	4800	0	194	0.16	0	207	0.00	0	207	0
	9600	0	97	-0.35	0	103	0.00	0	103	0
	14400	0	64	0.16	0	68	0.48	0	68	0
•	19200	0	48	-0.35	0	51	0.00	0	51	0
	28800	0	32	-1.36	0	34	-0.95	0	34	-(
	31250	0	29	0.00	0	31	-0.16	0	31	0
•	38400	0	23	1.73	0	25	0.00	0	25	0

4800	0	214	-0.07	0	215	0.00	0	216
9600	0	106	0.39	0	107	0.00	0	108
14400	0	71	-0.54	0	91	0.00	0	91
19200	0	53	-0.54	0	53	0.00	0	53
28800	0	35	-0.54	0	35	0.00	0	35
31250	0	32	0.00	0	32	0.54	0	32
38400	0	26	-0.54	0	26	0.00	0	26

10k	0	99	0	199	0	249	1	
25k	0	39	0	79	0	99	0	
50k	0	19	0	39	0	49	0	
100k	0	9	0	19	0	24	0	
250k	0	3	0	7	0	9	0	
500k	0	1	0	3	0	4	0	
1M	0	0*	0	1	_	_	0	
2.5M					0	0*	0	
5M				,,				

10k	1	99	1	124	1	149	1
25k	0	159	0	199	0	239	1
50k	0	79	0	99	0	119	0
100k	0	39	0	49	0	59	0
250k	0	15	0	19	0	23	0
500k	0	7	0	9	0	11	0
1M	0	3	0	4	0	5	0
2.5M		<u> </u>	0	1		<u> </u>	0
3.5M	,,	"	_			_	0
5M			0	0*	_	_	_
7M						_	0

25k	1	74	1	79	1	82	1	
50k	0	149	0	159	0	164	0	
100k	0	74	0	79	0	82	0	
250k	0	29	0	31	0	32	0	;
500k	0	14	0	15	0	16	0	
1M	0	7	0	7	0	7	0	
2.5M	0	2	0	2	0	2	_	-
5M		_			_	_	-	
				-		-		

1

205

1

2

Note: Settings with an error of 1% or less are recommended.

Legend

1

187

1

10k

7M

Blank: No setting available

-: Setting possible, but error occurs

*: Continuous transmission/reception is not possible.

The BRR setting is calculated as follows:

Asynchronous mode:

$$N = \frac{\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Synchronous mode:

N=
$$\frac{\Phi}{64 \times 2^{2n-1} \times B} \times 10^6 -1$$

The bit rate error in asynchronous mode is calculated as follows:

Error (%) =
$$\left\{ \frac{\phi \times 10^{6}}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

Table 14.5 indicates the maximum bit rates in the asynchronous mode when the baud ra generator is being used for various frequencies. Tables 14.6 and 14.7 show the maximum external clock input.



14	437500	0
14.7456	460800	0
16	500000	0
17.2032	537600	0
18	562500	0
18.432	576000	0
19.6608	614400	0
20	625000	0
22	687500	0
22.1184	691200	0
24	750000	0
24.576	768000	0
25.8048	806400	0
26	812500	0
27.0336	844800	0
28	875000	0
29.4912	921600	0
30	937500	0
31.9488	998400	0
32	1000000	0
33	1031250	0
33.1776	1036800	0

11.0592

12.288

33.3333

RENESAS

12.288	3.0720	192000
14	3.5000	218750
14.7456	3.6864	230400
16	4.0000	250000
17.2032	4.3008	268800
18	4.5000	281250
18.432	4.6080	288000
19.6608	4.9152	307200
20	5.0000	312500
22	5.5000	343750
22.1184	5.5296	345600
24	6.0000	375000
24.576	6.1440	384000
25.8048	6.4512	403200
26	6.5000	406250
27.0336	6.7584	422400
28	7.0000	437500
29.4912	7.3728	460800
30	7.5000	468750
31.9488	7.9872	499200
	"	

8.0000

8.2500

8.2944

8.3333

32

33

33.1776

33.3333

RENESAS

500000

515625

518400

20	3.3333	33333333.3
22	3.6667	3666666.7
24	4.0000	4000000.0
26	4.3333	4333333.3
28	4.6667	4666666.7
30	5.0000	5000000.0
32	5.3333	53333333.3
33.3333	5.5556	5555550.0

- Data length is selectable: seven or eight bits.
 - Parity and multiprocessor bits are selectable, as well as the stop bit length (one or two These selections determine the transmit/receive format and character length.
 - In receiving, it is possible to detect framing errors (FER), parity errors (PER), overru (ORER), and the break state.
 - An internal or external clock can be selected as the SCI clock source.

the bit rate. (The on-chip baud rate generator is not used.)

- When an internal clock is selected, the SCI operates using the on-chip baud rate a
- clock, and can output a clock with a frequency matching the bit rate.When an external clock is selected, the external clock input must have a frequence
- Clash Comphuses Mada

Clock Synchronous Mode:

- The communication format has a fixed 8-bit data length.
- In receiving, it is possible to detect overrun errors (ORER).
- An internal or external clock can be selected as the SCI clock source.
 - When an internal clock is selected, the SCI operates using the on-chip baud rate;
 - clock, and outputs a synchronous clock signal to external devices.
 When an external clock is selected, the SCI operates on the input synchronous cloon-chip baud rate generator is not used.

_	0	*	1	0	8-bit	Not set	Set
		*		1			
	1	*		0	7-bit		
		*		1			
1	*	*	*	*	8-bit	_	Not se
	1	1 *	1 *	1 *	* 1 * 0 1 0 1	* 1 0 7-bit 1	* 1 0 7-bit * 1

Table 14.9 SMR and SCR Settings and SCI Clock Source Selection

	SMR	SCR Settings		SCI Transmit/Receive Clock		
Mode	Bit 7 C/A	Bit 1 CKE1	Bit 0 CKE0	Clock Source	SCK Pin Function*	
Asynchronous	0	0	0	Internal	SCI does not use the SCK pir	
			1	_	Outputs a clock with frequenc matching the bit rate	
		1	0	External	Inputs a clock with frequency the bit rate	
			1	_		
Clock synch-	1	0	0	Internal	Outputs the synchronous cloc	
ronous			1	_		
		1	0	External	Inputs the synchronous clock	
			1	_		

Note: * Select the function in combination with the pin function controller (PFC).

502

(nigh or low), and stop bit (nigh), in that order.

When receiving in the asynchronous mode, the SCI synchronizes on the falling edge of bit. The SCI samples each data bit on the eighth pulse of a clock with a frequency 16 tin rate. Receive data is latched at the center of each bit.




Figure 14.2 Data Format in Asynchronous Communication (Example: 8-bit Da Parity and Two Stop Bits)

1	0	0	1	START	7-Bit data	STOP
1	1	0	0	START	7-Bit data	Р
1	1	0	1	START	7-Bit data	Р
0	_	1	0	START	8-Bit data	
0	_	1	1	START	8-Bit data	
1	_	1	0	START	7-Bit data	MPB
1	_	1	1	START	7-Bit data	MPB
) - m ² 4 -	ط مدم	:4			

START

START

8-Bit data

7-Bit data

Ρ

STOP

STOP

STOP

MPB

MPB

STOP

STOP

STOP

STOP

STOP

STOP

STOP

STOP

-: Don't care bits.

Note: START: Start bit
STOP: Stop bit
P: Parity bit

STOP: Stop bit
P: Parity bit
MPB: Multiprocessor bit

Clock: An internal clock generated by the on-chip baud rate generator or an external clock

register (SCR) (table 14.9).

....

0

1

1

0

0

0

1

0

from the SCK pin can be selected as the SCI transmit/receive clock. The clock source is s by the C/\overline{A} bit in the serial mode register (SMR) and bits CKE1 and CKE0 in the serial c

Figure 14.3 Output Clock and Communication Data Phase Relationship (Async Mode)

SCI Initialization (Asynchronous Mode): Before transmitting or receiving, clear the T bits to 0 in the serial control register (SCR), then initialize the SCI as follows.

When changing the operation mode or communication format, always clear the TE and 0 before following the procedure given below. Clearing TE to 0 sets TDRE to 1 and init transmit shift register (TSR). Clearing RE to 0, however, does not initialize the RDRF, I and ORER flags and receive data register (RDR), which retain their previous contents.

When an external clock is used, the clock should not be stopped during initialization or operation. SCI operation becomes unreliable if the clock is stopped.

Figure 14.4 is a sample flowchart for initializing the SCI. The procedure is as follows (t correspond to the numbers in the flowchart):

1. Select the clock source in the serial control register (SCR). Leave RIE, TIE, TEIE, N

- and RE cleared to 0. If clock output is selected in asynchronous mode, clock output immediately after the setting is made to SCR.
- 2. Select the communication format in the serial mode register (SMR).

clock is used.

- 3. Write the value corresponding to the bit rate in the bit rate register (BRR) unless an orange of the second sec
- 4. Wait for at least the interval required to transmit or receive one bit, then set TE or RI serial control register (SCR) to 1. Also set RIE, TIE, TEIE, and MPIE as necessary. or RE enables the SCI to use the TxD or RxD pin. The initial states are the marking state, and the idle receive state (waiting for a start bit).




Figure 14.4 Sample Flowchart for SCI Initialization

Transmitting Serial Data (Asynchronous Mode): Figure 14.5 shows a sample flowchat transmitting serial data. The procedure is as follows (the steps correspond to the numbers flowchart):

- 1. SCI initialization: Set the TxD pin using the PFC.
- 2. SCI status check and transmit data write: Read the serial status register (SSR), check to TDRE bit is 1, then write transmit data in the transmit data register (TDR) and clear T to 0.
- 3. Continue transmitting serial data: Read the TDRE bit to check whether it is safe to wr reads 1); if so, write data in TDR, then clear TDRE to 0. When the DMAC or the DTG started by a transmit-data-empty interrupt request (TxI) in order to write data in TDR, TDRE bit is checked and cleared automatically.
- 4. To output a break at the end of serial transmission, first clear the port data register (Ditthen clear the TE to 0 in SCR and use the PFC to establish the TxD pin as an output p

506




Figure 14.5 Sample Flowchart for Transmitting Serial Data

- be selected.
- d. Stop bit: one or two 1 bits (stop bits) are output.
- e. Marking: output of 1 bits continues until the start bit of the next transmit data.
- 3. The SCI checks the TDRE bit when it outputs the stop bit. If TDRE is 0, the SCI load data from the TDR into the TSR, outputs the stop bit, then begins serial transmission ext frame. If TDRE is 1, the SCI sets the TEND bit to 1 in the SSR, outputs the stop continues output of 1 bits (marking). If the transmit-end interrupt enable bit (TEIE) in is set to 1, a transmit-end interrupt (TEI) is requested.

Figure 14.6 shows an example of SCI transmit operation in the asynchronous mode.




Figure 14.6 SCI Transmit Operation in Asynchronous Mode

Receiving Serial Data (Asynchronous Mode): Figures 14.7 and 14.8 show a sample fl for receiving serial data. The procedure is as follows (the steps correspond to the numbe flowchart).

2. Receive error handling and break detection: If a receive error occurs, read the ORER

- 1. SCI initialization: Set the RxD pin using the PFC.
- and FER bits of the SSR to identify the error. After executing the necessary error has clear ORER, PER, and FER all to 0. Receiving cannot resume if ORER, PER, or FE set to 1. When a framing error occurs, the RxD pin can be read to detect the break st
- 3. SCI status check and receive-data read: Read the serial status register (SSR), check t is set to 1, then read receive data from the receive data register (RDR) and clear RDI The RxI interrupt can also be used to determine if the RDRF bit has changed from 0
- 4. Continue receiving serial data: Read the RDR and RDRF bit and clear RDRF to 0 be stop bit of the current frame is received. If the DMAC or the DTC is started by a rec full interrupt (RxI) to read RDR, the RDRF bit is cleared automatically so this step is unnecessary.




Figure 14.7 Sample Flowchart for Receiving Serial Data (1)

510




Figure 14.8 Sample Flowchart for Receiving Serial Data (2)

KDK.

Receive Error

If the data passes these checks, the SCI sets RDRF to 1 and stores the received data in RDR. If one of the checks fails (receive error), the SCI operates as indicated in table 1 Note: When a receive error occurs, further receiving is disabled. While receiving, the

bit is not set to 1, so be sure to clear the error flags.

4. After setting RDRF to 1, if the receive-data-full interrupt enable bit (RIE) is set to 1 in SCR, the SCI requests a receive-data-full interrupt (RxI). If one of the error flags (OR PER, or FER) is set to 1 and the receive-data-full interrupt enable bit (RIE) in the SCI set to 1, the SCI requests a receive-error interrupt (ERI).

Figure 14.9 shows an example of SCI receive operation in the asynchronous mode.

Condition

Table 14.11 Receive Error Conditions and SCI Operation

Abbreviation

Overrun error ORER		Receiving of next data ends while RDRF is still set to 1 in SSR	Receive data not I from RSR into RD	
Framing error	FER	Stop bit is 0	Receive data loade	
Parity error	PER	Parity of receive data differs from	Receive data load	

Data Transfer

clears RDRF to 0. request.

Example: 8-bit data with parity and one stop bit.

Figure 14.9 SCI Receive Operation

14.3.3 Multiprocessor Communication

The multiprocessor communication function enables several processors to share a single communication line for sending and receiving data. The processors communicate in the asynchronous mode using a format with an additional multiprocessor bit (multiprocessor)

In multiprocessor communication, each receiving processor is addressed by a unique ID communication cycle consists of an ID-sending cycle that identifies the receiving process data-sending cycle. The multiprocessor bit distinguishes ID-sending cycles from data-sec cycles. The transmitting processor starts by sending the ID of the receiving processor was wants to communicate as data with the multiprocessor bit set to 1. Next the transmitting sends transmit data with the multiprocessor bit cleared to 0.

Receiving processors skip incoming data until they receive data with the multiprocessor 1. When they receive data with the multiprocessor bit set to 1, receiving processors com data with their IDs. The receiving processor with a matching ID continues to receive fur incoming data. Processors with IDs not matching the received data skip further incomin until they again receive data with the multiprocessor bit set to 1. Multiple processors can receive data in this way.

Figure 14.10 shows the example of communication among processors using the multipreformat.




Figure 14.10 Communication among Processors Using Multiprocessor Form

Transmitting Multiprocessor Serial Data: Figure 14.11 shows a sample flowchart for transmitting multiprocessor serial data. The procedure is as follows (the steps correspond numbers in the flowchart):

- 1. SCI initialization: Set the TxD pin using the PFC.
- TDRE bit is 1, then write transmit data in the transmit data register (TDR). Also set M (multiprocessor bit transfer) to 0 or 1 in SSR. Finally, clear TDRE to 0.

 3. Continue transmitting serial data: Read the TDRE bit to check whether it is safe to write 1.10 if the process of the transmitting serial data. TDRE to 0. When the DMAG and the DTRE to 0.

2. SCI status check and transmit data write: Read the serial status register (SSR), check

- 3. Continue transmitting serial data: Read the TDRE bit to check whether it is safe to wr reads 1); if so, write data in TDR, then clear TDRE to 0. When the DMAC or the DTO started by a transmit-data-empty interrupt request (TxI) to write data in TDR, the TDI checked and cleared automatically.
- 4. Output a break at the end of serial transmission: Set the data register (DR) of the port clear TE to 0 in SCR and set the TxD pin function as output port with the PFC.




Figure 14.11 Sample Flowchart for Transmitting Multiprocessor Serial Da

- d. Stop bit: one or two 1 bits (stop bits) are output.
- e. Marking: output of 1 bits continues until the start bit of the next transmit data.
- 3. The SCI checks the TDRE bit when it outputs the stop bit. If TDRE is 0, the SCI load from the TDR into the TSR, outputs the stop bit, then begins serial transmission of the frame. If TDRE is 1, the SCI sets the TEND bit in the SSR to 1, outputs the stop bit, t continues output of 1 bits in the marking state. If the transmit-end interrupt enable bit in the SCR is set to 1, a transmit-end interrupt (TEI) is requested at this time.

Figure 14.12 shows an example of SCI receive operation in the multiprocessor format.




Figure 14.12 SCI Multiprocessor Transmit Operation

Receiving Multiprocessor Serial Data: Figure 14.13 shows a sample flowchart for rec multiprocessor serial data. The procedure for receiving multiprocessor serial data is listed

- 1. SCI initialization: Set the RxD pin using the PFC.
- 2. ID receive cycle: Set the MPIE bit in the serial control register (SCR) to 1.
- 3. SCI status check and compare to ID reception: Read the serial status register (SSR), RDRF is set to 1, then read data from the receive data register (RDR) and compare v processor's own ID. If the ID does not match the receive data, set MPIE to 1 again a RDRF to 0. If the ID matches the receive data, clear RDRF to 0.

4. Receive error handling and break detection: If a receive error occurs, read the ORER

- bits in SSR to identify the error. After executing the necessary error processing, clea ORER and FER to 0. Receiving cannot resume if ORER or FER remain set to 1. Wh framing error occurs, the RxD pin can be read to detect the break state.
- 5. SCI status check and data receiving: Read SSR, check that RDRF is set to 1, then referent the receive data register (RDR).




Figure 14.13 Sample Flowchart for Receiving Multiprocessor Serial Data




Figure 14.13 Sample Flowchart for Receiving Multiprocessor Serial Data (c




Figure 14.14 SCI Receive Operation (ID Does Not Match)

RxI interrupt request Station's ID, so receiving RxI interrupt handler (multiprocessor reads data in RDR continues, with data bit is and clears RDRF to 0 interrupt), MPIE = 0received by the RxI interrupt processing routine Example: Own ID matches data, 8-bit data with multiprocessor bit and one stop bit

Figure 14.15 Example of SCI Receive Operation (ID Matches)

ID₂

D

Ν

se

14.3.4 **Clock Synchronous Operation**

ID1

RDR

value

In the clock synchronous mode, the SCI transmits and receives data in synchronization pulses. This mode is suitable for high-speed serial communication.

The SCI transmitter and receiver are independent, so full duplex communication is poss sharing the same clock. The transmitter and receiver are also double buffered, so continu transmitting or receiving is possible by reading or writing data while transmitting or rec progress.

Figure 14.16 shows the general format in clock synchronous serial communication.

from one falling edge of the serial clock to the next. Data are guaranteed valid at the risin the serial clock. In each character, the serial data bits are transmitted in order from the LS to the MSB (last). After output of the MSB, the communication line remains in the state of MSB. In the clock synchronous mode, the SCI transmits or receives data by synchronizing the falling edge of the synchronization clock.

In clock synchronous serial communication, each data bit is output on the communication

Communication Format: The data length is fixed at eight bits. No parity bit or multiprocan be added.

Clock: An internal clock generated by the on-chip baud rate generator or an external clock from the SCK pin can be selected as the SCI transmit/receive clock. The clock source is s by the C/\overline{A} bit in the serial mode register (SMR) and bits CKE1 and CKE0 in the serial c register (SCR). See table 14.9.

When the SCI operates on an internal clock, it outputs the clock signal at the SCK pin. Expulses are output per transmitted or received character. When the SCI is not transmitting receiving, the clock signal remains in the high state.

until the RE bit is cleared to 0. When you want to perform a receive operation in character units, select external clock for the clock source.

An overrun error occurs only during the receive operation, and the sync clock is

SCI Initialization (Clock Synchronous Mode): Before transmitting or receiving, softward clear the TE and RE bits to 0 in the serial control register (SCR), then initialize the SCI at

When changing the mode or communication format, always clear the TE and RE bits to 0 following the procedure given below. Clearing TE to 0 sets TDRE to 1 and initializes the shift register (TSR). Clearing RE to 0, however, does not initialize the RDRF, PER, FER ORER flags and receive data register (RDR), which retain their previous contents.




Figure 14.17 Sample Flowchart for SCI Initialization




Figure 14.18 Sample Flowchart for Serial Transmitting




Figure 14.19 Example of SCI Transmit Operation

SCI serial transmission operates as follows.

- 1. The SCI monitors the TDRE bit in the SSR. When TDRE is cleared to 0 the SCI recontant the transmit data register (TDR) contains new data and loads this data from the T the transmit shift register (TSR).
- 2. After loading the data from the TDR into the TSR, the SCI sets the TDRE bit to 1 and transmitting. If the transmit-data-empty interrupt enable bit (TIE) in the SCR is set to SCI requests a transmit-data-empty interrupt (TxI) at this time.

If clock output mode is selected, the SCI outputs eight synchronous clock pulses. If at clock source is selected, the SCI outputs data in synchronization with the input clock. output from the TxD pin in order from the LSB (bit 0) to the MSB (bit 7).

- 3. The SCI checks the TDRE bit when it outputs the MSB (bit 7). If TDRE is 0, the SCI data from the TDR into the TSR, then begins serial transmission of the next frame. If 1, the SCI sets the TEND bit in the SSR to 1, transmits the MSB, then holds the transpin (TxD) in the MSB state. If the transmit-end interrupt enable bit (TEIE) in the SCF 1, a transmit-end interrupt (TEI) is requested at this time.
- 4. After the end of serial transmission, the SCK pin is held in the high state.

526

The RxI interrupt can also be used to determine if the RDRF bit has changed from 0

4. Continue receiving serial data: Read RDR, and clear RDRF to 0 before the frame M3 of the current frame is received. If the DMAC or the DTC is started by a receive-data interrupt (RxI) to read RDR, the RDRF bit is cleared automatically so this step is until the continuous




Figure 14.20 Sample Flowchart for Serial Receiving (1)

Figure 14.22 shows an example of the SCI receive operation.




Figure 14.22 Example of SCI Receive Operation

In receiving, the SCI operates as follows:

- 1. The SCI synchronizes with serial clock input or output and initializes internally.
- data, the SCI checks that RDRF is 0 so that receive data can be loaded from the RSR RDR. If this check passes, the SCI sets RDRF to 1 and stores the received data in the the check does not pass (receive error), the SCI operates as indicated in table 14.11 a further transmission or reception is possible. If the error flag is set to 1, the RDRF bit

2. Receive data is shifted into the RSR in order from the LSB to the MSB. After receiv



TDRE bit is 1, then write transmit data in the transmit data register (TDR) and clear T 0. The TxI interrupt can also be used to determine if the TDRE bit has changed from 0.

- 3. Receive error handling: If a receive error occurs, read the ORER bit in SSR to identify error. After executing the necessary error processing, clear ORER to 0. Transmitting/scannot resume if ORER remains set to 1.
- 4. SCI status check and receive data read: Read the serial status register (SSR), check th is set to 1, then read receive data from the receive data register (RDR) and clear RDR The RxI interrupt can also be used to determine if the RDRF bit has changed from 0 t
 5. Continue transmitting and receiving serial data: Read the RDRF bit and RDR, and clear to 0 before the force MSR (bit 7) of the current frame is received. Also read the TDR
- 5. Continue transmitting and receiving serial data: Read the RDRF bit and RDR, and cle to 0 before the frame MSB (bit 7) of the current frame is received. Also read the TDR check whether it is safe to write (if it reads 1); if so, write data in TDR, then clear TD before the MSB (bit 7) of the current frame is transmitted. When the DMAC or the D started by a transmit-data-empty interrupt request (TxI) to write data in TDR, the TDI

Note: In switching from transmitting or receiving to simultaneous transmitting and receiving simultaneously clear both TE and RE to 0, then simultaneously set both TE and F

full interrupt (RxI) to read RDR, the RDRF bit is cleared automatically.

checked and cleared automatically. When the DMAC or the DTC is started by a recei

530




Figure 14.23 Sample Flowchart for Serial Transmission

data register (KDK).

ERI is requested when the ORER, PER, or FER bit in the SSR is set to 1. ERI cannot star DMAC or the DTC.

TEI is requested when the TEND bit in the SSR is set to 1. TEI cannot start the DMAC of DTC. Where the TxI interrupt indicates that transmit data writing is enabled, the TEI interindicates that the transmit operation is complete.

Table 14.12 SCI Interrupt Sources

Interrupt Source	Description	DMAC/DTC Activation	
ERI	Receive error (ORER, PER, or FER)	No	
RxI	Receive data full (RDRF)	Yes	
TxI	Transmit data empty (TDRE)	Yes	
TEI	Transmit end (TEND)	No	

14.5.2 Simultaneous Multiple Receive Effors

Table 14.13 indicates the state of the SSR status flags when multiple receive errors occurs imultaneously. When an overrun error occurs, the RSR contents cannot be transferred t RDR, so receive data is lost.

Table 14.13 SSR Status Flags and Transfer of Receive Data

	SSR Status Flags					
Receive Error Status	RDRF	ORER	FER	PER	RSR →	
Overrun error	1	1	0	0	Х	
Framing error	0	0	1	0	0	
Parity error	0	0	0	1	0	
Overrun error + framing error	1	1	1	0	X	
Overrun error + parity error	1	1	0	1	X	
Framing error + parity error	0	0	1	1	0	
Overrun error + framing error + parity	1	1	1	1	X	

Notes: O = Receive data is transferred from RSR to RDR.

X = Receive data is not transferred from RSR to RDR.

first clear the DR to 0, then establish the TxD pin as an output port using the PFC. When cleared to 0, the transmission section is initialized regardless of the present transmission section.

14.5.5 Receive Error Flags and Transmitter Operation (Clock Synchronous Mod

When a receive error flag (ORER, PER, or FER) is set to 1, the SCI will not start transmi even if TDRE is set to 1. Be sure to clear the receive error flags to 0 before starting to transmit to the that clearing RE to 0 does not clear the receive error flags.

14.5.6 Receive Data Sampling Timing and Receive Margin in the Asynchronous I

In the asynchronous mode, the SCI operates on a base clock of 16 times the bit rate frequenceiving, the SCI synchronizes internally with the falling edge of the start bit, which it start base clock. Receive data is latched on the rising edge of the eighth base clock pulse (14.24).

Figure 14.24 Receive Data Sampling Timing in Asynchronous Mode

The receive margin in the asynchronous mode can therefore be expressed as:

$$M = \left| \left(0.5 - \frac{1}{2N} \right) - \left(L - 0.5 \right) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$

M: Receive margin (%)

N: Ratio of clock frequency to bit rate (N = 16)

D : Clock duty cycle (D = 0-1.0)

L: Frame length (L = 9–12)
F: Absolute deviation of clock frequency

From the equation above, if F = 0 and D = 0.5 the receive margin is 46.875%:

D = 0.5, F = 0
M =
$$(0.5 - 1/(2 \times 16)) \times 100\%$$

= 46.875%

This is a theoretical value. A reasonable margin to allow in system designs is 20-30%.






Figure 14.25 Example of Clock Synchronous Transmission with DMAC

14.5.8 Cautions for Clock Synchronous External Clock Mode

- Set TE = RE = 1 only when the external clock SCK is 1.
- Do not set TE = RE = 1 until at least four clocks after the external clock SCK has cha from 0 to 1.
- When receiving, RDRF is 1 when RE is set to zero 2.5–3.5 clocks after the rising edg RxD D7 bit SCK input, but it cannot be copied to RDR.

14.5.9 Caution for Clock Synchronous Internal Clock Mode

When receiving, RDRF is 1 when RE is set to zero 1.5 clocks after the rising edge of the bit SCK output, but it cannot be copied to RDR.

- Eight input channels
 - Analog conversion voltage range setting is selectable
 - Using the reference voltage pin (AVref) as an analog standard voltage (Vref), containing input from 0 to Vref (only with SH7043).
 - High-speed conversion
 - Minimum conversion time: 2.9 μs per channel (for 28-MHz operation)
 - 1.4 µs per channel during continuous conversion
 - Multiple conversion modes
 - Select mode/group mode
 - Single mode/scan mode
 - Buffered operation possible2 channel simultaneous sampling possible
 - Three types of conversion start
 - Software, timer conversion start trigger (MTU), or ADTRG pin can be selected.
 - Eight data registers
 - Conversion results stored in 16-bit data registers corresponding to each channel.
 - Sample and hold function
 - A/D conversion end interrupt generation
 - An A/D conversion end interrupt (ADI) request can be generated on completion conversions




Figure 15.1 High Speed A/D Converter Block Diagram

15.1.3 Pin Configuration

Table 15.1 shows the input pins used by the high speed A/D converter.

The AV_{cc} and AV_{ss} pins are for the A/D converter internal analog section power supply. AV_{ref} pin is for the A/D conversion standard voltage.

538

Analog input 5	AN5	I	Analog input channel 5
Analog input 6	AN6	ı	Analog input channel 6
Analog input 7	AN7	I	Analog input channel 7
A/D external trigger input	ADTRG	I	External trigger for A/D convers

AN4

Analog input channel 4

15.1.4 Register Configuration

Analog input 4

Table 15.2 shows the configuration of the high speed A/D converter registers.

Table 15.2 Register Configuration

Name	Abbreviation	R/W	Initial Value	Address	Acc
A/D data register A	ADDRA	R	H'0000	H'FFFF83F0	8,10
A/D data register B	ADDRB	R	H'0000	H'FFFF83F2	_
A/D data register C	ADDRC	R	H'0000	H'FFFF83F4	_
A/D data register D	ADDRD	R	H'0000	H'FFFF83F6	_
A/D data register E	ADDRE	R	H'0000	H'FFFF83F8	
A/D data register F	ADDRF	R	H'0000	H'FFFF83FA	
A/D data register G	ADDRG	R	H'0000	H'FFFF83FC	
A/D data register H	ADDRH	R	H'0000	H'FFFF83FE	
A/D control/status register	ADCSR	R/(W)	* H'00	H'FFFF83E0	
A/D control register	ADCR	R/W	H'00	H'FFFF83E1	_

Note: * Only 0 can be written to bit 7 to clear the flag.

Table 15.3 shows the correspondence between the analog input channels and the ADDR.

The ADDR are initialized to H'0000 by power-on reset or in standby mode. Manual reset initialize ADDR.

Bit:	15	14	13	12	11	10	9
	_	_	_	_	_	_	AD9
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	AD7	AD6	AD5	AD4	AD3	AD2	AD1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

Note: * Except during buffer operation

15.2.2 A/D Control/Status Register (ADCSR)

The ADCSR is an 8-bit read/write register used for A/D conversion operation control an indicate status.

The ADCSR is initialized to H'00 by power-on reset or in standby mode. Manual reset of initialize ADCSR.

Bit:	7	6	5	4	3	2	1
	ADF	ADIE	ADST	CKS	GRP	CH2	CH1
Initial value:	0	0	0	0	0	0	0
R/W:	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W

Note: * The only value that can be written is a 0 to clear the flag.

Description

• Bit 6—A/D Interrupt Enable (ADIE): Enables or disables interrupt requests (ADI) aft conversion ends. Set the ADIE bit while conversion is suspended.

0	Disables interrupt requests (ADI) after A/D conversion ends (in value)
1	Enables interrupt requests (ADI) after A/D conversion ends

• Bit 5—A/D Start (ADST): Selects start or stop for A/D conversion. A 1 is maintained A/D conversions.

A/D conversions.

The ADST bit can be set to 1 by software, timer conversion start triggers, or an A/D etrigger input pin (ADTRG).

Bit 5: ADST	Description
0	A/D conversion halted (initial value)
1	Single mode: Start A/D conversion. Automatically cleared to 0 conversion for the designated channel ends.
	Scan mode: Start A/D conversion. Continuous conversion until cleared by software.

Bit 6: ADIE

Bit 3: GRP	Description	
0	Select mode (initial value)	
1	Group mode	

• Bits 2–0—Channel Select 2–0 (CH2–CH0): These bits, along with the GRP bit, sele analog input channel.

Set the input channel only while conversion is halted.

			Description		
Bit 2: CH2	Bit 1: CH1	Bit 0: CH0	Select Mode (GRP = 0)	Group Mode (GRI	
0	0	0	AN0 (initial value)	AN0	
0	0	1	AN1	AN0-AN1	
0	1	0	AN2	AN0-AN2	
0	1	1	AN3	AN0-AN3	
1	0	0	AN4	AN0-AN4	
1	0	1	AN5	AN0-AN5	
1	1	0	AN6	AN0-AN6	
1	1	1	AN7	AN0-AN7	



Setting the PWR bit to 1 sets high speed start mode, and a 0 sets to low power conver mode. See section 15.4.7, Conversion Start Modes, for details on the conversion start operation.

Set the PWR bit only while conversion is halted.

Bit 6: PWR	Description
0	Low power conversion mode (initial value)
1	High speed start mode

Bits 5 and 4—Timer Trigger Select 1, 0 (TRGS1, TRGS0): These bits enable or prohi conversion starts by trigger signals.

Set the TRGS1, TRGS0 bits only while conversion is halted.

Bit 5: TRG51	Bit 4: 1RG50	Description
0	0	Enable A/D conversion start by software (initial value)
0	1	Enables A/D conversion start by MTU conversion sta
1	0	Reserved
1	1	Enables A/D conversion start by external trigger pin (

Bit 3—Scan Mode (SCAN): Selects either single mode or scan mode for the A/D con

operation mode. See section 15.4, Operation, for details on single mode and scan mode operation. Set the SCAN bit only while conversion is halted.

Bit 3: SCAN	Description
0	Single mode (initial value)
1	Scan mode

Bit 1: BUFE1	Bit 0: BUFE0	Description
0	0	Normal operation (initial value)
0	1	ADDRA and ADDRB buffer operation: conversion re ADDRA \rightarrow ADDRB (ADDRB is the buffer register)
1	0	ADDRA and ADDRC, also ADDRB and ADDRD buf operation: conversion result 1 \rightarrow ADDRA \rightarrow ADDRC conversion result 2 \rightarrow ADDRB \rightarrow ADDRD (ADDRC ADDRD are buffer registers)
1	1	ADDRA–ADDRD buffer operation: conversion result ADDRA \rightarrow ADDRB \rightarrow ADDRC \rightarrow ADDRD (ADDRB are buffer registers)

Set the BUFE1 and BUFE0 bits only while conversion is halted.

15.3 Bus Master Interface

The ADDRA–ADDRH are 16-bit registers with a 16-bit width data bus to the bus master can read from ADDRA–ADDRH in either word or byte units.

When an ADDR is read in word units, the ADDR contents are transferred to the bus ma at a time. In byte unit reads, the contents of the most significant eight bits (AD9–AD2) of

converted data (AD9-AD0) are transferred to the bus master.

Figures 15.2 and 15.3 shows an example of the ADDR read operation.






Figure 15.2 ADDR Read Operation (1)




Figure 15.3 ADDR Read Operation (2)

- Software, a timer conversion start trigger (MTU), or an ADTRG input can be selected conversion start condition.
- High speed start mode or low power conversion mode can be selected for A/D converusing the PWR bit setting.
 When changing the operation mode or input channel, rewrite the ADCSR, ADCR wh
- ADST bit is cleared to 0. After rewriting the ADCSR, ADCR, A/D conversion will be when the ADST bit is set to 1. Operation mode or input channel changes can be made simultaneously with ADST bit setting. When stopping an A/D conversion before comclear the ADST bit.

15.4.1 Select-Single Mode

Choose select-single mode when doing A/D conversions for one channel only.

When the ADST bit is set to 1, A/D conversion is started according to the designated constart conditions. The ADST bit is held to 1 during the A/D conversion and is automatically to 0 upon completion.

The ADF flag is also set to 1 at the end of conversion. If the ADIE bit is set to 1 at this tin ADI interrupt request is generated. The ADF flag is cleared by reading the ADCSR, then

Figure 15.4 shows an example of operation in the select-single mode when AN1 is select

548

0.



ADDRA	
ADDRB	Conversion result 1
ADDRC	
ADDRD	

Figure 15.4 A/D Converter Operation Example (Select-Single Mode)

15.4.2 Select-Scan Mode

Choose select-scan mode when doing repeated A/D conversions for one channel. This is when doing continuous monitoring of the analog input of one channel.

When the ADST bit is set to 1, A/D conversion is started according to the designated co

start conditions. The ADST bit is held to 1 until 0 cleared by software. A/D conversion selected input channel is repeated during that interval.

The ADF flag is set to 1 at the end of the first conversion. At this point, if the ADIE bit ADI interrupt request is issued, and the A/D converter is halted. With the A/D converter mode due to an ADI interrupt request, conversion is restarted when the ADF flag is clear The ADF flag is cleared by reading the ADCSR then writing a 0.

Figure 15.5 shows an example of operation in the select-scan mode when AN1 is selected

		Samplin
Channel 2	Conversion standby	
Channel 3	Conversion standby	
ADDRA		
ADDRB		Conver- Conver- Sion Sion result 2 result 3 result 3
ADDRC		
ADDRD		

Figure 15.5 A/D Converter Operation Example (Select-Scan Mode)

15.4.3 Group-Single Mode

Choose group-single mode when doing A/D conversions for multiple channels.

When the ADST bit is set to 1, A/D conversion is started according to the designated constart conditions. The ADST bit is held to 1 during A/D conversion and is automatically elements.

0 when all conversions for the designated input channels are completed.

The ADF flag is set to 1 when all conversions for the designated input channels are comp

the ADIE bit is set to 1 at this time, an ADI interrupt request is generated. The ADF flag by reading the ADCSR then writing a 0.

Figure 15.6 shows an example of operation in the group-single mode when ANO-AN2 are

Figure 15.6 shows an example of operation in the group-single mode when AN0–AN2 ar selected.
550

Channel 2	Conversion standby	3	conversion 3	standby
Channel 3	Conversion standby			
ADDRA		Conversion	n result 1	
ADDRB			Conversion	on result 2
ADDRC				Conversion I
ADDRD				

Figure 15.6 A/D Converter Operation Example (Group-Single Mode)

15.4.4 Group-Scan Mode

Choose group-scan mode when doing repeated A/D conversions for multiple channels. useful when doing continuous monitoring of the analog inputs of multiple channels.

When the ADST bit is set to 1, A/D conversion is started according to the designated constart conditions. The ADST bit is held to 1 until 0 cleared by software. A/D conversion is selected input channels is repeated during that interval.

The ADF flag is set to 1 at the completion of the first conversions of all the designated is channels. At this point, if the ADIE bit is set to 1, an ADI interrupt request is issued, and converter is temporarily halted. With the A/D converter in stop mode due to an ADI interrupts, conversion is restarted when the ADF flag is cleared to 0. The ADF flag is cleared in the ADCSR, then writing a 0.




Figure 15.7 A/D Converter Operation Example (Group-Scan Mode)

When conversion ends on the relevant channel, the conversion result is stored in the ADI

15.4.5 Buffer Operation

operation)

simultaneously, the previously stored result is transferred to another ADDR. Buffer operabe selected from the following:

- ANO \rightarrow ADDRA \rightarrow ADDRB (Two-stage, one-group operation)
- AN0 \rightarrow ADDRA \rightarrow ADDRC, AN1 \rightarrow ADDRB \rightarrow ADDRD (Two-stage, two-group
- ANO \rightarrow ADDRA \rightarrow ADDRB \rightarrow ADDRC \rightarrow ADDRD (Four-stage, one-group operator)

Channel 2	Conversion standby	
Channel 3	Conversion standby	
ADDRA		Conver-Sion result 1 result 2 result 3
ADDRB		Conversion result 1 result 2
ADDRC		
ADDRD		

Channel 1

Conversion standby

flag is set at the point in the table when the final conversion has ended. In single mode, is halted after the ADF flag is set to 1. In scan mode, conversion continues, and the conversion continues, and the conversion continues.

setting conditions with the CH2–CH0 bits.

is stored in sequence in the buffer registers specified by the BUFE1 and BUFE0 bits.

Figure 15.8 Buffer Operation Example (Select Scan Mode: Two-Stage One-Coperation, When CH2-CH0 = B'001)

Buffer-Only Operation: When performing conversion only on the analog input channel specified by the BUFE1 and BUFE0 bits, select group mode, and you can select the AD

Table 15.4 shows conversion during buffer operation and ADF flag setting conditions.

Cor

res

Cor

res

si

si

				(ADDRB)	
		1	AN0 2 times (ADDRB)		AN0 2 times (AD
	1	0	*	AN0, AN1 2 times (ADDRD)	AN0 3 times (AD
		1	*		AN0 4 times (AD
1	_	_	*	*	*
Not	e: * S	ee tabl	e 15.5.		

Combined Group Mode and Buffer Operation: Continuous conversion is possible on a input channels (AN0 and AN1) specified by bits BUFE1 and BUFE0 as well as AN4–AN setting of bits CH2–CH0.

Table 15.5 shows conversion during buffer operation and ADF flag setting conditions. The combined conversion during buffer operation and ADF flag setting conditions.

flag is set at the point in the table when the final conversion has ended. In this case, conve

performed on the analog input corresponding with the ADDR specified in the buffer register example, when BUFE1 and BUFE0 = B'11 and CH2–CH0 = B'110, conversion results are in ADDRA and ADDRE–ADDRG. Also, contents of ADDRA–ADDRC before the start conversion are transferred to ADDRB–ADDRD.

In single mode, conversion is halted after the ADF flag has been set to 1. Conversion conscan mode.

			·			
1	0	AN0, AN2-AN6 (ADDRG)	AN0, AN1, AN4-AN6 (ADDRG)	ANO, AN4-AN6 (ADDRG)		
	1	AN0, AN2-AN7 (ADDRH)	AN0, AN1, AN4-AN7 (ADDRH)	AN0, AN4-AN7 (ADDRH)		
Note: * See table 15.4.						

(ADDRF)

(ADDRF)

is shown in figure 15.9.

ADF Flag Clearing: When the DTC and DMAC are started up due to an A/D conversion interrupt, the ADF flag is cleared when the ADDR specified in table 15.4 or 15.5 has be

(ADDRF)

conversion standby mode or when the converter has been halted. The number of buffer is cleared to 0.

Resetting the Number of Buffer Operations: Clear the BUFE1 and BUFE0 bits to B'(

Updating Buffer Operations: Clear the BUFE1 and BUFE0 bits to B'00 in conversion mode or when the converter has been halted. Thereafter, set BUFE1 and BUFE0, and th operations shown in tables 15.4 and 15.5 are performed when conversion is resumed.

15.4.6 **Simultaneous Sampling Operation**


With simultaneous sampling, continuous conversion is conducted with sampling of the voltages on two channels at the same time. Simultaneous sampling is valid in group mod Channels for sampling are determined by the CH2 and CH1 bits of the RDSCR. The conare shown in table 15.6. For example, if GRP = 1 when CH2 and CH1 = B'11, sampling order in the following pairs: AN0, AN1→AN2, AN3→AN4, AN5→AN6, AN7. Sampl

7.01						
ADST -		Set to 1 by	software			Automatically cleared
Channel 0	Conver- sion standby	Sampling 1	A/D conver- sion 1	Convers standb		
Channel 1	Conver- sion standby	Sampling 2	Conver- sion standby	conver- sion standby	A/D conver- sion 2	
Channel 2	Conversion	on standby				
Channel 3	Conversion	on standby				
ADDRA				Conver	sion result	: 1
ADDRB						Conversion result
ADDRC						
ADDRD						

Figure 15.9 Simultaneous Sampling Operation (Group Single Mode)

active during the A/D conversion operation period in this mode, current consumption careduced.

In high-speed start mode, ADST is cleared to 0 when A/D conversion ends. Power continuous supplied to the analog circuitry, and conversion-ready status is maintained. Conversion immediately by resetting ADST to 1. However, the first conversion after power-on beging cycles after setting ADST. Clear the PWR bit to 0 to switch off the analog power supply performing consecutive conversions, the second and later conversions are executed in 20 Because the analog circuit is always active in this mode, A/D conversion can be executed speed.



558

	Channel 1	Conversion standby		
	Channel 2	Conversion standby		
	Channel 3	Conversion standby		
			200 cycles	Conversion
	ADDRA			Conversion result
	ADDRB			
	ADDRC			
	ADDRD			
Į.				

Figure 15.11 Conversion Start Operation (High-Speed Start Mode)

ADF	
ADST	
Channel 0	Conversion standby
Channel 1	Conversion standby Sampling 1 A/D conversion standby
Channel 2	Conversion standby
Channel 3	Conversion standby
ADDRA	
ADDRB	Conversion result 1
ADDRC	
ADDRD	

Figure 15.12 Conversion Start by ADTRG Conversion Start Trigger




Figure 15.13 A/D Conversion Timing

when CKS=0 and 40 cycle when CKS=1.

The CKS bit of the ADCSR is the operation time t_{CONV} , but set so that this is 2 µs or great 15.8 shows the operating frequency and CKS bit settings.

Table 15.8 Operating Frequency and CKS Bit Settings

Conversion Time			Minimum	n Conversion	n Time (µs)	
CKS	(States)	28 MHz	20 MHz	16 MHz	10 MHz	8
0	42.5	_	2.1	2.6	4.3	5
1	82.5	2.9	4.2	5.0	8.3	1

Note: The indication "—" means the setting is not available.

15.5 Interrupts

The high speed A/D converter generates an A/D conversion end interrupt (ADI) upon conversions. The ADI interrupt request can be enabled or disabled by the ADIE by ADCSR.

The DTC or DMAC can be activated by ADI interrupts. When converted data is read by or DMAC upon an ADI interrupt, consecutive conversions can be done without software responsibility.

Table 15.9 lists the high speed A/D converter interrupt sources.

During scan mode, if the ADIE bit is set to 1, A/D conversion is temporarily suspended immediately when the ADF flag is set to 1. A/D conversion is restarted when the ADF flaceleared to 0.

562



During A/D conversions, see that the voltage applied to the analog input pins ANOwithin the range Avss \leq AN0-AN7 \leq AVcc. 2. AVcc and AVss input voltages

The AVcc and AVss input voltage must be AVcc = $Vcc \pm 10\%$, AVss = Vss. When

1. Alialog lilput voltage lalige

the A/D converter, use AVcc = Vcc, AVss = Vss. During the standby mode, use V_{RA} \leq 5.5V, AVss = Vss. V_{RAM} is the RAM standby voltage. 3. AVref input voltage

The analog standard voltage AVref (AV_{ref}) must be Avref \leq AVcc. When not using t

converter, use $AV_{ref} = Vcc$. During the standby mode, use $V_{RAM} \le AVref \le AVcc$. V RAM standby voltage. 4. Input ports

The time constant for the circuit connecting to the input port must be shorter than the time of the A/D converter. Input voltage may not be sampled sufficiently when the ti constant of the circuit is long.

5. Conversion start modes

6. Analog input pins handling

Depending on the PWR bit setting, the demand for A/D conversion will differ for the speed start mode and low-demand conversion mode.

Connect a protection circuit as shown in figure 15.14 to prevent analog input pins (A from being destroyed due to abnormal voltage from surge, etc. This circuit is also eq with a CR filter to control errors due to noise. The circuit shown in the diagram is or example and the number of circuits is to be determined by considering the actual conuse.

Figure 15.15 shows an equivalent circuit of analog input pins and table 15.10 shows specification of the analog input pins.




Figure 15.14 Example of a Protection Circuit for the Analog Input Pins




Figure 15.15 Equivalent Circuit of Analog Input Pins

564



566

- 10-bit resolution
- Eight input channels (four channels times two)
- Analog conversion voltage range setting is selectable
 - analog input from 0V to Vref (only with SH7041A, SH7043A, and SH7045).

— Using the standard voltage pin (AVref) as an analog standard voltage (Vref), con

- (Connected to AV_{CC} internally in the SH7040A, SH7042A, and SH7044.) • High speed conversion
- - Minimum conversion time: per channel
 - Operation frequency: f≤20MHz, CKS=0, 1 6.7µs (20MHz, CKS=1)
 - Operation frequency: f>20MHz, CKS=0 9.3µs (28.7MHz, CKS=0)
- Multiple conversion modes
- Single mode/scan mode
 - 2 channel simultaneous conversion
- Three types of conversion start
 - Software, timer conversion start trigger (MTU), or ADTRG pin can be selected.

Eight data registers

- Conversion results stored in 16-bit data registers corresponding to each channel.
- Sample and hold function
- A/D conversion end interrupt generation
 - An A/D conversion end interrupt (ADI) can be generated on completion of A/D conversion.
- Furthermore, ADI0 (A/D0 interrupt request) can activate DTC and ADI1 (A/D1 inte request) can activate DMAC.




Figure 16.1 Mid-Speed A/D Converter Block Diagram

568

A/D0	Analog input 0	AND	I	Analog input channel 0
	Analog input 1	AN1	I	Analog input channel 1
	Analog input 2	AN2	Ī	Analog input channel 2
	Analog input 3	AN3	I	Analog input channel 3
A/D1	Analog input 4	AN4	I	Analog input channel 4
	Analog input 5	AN5	Ī	Analog input channel 5
	Analog input 6	AN6	Ī	Analog input channel 6
	Analog input 7	AN7	I	Analog input channel 7
A/D external trigger input		ADTRG	Ī	External trigger for A/D conversion

Note: * In the SH7040A, SH7042A, and SH7044, AV_{ref} is connected to AV_{CC} internally.

A/D conversion standard voltage (SH7041A, SH7043A, and SH704

AVref*

Standard voltage

•			
A/D1 data register CL	ADDRC1L	R	H'00
A/D1 data register DH	ADDRD1H	R	H'00
A/D1 data register DL	ADDRD1L	R	H'00
A/D1 control/status register	ADCSR1	R/(W)*	H'00
A/D1 control register	ADCR1	R/W	H'7F
Note: * Only 0 can be written	en to bit 7 to cle	ar the flag	g.

ADDRCUII

ADDRC0L

ADDRD0H

ADDRD0L

ADCSR0

ADCR0

ADDRA1H

ADDRA1L

ADDRB1H

ADDRB1L

ADDRC1H

1100

H'00

H'00

H'00

H'00

H'7F

H'00

H'00

H'00

H'00

H'00

R

R

R

R/(W)*

R/W

R

R

R

R

R

11111110404

H'FFFF8405

H'FFFF8406

H'FFFF8407

H'FFFF8410

H'FFFF8412

H'FFFF8408

H'FFFF8409

H'FFFF840A

H'FFFF840B

H'FFFF840C

H'FFFF840D

H'FFFF840E

H'FFFF840F

H'FFFF8411

H'FFFF8413

0, 10

8, 16

8, 16

8, 16

8, 16

8, 16

8, 16

8

8

8 8, 16

8

8

8

A/DO data register Cri

A/D0 data register CL

A/D0 data register DH

A/D0 data register DL

A/D0 control register

A/D1 data register AH

A/D1 data register AL

A/D1 data register BH

A/D1 data register BL

A/D1 data register CH

A/D0 control/status register

570

ADDR can always be read from the CPU. The upper byte may be read directly. The low transferred through the temporary register (TEMP). For details, see section 16.3, Interfa CPU.

ADDR is initialized to H'0000 during power-on reset or standby mode. ADDR will not initialized by manual reset.

Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2
ADDRn :	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	_	_	_	_
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
(n=A to D)														

Table 16.3 Analog Input Channel and ADDRA-ADDRD Correspondence

Analog Input Channel	A/D Data Register	Module
AN0	ADDRA0	A/D0
AN1	ADDRB0	
AN2	ADDRC0	
AN3	ADDRD0	
AN4	ADDRA1	A/D1
AN5	ADDRB1	
AN6	ADDRC1	
AN7	ADDRD1	



Note: * Only 0 can be written to clear the flag.

• Bit 7—A/D End Flag (ADF): Status flag that indicates end of A/D conversion.

Bit 7:

ADF	Description					
0	[Clear conditions] (In					
	 Writing 0 to ADF after reading ADF with ADF=1 					
	When registers of the mid-speed converter are accessed after the DMAC a are activated by ADI interrupt.					
1	[Set conditions]					
	1. Single mode: When A/D conversion is complete					
	2. Scan mode: When A/D conversion of all designated channels are complete					

• Bit 6—A/D Interrupt Enable (ADIE): Enables or disables interrupt request (ADI) due completion of A/D conversion.

Bit 6:

DIL O.		
ADIE	Description	
0	Disables interrupt request (ADI) due to completion of A/D conversion	(In
1	Enables interrupt request (ADI) due to completion of A/D conversion	

Bit 4—Scan Mode (SCAN): Selects the A/D conversion mode from single mode and mode. For operations during single/scan mode, see section 16.4, Operation. When sy modes, proceed while ADST=0.

Bit 4:

SCAN	Description	
0	Single mode	(
1	Scan mode	

• Bit 3—Clock Select (CKS): Sets the A/D conversion time. Proceed conversion time while adst=0. Always set CKS=0 when operating frequency exceeds 20MHz.

Bit 3:

CKS	Description	
0	Conversion time = 266 states (max)	(1
1	Conversion time = 134 states (max)	
• Bit	2—Reserved bit: Bit 2 always reads 0. Furthermore, always write 0.	

- Bits 1, 0—Channel select 1, 0 (CH1, CH0): Selects the analog input channel along v SCAN bit. Switch channels while ADST=0.

A/D control registers (ADCR0, 1) are registers that can read/write in 8 bits and enables of A/D conversion start of the external trigger input. There are the ADCR0 (A/D0) and ADC (A/D1).

ADCR is initialized to H'7F during power-on reset and standby mode. Manual reset does initialize ADCR.

Bit :	7	6	5	4	3	2	1
Initial value :	TRGE		_	_		_	_
	0	1	1	1	1	1	1
R/W·	R/W	R	R	R	R	R	R

• Bit 7—Trigger Enable (TRGE): Enables or disables A/D conversion start of input from external or MTU trigger.

Bit 7:

TRGE	Description	
0	Disables A/D conversion start of external or MTU trigger	(In
1	Starts A/D conversion on last transition edge of A/D conversion trigger in (ADTRG) or MTU trigger.	nput pi

A/D0 and A/D1 are common for external trigger pin and MTU trigger.

A/D0 and A/D1 settings are of logical sum.

• Bits 6–0—Reserved bits: These bits always read as 1. The write value should always

When reading the ADDR in byte size, read the upper byte before the lower byte. Further possible to read only the upper byte, however, please note that contents are not guarante reading only the lower byte. In addition, when reading ADDR in word size, upper byte is automatically read before the lower byte.

Figure 16.2 shows the data flow when reading from ADDR.




Figure 16.2 ADDR Access Operation (During Reading of (H'AA40))



ADCSR is 1, ADI interrupt request occurs.

The ADF bit can be cleared by writing 0 after reading ADF=1.

To switch modes or analog input channels during A/D conversion, clear the ADST bit to stop A/D conversion to avoid malfunction. After switching (mode/channel change and A setting can be made at the same time), set the ADST bit to 1 to restart A/D conversion.

An example of operation when channel 1 (AN1) is selected in the single mode is shown i 16.3 (the bit specification in the example is the ADCSR0 register).

- Set operation mode to single mode (SCAN=0), input channel to AN1 (CH1=0, CH0=A/D interrupt request to enable (ADIE) then start A/D conversion (ADST=1).
- 2. When A/D conversion is complete, A/D conversion result is transferred to ADDRB0 same time, ADF=1 will become ADF=0 and the mid-speed converter will standby for conversion.
- 3. Since ADF=1 and ADIE=1, ADI interrupt request will occur.
- 4. The A/D interrupt process routine will start.
- 5. After reading ADF=1, write 0 to ADF.
- 6. Read the A/D conversion result (ADDRB0) and process.
- 7. End A/D interrupt process routine execution. When ADST bit is set to 1, A/D converstarts, following steps (2) to (7) above.




Figure 16.3 Operation Example of Mid-speed A/D Converter (Single Mode, Ch Selected)

An example of operation when three channels of A/D0 (AN0–2) are selected for A/D co is shown in figure 16.4 (the bit specification in the example is the ADCSR0 register).

1. Set operation mode to scan mode (SCAN=1), set analog channels to AN0-2 (CH1=1 then start A/D conversion (ADST=1).

2. When A/D conversion for channel 1 is complete, A/D conversion result is transferred

ADDRA0.

Next, channel 2 (AN1) will automatically be selected and conversion will begin.

- 3. In the same manner, channel 3 will be converted (AN2).
- 4. When conversion of all of the selected channels (AN0–AN2) are complete, ADF will 1 and channel 1 (AN0) will again be selected and conversion will begin.
 At this time, if the ADIE bit is set to 1, ADI interrupt request will occur after complet

At this time, if the ADIE bit is set to 1, ADI interrupt request will occur after complet conversion.

5. Steps (2) to (4) will be repeated while ADST bit is set to 1.

A/D conversion will stop when setting the ADST bit to 0. When setting the ADST bit A/D conversion will start again from channel 1 (AN0).




Figure 16.4 Operation Example of Mid-speed A/D Converter (Scan Mode, Three Selected) (AN0–AN2)




Figure 16.5 A/D Conversion Timing



from the ADTRG pin or MTU when the TRGE bit of the A/D control register (ADCR)

A/D conversion is started when the ADST bit of the A/D control/status register (ADCSF 1 by the \overline{ADTRG} input pin last transition edge or MTU trigger. Other operations, regard whether in the single or scan mode, are the same as when setting the ADST bit to 1 with software.

Figure 16.6 shows an example of external trigger input timing.




Figure 16.6 External Trigger Input Timing

A/D0	ADI0	Interrupt by conversion complete O	×
A/D1	ADI1	×	0
O: activation	on enabled		


O: activation enabled

×: activation disabled

When accessing the A/D0 register with DTC activated by ADI0 interrupt, the ADF bit of control/status register (ADCSR0) will automatically be cleared to 0. Furthermore, it is po automatically clear the ADF bit of ADCSR1 by register access of A/D1 with activated DI ADI1 interrupt. For details on the automatic clearing operation of this interrupt factor, see 8, Data Transfer Controller (DTC).

A/D conversion. Offset error (see figure 16.7 (1)) is the deviation between the actual A conversion characteristic and the ideal A/D conversion characteristic when the digital or changes from the minimum value (zero voltage) of 0000000000 (000 in the figure) to 00 (001 in the figure). Full-scale error (see figure 16.7 (2)) is the deviation between the acconversion characteristic and the ideal A/D conversion characteristic when the digital or changes from 1111111110 (110 in the figure) to the maximum value (full-scale voltage) 111111111 (111 in the figure). Quantization error is the deviation inherent in the media. A/D converter, given by 1/2 LSB (see figure 16.7 (3)). Nonlinearity error is the deviation

the actual A/D conversion characteristic and the ideal A/D conversion characteristic from voltage to full-scale voltage (see figure 16.7 (4)). This does not include offset error, full the conversion characteristic from voltage to full-scale voltage (see figure 16.7 (4)).



medium-speed A/D converter is not used, set $AV_{CC} = V_{CC}$ and $AV_{SS} = V_{SS}$.

(3) AVref input voltage

For the AV_{ref} pin input voltage analog reference, set $AV_{ref} \le AV_{CC}$. When the mediu A/D converter is not used, set $AV_{ref} = AV_{CC}$.

(4) AV_{CC} and AV_{ref} must be connected to the power supply (V_{CC}) even if the medium-sp converter is not used or is in standby mode.

16.7.2 Handling of Analog Input Pins

function that suppresses error due to noise. The circuit shown here is only a design exam circuit constants must be decided on the basis of the actual operating conditions.

To prevent damage from surges and other abnormal voltages at the analog input pins (AN connect a protection circuit such as that shown in figure 16.8. This circuit also includes a

Figure 16.9 shows an equivalent circuit for the analog input pins, and table 16.6 summari analog input pin specifications.




Figure 16.8 Example of Analog Input Pin Protection Circuit

Analog multiplexer Mid-speed A/D conv

Note: Numbers are only to be noted as reference val-

Figure 16.9 Equivalent Circuit for the Analog Input Pins

Table 16.6 Analog Pin Specifications

Item	Min	Max	Unit
Analog input capacitance	_	20	pF
Permissible signal source impedance	_	1	kΩ

- One of four internal clocks ($\phi/8$, $\phi/32$, $\phi/128$, $\phi/512$) can be selected independent channel.
- Interrupt sources
 - A compare match interrupt can be requested independently for each channel.

17.1.2 Block Diagram

Figure 17.1 shows a block diagram of the CMT.

CMSTR: Compare match timer start register
CMCSR: Compare match timer control/status register
CMCOR: Compare match timer constant register
CMCNT: Compare match timer counter
CMI: Compare match interrupt

Figure 17.1 CMT Block Diagram

	constant register u				
1	Compare match timer control/status register 1		R/(W)*	H'0000	H'FFFF83D8 8, 1
	Compare match timer counter 1	CMCNT1	R/W	H'0000	H'FFFF83DA 8, 1
	Compare match timer constant register 1	CMCOR1	R/W	H'FFFF	H'FFFF83DC 8, 1
Note:	* The only value that can the flags.	be written to the	CMCSR0	and CMC	CSR1 CMF bits is a

R/W

Compare match timer CMCOR0

H'FFFF H'FFFF83D6 8, 1

counter 0

Bit:	7	6	5	4	3	2	1
	_	_	_	_		_	STR1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W

- Bits 15–2—Reserved: These bits always read as 0. The write value should always be
- Bit 1—Count Start 1 (STR1): Selects whether to operate or halt compare match timer 1.

Bit 1: STR1	Description
0	CMCNT1 count operation halted (initial value)
1	CMCNT1 count operation

• Bit 0—Count Start 0 (STR0): Selects whether to operate or halt compare match timer

Bit 0: STR0	Description
0	CMCNT0 count operation halted (initial value)
1	CMCNT0 count operation

0	0	0	0	0	0	0
R/(W)*	R/W	R	R	R	R	R/W
alue that ca	an be writt	en is a 0 t	to clear the	e flag.		
	` '	R/(W)* R/W	R/(W)* R/W R	R/(W)* R/W R R		R/(W)* R/W R R R R

CKS1

• Bits 15–8 and 5–2—Reserved: These bits always read as 0. The write value should a

CMIE

Bit:

CMF

Bit 7—Compare Match Flag (CMF): This flag indicates whether or not the CMCNT CMCOR values have matched.

Bit 7: CMF	Description
0	CMCNT and CMCOR values have not matched (initial status
	Clear condition: Write a 0 to CMF after reading a 1 from it
1	CMCNT and CMCOR values have matched

• Bit 6—Compare Match Interrupt Enable (CMIE): Selects whether to enable or disable compare match interrupt (CMI) when the CMCNT and CMCOR values have matched 1).

1).	
Bit 6: CMIE	Description
0	Compare match interrupts (CMI) disabled (initial status)
1	Compare match interrupts (CMI) enabled



17.2.3 Compare Match Timer Counter (CMCNT)

The compare match timer counter (CMCNT) is a 16-bit register used as an upcounter for generating interrupt requests.

When an internal clock is selected with the CKS1, CKS0 bits of the CMCSR register and

bit of the CMSTR is set to 1, the CMCNT begins incrementing with that clock. When the value matches that of the compare match timer constant register (CMCOR), the CMCNT cleared to H'0000 and the CMF flag of the CMCSR is set to 1. If the CMIE bit of the CM set to 1 at this time, a compare match interrupt (CMI) is requested.

The CMCNT is initialized to H'0000 by power-on resets and by standby mode. Manual renot initialize CMCNT.

Bit:	15	14	13	12	11	10	9
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
Initial value:	0	0	0	0	0	0	0

R/W

R/W

R/W

R/W

R/W

R/W:

R/W

R/W

Bit:	7	6	5	4	3	2	1
Initial value:	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

17.3 Operation

17.3.1 Period Count Operation

When an internal clock is selected with the CKS1, CKS0 bits of the CMCSR register an bit of the CMSTR is set to 1, the CMCNT begins incrementing with the selected clock. CMCNT counter value matches that of the compare match constant register (CMCOR), CMCNT counter is cleared to H'0000 and the CMF flag of the CMCSR register is set to CMIE bit of the CMCSR register is set to 1 at this time, a compare match interrupt (CM requested. The CMCNT counter begins counting up again from H'0000.

Figure 17.2 shows the compare match counter operation.




Figure 17.2 Counter Operation



Figure 17.3 Count Timing

17.4 Interrupts

17.4.1 Interrupt Sources and DTC Activation

The CMT has a compare match interrupt for each channel, with independent vector address allocated to each of them. The corresponding interrupt request is output when the interrupt flag CMF is set to 1 and the interrupt enable bit CMIE has also been set to 1.

When activating CPU interrupts by interrupt request, the priority between the channels can changed by using the interrupt controller settings. See section 6, Interrupt Controller (INT) details.

Interrupt requests can also be used as data transfer controller (DTC) activating sources. It case, channel priorities are fixed. See section 8, Data Transfer Controller (DTC), for deta

17.4.2 Compare Match Flag Set Timing

CMCOR register and the CMCNT counter match. The compare match signal is generated the final state of the match (timing at which the CMCNT counter matching count value is updated). Consequently, after the CMCOR register and the CMCNT counter match, a commatch signal will not be generated until a CMCNT counter input clock occurs. Figure 17, the CMF bit set timing.

The CMF bit of the CMCSR register is set to 1 by the compare match signal generated w




Figure 17.4 CMF Set Timing

17.4.3 Compare Match Flag Clear Timing

The CMF bit of the CMCSR register is cleared either by writing a 0 to it after reading a clear signal after a DTC transfer. Figure 17.5 shows the timing when the CMF bit is clear CPU.




Figure 17.5 Timing of CMF Clear by the CPU




Figure 17.6 CMCNT Write and Compare Match Contention




Figure 17.7 CMCNT Word Write and Increment Contention




Figure 17.8 CMCNT Byte Write and Increment Contention

PA19 I/O (port)	BACK output (BSC)	DRAK1 output (DMAC)	_	_
PA18 I/O (port)	BREQ input (BSC)	DRAK0 output (DMAC)	_	_
PA17 /O (port)	WAIT input (BSC)	_		_
PA16 I/O (port)	AH output (BSC)			_
PA15 I/O (port)	CK output (CPG)			83
PA14 I/O (port)	RD output (BSC)	_	_	34
PA13 I/O (port)	WRH output (BSC)	_		36
PA12 I/O (port)	WRL output (BSC)		_	38
PA11 I/O (port)	CS1 output (BSC)	_	_	40
PA10 I/O (port)	CS0 output (BSC)		_	41
PA9 I/O (port)	TCLKD input (MTU)	ĪRQ3 (INTC)	_	42
PA8 I/O (port)	TCLKC input (MTU)	ĪRQ2 (INTC)	_	43
PA7 I/O (port)	TCLKB input (MTU)	CS3 output (BSC)	·	44
PA6 I/O (port)	TCLKA input (MTU)	CS2 output (BSC)	_	45
PA5 I/O (port)	SCK1 I/O (SCI)	DREQ1 input (DMAC)	IRQ1 input (INTC)	46

roit (Related Module) (Related Module) (Related Module) 112

WRHH output (BSC) — WRHL output (BSC) —

CASHH output (BSC) — CASHL output (BSC) —

PA23 I/O (port)

PA22 I/O (port) PA21 I/O (port)

PA20 I/O (port)

RENESAS

	PB7 I/O (port)	IRQ5 input (INTC)	A19 output (BSC)	BREQ input (BSC)	30
	PB6 I/O (port)	IRQ4 input (INTC)	A18 output (BSC)	BACK output (BSC)	29
	PB5 I/O (port)	IRQ3 input (INTC)	POE3 input (port)	RDWR output (BSC)28
	PB4 I/O (port)	IRQ2 input (INTC)	POE2 input (port)	CASH output (BSC)	26
	PB3 I/O (port)	IRQ1 input (INTC)	POE1 input (port)	CASL output (BSC)	25
	PB2 I/O (port)	IRQ0 input (INTC)	POE0 input (port)	RAS output (BSC)	24
	PB1 I/O (port)	A17 input (BSC)	_		22
	PB0 I/O (port)	A16 output (BSC)	_	_	20
С	PC15 I/O (port)	A15 output (BSC)	_	_	19
	PC14 I/O (port)	A14 output (BSC)	_	_	18
	PC13 I/O (port)	A13 output (BSC)	_	_	17
	PC12 I/O (port)	A12 output (BSC)	_	_	16
	PC11 I/O (port)	A11 output (BSC)	_	_	15
	PC10 I/O (port)	A10 output (BSC)	_	_	14
	PC9 I/O (port)	A9 output (BSC)	_	_	13

A8 output (BSC)

A7 output (BSC)

PC8 I/O (port)

PC7 I/O (port)

12

		(DMAC)	
PD25 I/O (port)	D25 I/O (BSC)	DREQ1 input (DMAC)	_
PD24 I/O (port)	D24 I/O (BSC)	DREQ0 input (DMAC)	_
PD23 I/O (port)	D23 I/O (BSC)	IRQ7 input (INTC)	
PD22 I/O (port)	D22 I/O (BSC)	IRQ6 input (INTC)	_
PD21 I/O (port)	D21 I/O (BSC)	IRQ5 input (INTC)	
PD20 I/O (port)	D20 I/O (BSC)	IRQ4 input (INTC)	
PD19 I/O (port)	D19 I/O (BSC)	ĪRQ3 input (INTC)	_
PD18 I/O (port)	D18 I/O (BSC)	IRQ2 input (INTC)	_
PD17 I/O (port)	D17 I/O (BSC)	IRQ1 input (INTC)	_
PD16 I/O (port)	D16 I/O (BSC)	IRQ0 input (INTC)	_
PD15 I/O (port)	D15 I/O (BSC)	_	
PD14 I/O (port)	D14 I/O (BSC)	_	

D31 I/O (BSC)

D30 I/O (BSC)

D29 I/O (BSC)

D28 I/O (BSC)

D27 I/O (BSC)

D26 I/O (BSC)

IRQOUT output —

CS3 output (BSC)

CS2 output (BSC)

DACK1 output (DMAC)

DACK0 output

(INTC)

PD31 I/O (port)

PD30 I/O (port)

PD29 I/O (port)

PD28 I/O (port)

PD27 I/O (port)

PD26 I/O (port)



RENESAS

	PD2 I/O (port)	D2 I/O (BSC)		_
	PD1 I/O (port)	D1 I/O (BSC)		_
	PD0 I/O (port)	D0 I/O (BSC)		_
E	PE15 I/O (port)	TIOC4D I/O (MTU)	DACK1 output (DMAC)	IRC (IN
	PE14 I/O (port)	TIOC4C I/O (MTU)	DACK0 output (DMAC)	AH
	PE13 I/O (port)	TIOC4B I/O (MTU)	MRES input (INTC)	_
	PE12 I/O (port)	TIOC4A I/O (MTU)	_	_
	PE11 I/O (port)	TIOC3D I/O (MTU)		_
	PE10 I/O (port)	TIOC3C I/O (MTU)		_
	PE9 I/O (port)	TIOC3B I/O (MTU)	_	_
	PE8 I/O (port)	TIOC3A I/O (MTU)		_
	PE7 I/O (port)	TIOC2B I/O (MTU)		_
	PE6 I/O (port)	TIOC2A I/O (MTU)	_	_
	PE5 I/O (port)	TIOC1B I/O (MTU)		_
	PE4 I/O (port)	TIOC1A I/O (MTU)		_

D0 1/O (B3C)

D5 I/O (BSC)

D4 I/O (BSC)

D3 I/O (BSC)

US

64

66

67

68 69 70

2

1

IRQOUT output

AH output (BSC)

(INTC)

FD0 I/O (port)

PD5 I/O (port)

PD4 I/O (port)

PD3 I/O (port)

PF5 input (port)	AN5 input (A/D)	_	_	96
PF4 input (port)	AN4 input (A/D)	_	_	95
PF3 input (port)	AN3 input (A/D)	_		94
PF2 input (port)	AN2 input (A/D)	_	_	93
PF1 input (port)	AN1 input (A/D)	_		92
PF0 input (port)	AN0 input (A/D)		<u></u>	91

98

AN6 input (A/D)

PF6 input (port)

PD16/D16/IRQ PD17/D17/IRQ PD18/D18/IRQ PD19/D19/IRQ PD20/D20/IRQ PD21/D21/IRQ PD22/D22/IRQ PD23/D23/IRQ PD24/D24/DRE PD25/D25/DRE PD10/D10 PD12/D12 PD13/D13 PD14/D14 PD15/D15 PD11/D11 PD5/D5 PD6/D6 PD8/D8 PD4/D4 PD7/D7 PD9/D9 800 Vss PD15 PD16 PD17 PD18 PD19 PD20 PD21 PD22 PD24 PD25 PD26 PD26 PD26 PD26 PD11 PD12 PD13 800 Vss D20 D21 D22 BB B40 D12 D13 D14 015 D16 D17 D18 D23 D24 D25 D26 Vcc Vss 2 2 2 2 D20 D21 D22 Vcc D30 D12 D13 D19 D23 D24 D25 Vss PD24/D24/DREQ0 PD25/D25/DREQ1 PD18/D18/IRQ2 PD21/D21/IRQ5 PD16/D16/IRQ0 PD19/D19/IRQ3 PD20/D20/IRQ4 PD22/D22/IRQ6 PD23/D23/IRQ7 8 8 6 D13 Vss 8 2 2 2 2 2 2 2 2 PD16 PD17 PD18 PD19 PD20 PD24 PD25 PD26 PD22 PD23 D13 D13 115 8 Vss 3,23,27,33 39,55,61,71 90,101,109 21,37,65 FP112 8 12,26,40,63 77,85,112 135 6,14,28,35 42,55,61,71 79,87,93 117,129,141 FP144 72 73 73 70 69 68 90 88 88 88 84 83 8 8 8 4, 24, 28, 36, 42, 58, 66, 76, 97, 108, 117 TFP120 22, 40, 70, 82, 111 Pin NO.

RENESAS

PD26/D26/DAC PD27/D27/DAC PD28/D28/CS2 PD29/D29/CS3 PD30/D30/IRQ PD31/D31/AD7

PC1/A1 PC2/A2 PC4/A4 PC5/A5 PC6/A6

8 F

PC3/A3

8 8 8 8 8

2 8 8 8 8 8

2|9

113 13

5 1 5

PC0/A0

PD30 PC0 PC1

D28 D29 D30 D31

D26 D27 D28 D29 D30 A0 A1

PD26/D26/DACK0

PD27/D27/DACK1

PD28/D28/CS2 PD29/D29/CS3

PD27 PD28 PD29

PD30/D30/IRQOUT

PD30

56 45

PD31

PD31/D31/ADTRG

8 Ā

A 4 **4**2 A6 A5 A4

Table 18.2 Pin Arrangement by Mo

Pin NO.			Pin Name					
			On-Chip F	On-Chip ROM Disabled			On-Chip ROM Enabled	M Enabled
			MPU Mode0	le0	MPU Mode 1			
TFP120	FP144	FP112	A13	Initial Function PFC Selected Function Possibilities 413 A13	hitial Function A13	PFC Selected Function Possibilities A13	PC13	PFC Selected Fit PC13/A13
19	23	18	A14	A14	A14	A14	PC14	PC14/A14
20	24	19	A15	A15	A15	A15	PC15	PC15/A15
21	25	20	A16	A16	A16	A16	PB0	PB0/A16
23	27	22	A17	A17	A17	A17	PB1	PB1/A17
25	31	24	PB2	PB2/IRQ0/POE0/RAS	PB2	PB2/IRGO/POE0/RAS	PB2	PB2/IRQ0/PC
56	32	25	PB3	PB3/IRQ1/POE1/CASL	PB3	PB3/IRQ1/POE1/CASL	PB3	PB3/IRQ1/PC
27	34	56	PB4	PB4/IRQ2/POE2/CASH	PB4	PB4/IRQ2/POE2/CASH	PB4	PB4/IRQ2/PC
59	36	28	PB5	PB5/IRQ3/POE3/RDWR	PB5	PB5/ <u>IRQ3/POE3</u> /RDWR	PB5	PB5/IRQ3/PC
32	37	29	PB6	PB6/IRQ4/A18/BACK	PB6	PB6/IRQ4/A18/BACK	PB6	PB6/IRQ4/A1
33	38	30	PB7	PB7/IRQ5/A19/BREQ	PB7	PB7/IRQ5/A19/BREQ	PB7	PB7/IRQ5/A1
34	39	31	PB8	PB8/IRQ6/A20/WAIT	PB8	PB8/IRG6/A20/WAIT	PB8	PB8/IRQ6/A2
35	41	32	PB9	PB9/IRQ7/A21/ADTRG	PB9	PB9/IRQ7/A21/ADTRG	PB9	PB9/IRQ7/A2
54	130	21	PA0	PA0/RXD0	PA0	PA0/RXD0	PA0	PA0/RXD0
53	131	20	PA1	PA1/TXD0	PA1	PA1/TXD0	PA1	PA1/TXD0
52	132	49	PA2	PA2/SCK0/DREQ0/IRQ0	PA2	PA2/SCK0/DREQ0/IRQ0	PA2	PA2/SCK0/DF
51	133	48	PA3	PA3/RXD1	PA3	PA3/RXD1	PA3	PA3/RXD1
20	134	47	PA4	PA4/TXD1	PA4	PA4/TXD1	PA4	PA4/TXD1
61	136	46	PA5	PA5/SCK1/DREQ1/IRQ1	PA5	PA5/SCK1/DREQ1/IRQ1	PA5	PA5/SCK1/DF
48	54	45	PA6	PA6/TCLKA/CS2	PA6	PA6/TCLKA/CS2	PA6	PA6/TCLKA/
47	53	44	PA7	PA7/TCLKB/CS3	PA7	PA7/TCLKB/CS3	PA7	PA7/TCLKB/0
46	52	43	PA8	PA8/TCLKC/IRQZ	PA8	PA8/TCLKC/IRQZ	PA8	PA8/TCLKC/Ī
45	51	42	PA9	PA9/TCLKD/ĪRQ3	PA9	PA9/TCLKD/IRQ3	PA9	PA9/TCLKD/Ī
44	20	41	CS0	<u>CS0</u>	CSO	<u>CS0</u>	PA10	PA10/CS0
43	49	40	CS1	CSI	CS1	CS1	PA11	PA11/CS1
41	48	38	WRL	WRL	WRL	WRL	PA12	PA12/WRL
39	47	36	WRH	WRH	WRH	WRH	PA13	PA13/WRH
37	43	34	RD	RD	RD	RD	PA14	PA14/RD
38	107	83	Š	PA15/CK	Ç	PA15/CK	č	PA15/CK
	100	ı	PA16	PA16/AH	PA16	PA16/ĀH	PA16	PA16/AH
	101	ı	PA17	PA17/WAIT	PA17	PA17/WAIT	PA17	PA17/WAIT
	33	ı	PA18	PA18/BREG/DRAK0	PA18	PA18/BREQ/DRAK0	PA18	PA18/BREQ/I
1	30	ı	PA19	PA19/BACK/DRAK1	PA19	PA19/BACK/DRAK1	PA19	PA19/BACK/[
	59	ı	PA20	PA20/CASHL	PA20	PA20/CASHL	PA20	PA20/CASHL
	4	1	PA21	PA21/CASHH	PA21	PA21/CASHH	PA21	PA21/CASHE
1	3	1	WRHL	WRHL	WRHL	WRHL	PA22	PA22/WRHL
_	1	1	WRHH	WRHH	WRHH	WRHH	PA23	PA23/WRHH
35	104	80	PLLVCC	PLLVCC	PLLVCC	PLLVCC	PLLVCC	PLLVCC
37	106	82	PLLVSS	PLLVSS	PLLVSS	PLLVSS	PLLVSS	PLLVSS
62	96	74	EXTAL	EXTAL	EXTAL	EXTAL	EXTAL	EXTAL
77	94	72	XTAL	XTAL	XTAL	XTAL	XTAL	XTAL
36	105	81	PLLCAP	PLLCAP	PLLCAP	PLLCAP	PLLCAP	PLLCAP
31	86	9/	WN	NMI	IWN	NMI	IWN	IMN
39	108	84	RES	RES	RES	RES	RES	RES
38	44	35	WDTOVE	WDTOVF WDTOVF	WDTOVE	WDTOVF	WDTOVE	WDTOVE
	400	20	9450	1100	0071	1100	9007	

Table 18.2 Pin Arrangement by Mode (cont)

Pin NO.	Ċ.		Pin Name					
			On-Chip ROM Disabled	M Disabled			On-Chip ROM Enabled	M Enabled
			MPU Mode0		MPU Mode 1		MPU Mode2	
TFP12	FP120 FP144	FP112	Initial Function	PFC Selected Function Possibilities		PFC Selected Function Possibilities	Initial Function	PFC Selected Fur
ı	127	ı	AVREF	AVREF	AVREF	AVREF	AVREF	AVREF
86	118	91	PF0/AN0	PF0/AN0	PF0/AN0	PF0/AN0	PF0/AN0	PF0/AN0
66	119	92	PF1/AN1	PF1/AN1	PF1/AN1	PF1/AN1	PF1/AN1	PF1/AN1
100	120	93	PF2/AN2	PF2/AN2	PF2/AN2	PF2/AN2	PF2/AN2	PF2/AN2
101	121	94	PF3/AN3	PF3/AN3	PF3/AN3	PF3/AN3	PF3/AN3	PF3/AN3
102	122	92	PF4/AN4	PF4/AN4	PF4/AN4	PF4/AN4	PF4/AN4	PF4/AN4
103	123	96	PF5/AN5	PF5/AN5	PF5/AN5	PF5/AN5	PF5/AN5	PF5/AN5
105	125	86	PF6/AN6	PF6/AN6	PF6/AN6	PF6/AN6	PF6/AN6	PF6/AN6
106	126	66	PF7/AN7	PF7/AN7	PF7/AN7	PF7/AN7	PF7/AN7	PF7/AN7
92	109	82	PE0	PE0/TIOC0A/DREQ0	PE0	PE0/TIOC0A/DREGO	PE0	PE0/TIOC0A/Ē
93	110	98	PE1	PE1/TIOC0B/DRAK0	PE1	PE1/TIOC0B/DRAK0	PE1	PE1/TIOC0B/D
94	111	87	PE2	PE2/TIOC0C/DREQ1	PE2	PE2/TIOC0C/DREQ1	PE2	PE2/TIOC0C/Ē
92	113	88	PE3	PE3/TIOC0D/DRAK1	PE3	PE3/TIOC0D/DRAK1	PE3	PE3/TIOC0D/I
96	114	89	PE4	PE4/TIOC1A	PE4	PE4/TIOC1A	PE4	PE4/TIOC1A
109	115	102	PE5	PE5/TIOC1B	PE5	PE5/TIOC1B	PE5	PE5/TIOC1B
112	116	104	PE6	PE6/TIOC2A	PE6	PE6/TIOC2A	PE6	PE6/TIOC2A
113	137	105	PE7	PE7/TIOC2B	PE7	PE7/TIOC2B	PE7	PE7/TIOC2B
114	138	106	PE8	PE8/TIOC3A	PE8	PE8/TIOC3A	PE8	PE8/TIOC3A
115	139	107	PE9	PE9/TIOC3B	PE9	PE9/TIOC3B	PE9	PE9/TIOC3B
116	140	108	PE10	PE10/TIOC3C	PE10	PE10/TIOC3C	PE10	PE10/TIOC3C
118	142	110	PE11	PE11/TIOC3D	PE11	PE11/TIOC3D	PE11	PE11/TIOC3D
119	143	111	PE12	PE12/TIOC4A	PE12	PE12/TIOC4A	PE12	PE12/TIOC4A
120	144	112	PE13	PE13/TIOC4B/MRES	PE13	PE13/TIOC4B/MRES	PE13	PE13/TIOC4B/
2	2	-	PE14	PE14/TIOC4C/DACK0/AH	PE14	PE14/TIOC4C/DACK0/AH	PE14	PE14/TIOC4C
ဗ	2	2	PE15	PE15/TIOC4D/DACK1/IRGOUTPE15	TPE15	PE15/TIOC4D/DACK1/IRQOUTPE15	JTPE15	PE15/TIOC4D/

Port B I/O register	PBIOR	R/W	H'0000	H'FFFF8394 H'FFFF8395	8, 16, 3
Port B control register 1	PBCR1	R/W	H'0000	H'FFFF8398 H'FFFF8399	8, 16, 3
Port B control register 2	PBCR2	R/W	H'0000	H'FFFF839A H'FFFF839B	8, 16, 3
Port C I/O register	PCIOR	R/W	H'0000	H'FFFF8396 H'FFFF8397	8, 16, 3
Port C control register	PCCR	R/W	H'0000	H'FFFF839C H'FFFF839D	8, 16, 3
Port D I/O register H	PDIORH	R/W	H'0000	H'FFFF83A4 H'FFFF83A5	8, 16, 3
Port D I/O register L	PDIORL	R/W	H'0000	H'FFFF83A6 H'FFFF83A7	8, 16, 3
Port D control register H1	PDCRH1	R/W	H'0000	H'FFFF83A8 H'FFFF83A9	8, 16, 3
Port D control register H2	PDCRH2	R/W	H'0000	H'FFFF83AA H'FFFF83AB	8, 16, 3
Port D control register L	PDCRL	R/W	H'0000	H'FFFF83AC H'FFFF83AD	8, 16, 3
Port E I/O register	PEIOR	R/W	H'0000	H'FFFF83B4 H'FFFF83B5	8, 16, 3
Port E control register 1	PECR1	R/W	H'0000	H'FFFF83B8 H'FFFF83B9	8, 16, 3
Port E control register 2	PECR2	R/W	H'0000	H'FFFF83BA H'FFFF83BB	8, 16, 3
IRQOUT function control register	IFCR	R/W	H'0000	H'FFFF83C8 H'FFFF83C9	8, 16, 3
Note: * The port A contr	ol register L1 in	itial valu	ie varies depend	ling on the opera	ating mo
		2 cn	IESAS		

Port A control register L1 PACRL1 R/W H 0000

Port A control register L2 PACRL2

H FFFF838C

H'FFFF838D

H'FFFF838E H'FFFF838F

H'4000

H'0000

R/W

8, 16, 3

8, 16, 3

manual resets, reset by WDT, standby mode, or sleep mode, so the previous data is maint

The settings for this register are effective only for the 144-pin version. There are no correpins for this register in the 112-pin and 120-pin versions. However, read/writes are possible to the 112-pin and 120-pin versions.

Bit:	15	14	13	12	11	10	9
	_	_		_	_	_	
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	PA23	PA22	PA21	PA20	PA19	PA18	PA17
	IOR	IOR	IOR	IOR	IOR	IOR	IOR
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	PA7	PA6	PA5	PA4	PA3	PA2	PA1
	IOR	IOR	IOR	IOR	IOR	IOR	IOR
Initial value:	0	0	0	0	0	0	0

R/W

PA13

IOR

PA12

IOR

R/W

PA11

IOR

R/W

PA₁₀

IOR

R/W

PA9

IOR

R/W

18.3.3 Port A Control Register H (PACRH)

R/W

R/W:

PA15

IOR

PA14

IOR

R/W

PACRH is a 16-bit read/write register that selects the multiplex pin function for the eigh significant pins of port A. PACRH selects the PA23/WRHH-PA16/AH pin functions.

The eight most significant pins of port A have bus control signals (WRHH, WRHL, CA

CASHL, BACK, BREQ, WAIT, AH) and DMAC control signals (DRAK1, DRAK0), be are instances when the register settings that select these pin functions will be ignored. Retable 18.2, Pin Arrangement by Mode.

PACRH is initialized to H'0000 by external power-on reset but is not initialized for man reset by WDT, standby mode, or sleep mode, so the previous data is maintained.

	R/W:	R/W	R/W	R/W	R/W	R	R/W	R
• Bit 15—	-Reserve	d: This bi	t always r	eads as 0.	The write	value sho	ould always	be 0.
• Bit 14—	-PA23 M	ode (PA2	23MD): Se	elects the f	function of	the PA2	3/WRHH p	in.
Bit 14: PA2	23MD D	escriptio	n					
0	G	eneral inr	out/output	(PA23) (in	itial value)	(WRHH	in on-chin F	ROM inv

0

0

Most significant byte write output (WRHH) (PA23 in single chip mode)

General input/output (PA22) (initial value) (WRHL in on-chip ROM inva

0

0

0

0

- Bit 13—Reserved: This bit always reads as 0. The write value should always be 0.
- Bit 12—PA22 Mode (PA22MD): Selects the function of the PA22/WRHL pin.

Bit 12: PA22MD Description

Initial value:

0

1	Write output (WRHL) (PA22 in single chip mode)

- Bit 11—Reserved: This bit always reads as 0. The write value should always be 0.
- Bit 10—PA21 Mode (PA21MD): Selects the function of the PA21/CASHH pin.

Bit 10: PA21MD Description

)	General input/output (PA21) (initial value)
I	Column address output (CASHH) (PA21 in single chip mode)

• Bit 9—Reserved: Always reads as 0. The write values should always be 0.

- Dit y Reserved. Hiways reads as of the write values should always be o

RENESAS

610

1

1	0	DREQ1 request received output (DRAK1) (PA19 i chip mode)
	1	Reserved
•	Bits 5 and 4—PA18 Mode the PA18/BREQ/DRAK0	e 1, 0 (PA18MD1 and PA18MD0): These bits select the f pin.

mode)

Bus right request acknowledge (BACK) (PA19 in si

Bit 5: PA18MD1	Bit 4: PA18MD0	Description
0	0	General input/output (PA18) (initial value)
	1	Bus right request input (BREQ) (PA18 in single chi
1	0	DREQ0 request received output (DRAK0) (PA18 in chip mode)
	1	Reserved

Bit 3—Reserved: This bit always reads as 0. The write value should always be 0.

Bit 2—PA17 Mode (PA17MD): Selects the function of the PA17/WAIT pin.

1

Bit 2: PA17MD Description

1	Wait state request input (WAIT) (PA17 in single chip mode)

General input/output (PA17) (initial value)

• Bit 1—Reserved: This bit always reads as 0. The write value should always be 0.



Port A has bus control signals (\overline{RD} , \overline{WRH} , \overline{WRL} , \overline{CSO} – $\overline{CS3}$, \overline{AH}) and DMAC control sig (DREQ0–DREQ1), but there are instances when the register settings that select these pin will be ignored, depending on the operation mode. Refer to table 18.2, Pin Arrangement for details.

PACRL1 is initialized by external power-on reset to H'4000 in extended mode, and to H'6 single chip mode. PACRL2 is initialized by external power-on reset to H'0000. Neither reinitialized by manual resets, reset by WDT, standby mode, or sleep mode, so the previous maintained.

Port A Control Register L1 (PACRL1):

Bit:	15	14	13	12	11	10	9
	_	PA15MD	_	PA14MD	_	PA13MD	_
Initial value:	0	0(1)*	0	0	0	0	0
R/W:	R	R/W	R	R/W	R	R/W	R
Bit:	7	6	5	4	3	2	1
	_	PA11MD	_	PA10MD	PA9MD1	PA9MD0	PA8MD
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R	R/W	R/W	R/W	R/W

Note: * Bit 14 is initialized to 1 in extended mode.

• Bit 15—Reserved: This bit always reads as 0. The write value should always be 0.

B i		General input/output (PA13) (initial value) (WRH in on-chip ROM inva
В		•
	it 10: PA13MD	Description
•	Bit 10—PA13	Mode (PA13MD): Selects the function of the PA13/WRH pin.
•	Bit 11—Reser	ved: This bit always reads as 0. The write value should always be 0.
_		

- Bit 9—Reserved: This bit always reads as 0. The write value should always be 0.
- Bit 8—PA12 Mode (PA12MD): Selects the function of the PA12/WRL pin.

	•
Bit 8: PA12MD	Description
0	General input/output (PA12) (initial value) (WRL in on-chip ROM inval
1	Least significant side write output (WRL) (PA12 in single chip mode)

- Bit 7—Reserved: This bit always reads as 0. The write value should always be 0.
- Bit 6—PA11 Mode (PA11MD): Selects the function of the PA11/CS1 pin.

Bit 6: PA11MD	Description
0	General input/output (PA11) (initial value) (CS1 in on-chip ROM inval

0	General input/output (PA11) (initial value) (CS1 in on-chip ROM inva
1	Chip select output (CS1) (PA11 in single chip mode)

• Bit 5—Reserved: This bit always reads as 0. The write value should always be 0.



	1	MTU timer clock input (TCLKD)
1	0	Interrupt request input (IRQ3)
	1	Reserved

• Bits 1 and 0—PA8 Mode 1, 0 (PA8MD1 and PA8MD0): These bits select the functio PA8/TCLKC/IRQ2 pin.

Bit 1: PA8MD1	Bit 0: PA8MD0	Description
0	0	General input/output (PA8) (initial value)
	1	MTU timer clock input (TCLKC)
1	0	Interrupt request input (IRQ2)
	1	Reserved

the PA7/T	CCLKB/CS3 pin.	
Bit 15: PA7MD1	Bit 14: PA7MD0	Description
0	0	General input/output (PA7) (initial value)
	1	MTU timer clock input (TCLKB)
1	0	Chip select output (CS3) (PA7 in single chip mode)

R/W

• Bits 15 and 14—PA7 Mode 1, 0 (PA7MD1 and PA7MD0): These bits select the fun

R/W

R

R/W

R

R/W:

1

R

R/W

• Bits 13 and 12—PA6 Mode 1, 0 (PA6MD1 and PA6MD0): These bits select the fun the PA6/TCLKA/CS2 pin.

Reserved

Bit 13: PA6MD1	Bit 12: PA6MD0	Description
0	0	General input/output (PA6) (initial value)
	1	MTU timer clock input (TCLKA)
1	0	Chip select output (CS2) (PA6 in single chip mode)
	1	Reserved

• Bit 8—PA4 Mode (PA4MD): Selects the function of the PA4/TxD1 pin.

Bit 8: PA4MD	Description
0	General input/output (PA4) (initial value)
1	Transmit data output (TxD1)

- Bit 7—Reserved: This bit always reads as 0. The write value should always be 0.
- Bit 6—PA3 Mode (PA3MD): Selects the function of the PA3/RxD1 pin.

Bit 6: PA3MD	Description
0	General input/output (PA3) (initial value)
1	Receive data input (RxD1)
·	

• Bits 5 and 4—PA2 Mode 1, 0 (PA2MD1 and PA2MD0): These bits select the functio PA2/SCK0/\overline{DREQ0}/\overline{IRQ0} pin.

Bit 5: PA2MD1	Bit 4: PA2MD0	Description
0	0	General input/output (PA2) (initial value)
	1	Serial clock input/output (SCK0)
1	0	DMA transfer request received input (DREQ0) (PA2 in chip mode)
	1	Interrupt request input (IRQ0)

• Bit 3—Reserved: This bit always reads as 0. The write value should always be 0.

616



18.3.5 Port B I/O Register (PBIOR)

The port B I/O register (PBIOR) is a 16-bit read/write register that selects input or output ten port B pins. Bits PB9IOR–PB0IOR correspond to the PB9/IRQ7/A21/ADTRG pin t pin. PBIOR is enabled when the port B pins function as input/outputs (PB9–PB0). For of functions, it is disabled.

For port B pin functions PB9–PB0, a given pin in port B is an output pin if its correspon PBIOR bit is set to 1, and an input pin if the bit is cleared to 0.

PBIOR is initialized to H'0000 by external power-on reset; however, it is not initialized resets, reset by WDT, standby mode, or sleep mode, so the previous data is maintained.

Bit:	15	14	13	12	11	10	9
	_	_	_	_	_	_	PB9 IOR
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W
Bit:	7	6	5	4	3	2	1
	PB7	PB6	PB5	PB4	PB3	PB2	PB1
	IOR	IOR	IOR	IOR	IOR	IOR	IOR
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

maintainea.

Port B Control Register 1 (PBCR1):

Bit:	15	14	13	12	11	10	9
	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	<u> </u>	_	_	_	PB9 MD1	PB9 MD0	PB8 MD1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W

- Bits 15-4—Reserved: These bits always read as 0. The write value should always be 0
- Bits 3 and 2—PB9 Mode (PB9MD1 and PB9MD0): PB9MD1 and PB9MD0 select th function of the PB9/IRQ7/A21/ADTRG pin.

Bit 3: PB9MD1	Bit 2: PB9MD0	Description
0	0	General input/output (PB9) (initial value)
	1	Interrupt request input (IRQ7)
1	0	Address output (A21) (PB9 in single chip mode)
	1	A/D conversion trigger input (ADTRG)

0 0		Ger	General input/output (PB7) (initial value)					
Bit 15: Bit 14: PB7MD1 PB7MD		it 14: B7MD0	Des	scription				
 Bits 15 and 14—PB7 Mode (PB7MD1 and PB7MD0): PB7MD1 and PB7MD0 function of the PB7/IRQ5/A19/BREQ pin. 					ID0 selec			
	R/W:	R/W	R/W	R/W	R/W	R	R/W	R
	Initial value:	0	0	0	0	0	0	0
		PB3MD1	PB3MD0	PB2MD1	PB2MD0	_	PB1MD	_

Interrupt request input (IRQ5)

Address output (A19) (PB7 in single chip mode)

Bus right request input (BREQ) (PB7 in single chip r

13

0

R/W

5

12

0

R/W

4

11

0

R/W

3

PB6MD0 PB5MD1

10

0

R/W

2

PB5MD0 PB4MD

9

0

R/W

1

Bit:

R/W:

Bit:

1

0

1

1

Initial value:

15

0

R/W

7

14

PB7MD1 PB7MD0 PB6MD1

0

R/W

6

Bit 11: PB5MD1	Bit 10: PB5MD0	Description
0	0	General input/output (PB5) (initial value)
	1	Interrupt request input (IRQ3)
1	0	Port output enable (POE3)
	1	Read/write output (RDWR)

• Bits 9 and 8—PB4 Mode (PB4MD1 and PB4MD0): PB4MD1 and PB4MD0 select the function of the PB4/IRQ2/POE2/CASH pin.

Bit 9: PB4MD1	Bit 8: PB4MD0	Description
0	0	General input/output (PB4) (initial value)
	1	Interrupt request input (IRQ2)
1	0	Port output enable (POE2)
	1	Column address strobe (CASH) (PB4 in single chip m

• Bits 7 and 6—PB3 Mode (PB3MD1 and PB3MD0): PB3MD1 and PB3MD0 select the function of the PB3/IRQ1/POE1/CASL pin.

Bit 7: PB3MD1	Bit 6: PB3MD0	Description
0	0	General input/output (PB3) (initial value)
	1	Interrupt request input (IRQ1)
1	0	Port output enable (POE1)
	1	Column address strobe (CASL) (PB3 in single chip m

Bit 2: PB1MD	Description
0	General input/output (PB1) (initial value) (A17 in on-chip ROM invalid n
1	Address output (A17) (PB1 in single chip mode)

- $\bullet \;\;$ Bit 1—Reserved: This bit always reads as 0. The write value should always be 0.
- Bit 0—PB0 Mode (PB0MD): Selects the function of the PB0/A16 pin.

Bit 0: PA0MD	Description
0	General input/output (PB0) (initial value) (A16 in on-chip ROM invalid
1	Address output (A16) (PB0 in single chip mode)



	PC15 IOR	PC14 IOR	PC13 IOR	PC12 IOR	PC11 IOR	PC10 IOR	PC9 IOR
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						
Bit:	7	6	5	4	3	2	1
	PC7 IOR	PC6 IOR	PC5 IOR	PC4 IOR	PC3 IOR	PC2 IOR	PC1 IOR
Initial value:	0	0	0	0	0	0	0
R/W·	R/W						

Initial value:	0	0	0	0	0	0	0
R/W	: R/W	R/W	R/W	R/W	R/W	R/W	R/W
• Bit 15—PC15	Mode (PC1	5MD): Se	elects the f	function of	f the PC15	5/A15 pin.	
Bit 15: PC15MD	Descripti	on					
0	General input/output (PC15) (initial value) (A15 in on-chip ROM inva						
1	Address output (A15) (PC15 in single chip mode)						
• Bit 14—PC14	Mode (PC1	4MD): S€	elects the f	function of	f the PC14	1/A14 pin.	
Bit 14: PC14MD	Descripti	on					

Address output (A14) (PC14 in single chip mode)

R/W

5

PC5

MD

R/W

4

PC4

MD

General input/output (PC14) (initial value) (A14 in on-chip ROM inva

R/W

3

PC3

MD

R/W

2

PC2

MD

R/W

1

PC1

MD

R/W:

Bit:

0

R/W

7

PC7

MD

R/W

6

PC6

MD

• Bit 13—PC13 Mode (PC13MD): Selects the function of the PC13/A13 pin.

Bit 13: PC13MD Description O General input/output (PC13) (initial value) (A13 in on-chip ROM inva Address output (A13) (PC13 in single chip mode)

• Bit 10—PC10 Mode (PC10MD): Selects the function of the PC10/A10 pin.

Bit 10: PC10MD	Description
0	General input/output (PC10) (initial value) (A10 in on-chip ROM invalid
1	Address output (A10) (PC10 in single chip mode)

• Bit 9—PC9 Mode (PC9MD): Selects the function of the PC9/A9 pin.

Description
General input/output (PC9) (initial value) (A9 in on-chip ROM invalid
Address output (A9) (PC9 in single chip mode)

• Bit 8—PC8 Mode (PC8MD): Selects the function of the PC8/A8 pin.

Bit 8: PC8MD	Description
0	General input/output (PC8) (initial value) (A8 in on-chip ROM invalid r
1	Address output (A8) (PC8 in single chip mode)

• Bit 7—PC7 Mode (PC7MD): Selects the function of the PC7/A7 pin.

Bit 7: PC7MD	Description
0	General input/output (PC7) (initial value) (A7 in on-chip ROM invalid
1	Address output (A7) (PC7 in single chip mode)

Bit 4: PC4MD	Description
0	General input/output (PC4) (initial value) (A4 in on-chip ROM invalid
1	Address output (A4) (PC4 in single chip mode)
• Bit 3—PC3 N	Mode (PC3MD): Selects the function of the PC3/A3 pin.

• Bit 4—PC4 Mode (PC4MD): Selects the function of the PC4/A4 pin.

Bit 3: PC3MD	Description
0	General input/output (PC3) (initial value) (A3 in on-chip ROM invalid
1	Address output (A3) (PC3 in single chip mode)
	A L (DCOMD) C L , d C , d , Cd , DCOMO ;

• Bit 2—PC2 Mode (PC2MD): Selects the function of the PC2/A2 pin.

Bit 2: PC2MD	Description
0	General input/output (PC2) (initial value) (A2 in on-chip ROM invalid
1	Address output (A2) (PC2 in single chip mode)

• Bit 1—PC1 Mode (PC1MD): Selects the function of the PC1/A1 pin.

Bit 1: PC1MD	Description
0	General input/output (PC1) (initial value) (A1 in on-chip ROM invali
1	Address output (A1) (PC1 in single chip mode)

For port D pin functions PD31–PD16, a given pin in port D is an output pin if its corresponding PDIORH bit is set to 1, and an input pin if the bit is cleared to 0.

PDIORH is initialized to H'0000 by external power-on reset; however, it is not initialized manual resets, reset by WDT, standby mode, or sleep mode, so the previous data is maint

The settings for this register are effective only for the 144-pin version. There are no correpins for this register in the 112-pin and 120-pin versions. However, read/writes are possible to the 112-pin and 120-pin versions.

Bit:	15	14	13	12	11	10	9
	PD31 IOR	PD30 IOR	PD29 IOR	PD28 IOR	PD27 IOR	PD26 IOR	PD25 IOR
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						
Bit:	7	6	5	4	3	2	1
	PD23 IOR	PD22 IOR	PD21 IOR	PD20 IOR	PD19 IOR	PD18 IOR	PD17 IOR
Initial value:	0	0	0	0	0	0	0

R/W

R/W

R/W

R/W

R/W

R/W:

R/W

R/W

Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	PD7	PD6	PD5	PD4	PD3	PD2	PD1
	IOR	IOR	IOR	IOR	IOR	IOR	IOR
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PD13

IOR

PD12

IOR

PD11

IOR

PD10

IOR

PD9

IOR

Port D Control Registers H1, H2 (PDCRH1 and PDCRH2) 18.3.11

PD14

IOR

PD15

IOR

PD31/D31/ADTRG-PD24/D24/DREQ0 pins of port D; PDCRH2 selects the functions PD23/D23/IRQ7-PD16/D16/IRQ0 pins of port D. There are instances when these regis will be ignored, depending on the operation mode. Refer to table 18.2, Pin Arrangement for details.

PDCRH1 and PDCRH2 are 16-bit read/write registers that select the functions of the mo significant sixteen multiplexed pins of port D. PDCRH1 selects the functions of the

The settings for this register are effective only for the 144-pin version. There are no corn pins for this register in the 112-pin and 120-pin versions. However, read/writes are poss PDCRH1 and PDCRH2 are both initialized to H'0000 by external power-on reset but are

initialized for manual resets, reset by WDT, standby mode, or sleep mode, so the previo maintained.

R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

• Bits 15 and 14—PD31 Mode 1, 0 (PD31MD1 and PD31MD0): These bits select the f of the PD31/D31/ADTRG pin.

Bit 15: PD31MD1	Bit 14: PD31MD0	Description
0	0	General input/output (PD31) (initial value) (No ROM, ICS0 = 32 bit width)
	1	Data input/output (D31) (PD31 in single chip mode)
1	0	A/D conversion trigger input (\overline{ADTRG}) (No ROM, D31 CS0 = 32 bit width)
	1	Reserved

• Bits 13 and 12—PD30 Mode 1, 0 (PD30MD1 and PD30MD0): These bits select the f of the PD30/D30/IRQOUT pin.

Bit 13: PD30MD1	Bit 12: PD30MD0	Description
0	0	General input/output (PD30) (initial value) (No ROM, ICS0 = 32 bit width)
	1	Data input/output (D30) (PD30 in single chip mode)
1	0	Interrupt request received output ($\overline{\text{IRQOUT}}$) (No ROW with CS0 = 32 bit width. Reserved in single chip mode
	1	Reserved

	8—PD28 Mode 1 D28/CS2 pin.	, 0 (PD28MD1 and PD28MD0): These bits select the fu
Bit 9: PD28MD1	Bit 8: PD28MD0	Description
0	0	General input/output (PD28) (initial value) (D28 with and CS0 = 32 bit width)
	1	Data input/output (D28) (PD28 in single chip mode)
1	0	Chip select output ($\overline{\text{CS2}}$) (PD28 in single chip mode

Bits 7 and 6—PD27 Mode 1, 0 (PD27MD1 and PD27MD0): These bits select the futhe PD27/D27/DACK1 pin.

Reserved

1

1

with no ROM and CS0 = 32 bit width)

chip mode, and D27 with no ROM and CS0 = 32 bit

ule FD27/	D21/DACKI pili.	
Bit 7: PD27MD1	Bit 6: PD27MD0	Description
0	0	General input/output (PD27) (initial value) (D27 with and CS0 = 32 bit width)
	1	Data input/output (D27) (PD27 in single chip mode)
1	0	DMA transfer request received output (DACK1) (PD2

Reserved



• Bits 3 and 2—PD25 Mode 1, 0 (PD25MD1 and PD25MD0): These bits select the fun the PD25/D25/DREQ1 pin.

Description

0	General input/output (PD25) (initial value) (D25 with n and CS0 = 32 bit width)
1	Data input/output (D25) (PD25 in single chip mode)
0	DMA transfer request input (DREQ1) (PD25 in single mode, and D25 with no ROM and CS0 = 32 bit width)
1	Reserved

• Bits 1 and 0—PD24 Mode 1, 0 (PD24MD1 and PD24MD0): These bits select the fun the PD24/D24/\overline{\overline{DREQ0}} pin.

Bit 1: PD24MD1	Bit 0: PD24MD0	Description
0	0	General input/output (PD24) (initial value) (D24 with n and CS0 = 32 bit width)
	1	Data input/output (D24) (PD24 in single chip mode)
1	0	DMA transfer request input (DREQ0) (PD24 in single mode, and D24 with no ROM and CS0 = 32 bit width)
	1	Reserved

630

Bit 3:

0

PD25MD1

Bit 2:

PD25MD0

	d 14—PD23 Mode 23/D23/ IRQ7 pin.	e 1, 0 (PD23MD1 and PD23MD0): These bits select the
Bit 15: PD23MD1	Bit 14: PD23MD0	Description
0	0	General input/output (PD23) (initial value) (D23 with and CS0 = 32 bit width)
	1	Data input/output (D23) (PD23 in single chip mode)
1	0	Interrupt request input (IRQ7)

Reserved

R/W

R/W

R/W

R/W

R/W

R/W:

1

R/W

R/W

• Bits 13 and 12—PD22 Mode 1, 0 (PD22MD1 and PD22MD0): These bits select the of the PD22/D22/PD06 pin

of the PD.	22/D22/IRQ6 pin.	
Bit 13: PD22MD1	Bit 12: PD22MD0	Description
0	0	General input/output (PD22) (initial value) (D22 with and CS0 = 32 bit width)
	1	Data input/output (D22) (PD22 in single chip mode)
1	0	Interrupt request input (IRQ6)
	1	Reserved

the PD20/D20/IRQ4 pin.

Bit 9: PD20MD1	Bit 8: PD20MD0	Description
0	0	General input/output (PD20) (initial value) (D20 with n and CS0 = 32 bit width)
	1	Data input/output (D20) (PD20 in single chip mode)
1	0	Interrupt request input (IRQ4)
	1	Reserved

• Bits 7 and 6—PD19 Mode 1, 0 (PD19MD1 and PD19MD0): These bits select the funthe PD19/D19/IRQ3 pin.

Bit 7: PD19MD1	Bit 6: PD19MD0	Description
0	0	General input/output (PD19) (initial value) (D19 with n and CS0 = 32 bit width)
	1	Data input/output (D19) (PD19 in single chip mode)
1	0	Interrupt request input (IRQ3)
	1	Reserved

the PD17/D17/IRQ1 pin.

Bit 2:

PD17MD0

Bit 3:

PD17MD1

0	0	General input/output (PD17) (initial value) (D17 with and CS0 = 32 bit width)
	1	Data input/output (D17) (PD17 in single chip mode)
1	0	Interrupt request input (IRQ1)
	1	Reserved
	and 0—PD16 Mo D16/D16/ IRQ0 pin	de 1, 0 (PD16MD1 and PD16MD0): These bits select the fu
Rit 1	Rit 0.	

Description

the PD16/D16/IRQU pin.				
Bit 1: PD16MD1	Bit 0: PD16MD0	Description		
0	0	General input/output (PD16) (initial value) (D16 with and CS0 = 32 bit width)		
	1	Data input/output (D16) (PD16 in single chip mode)		
1	0	Interrupt request input (IRQ0)		
	1	Reserved		



— Mode 1 (16-bit bus): Port D pins are data I/O pins; PDCRL settings are disabled.

On-Chip ROM-Enabled Extended Mode: The port D pins are shared as data I/O pins a general I/O pins; PDCRL settings are enabled.

Single Chip Mode: The port D pins are general I/O pins; PDCRL settings are disabled.

PDCRL is initialized to H'0000 by external power-on reset but is not initialized for manu reset by WDT, standby mode, or sleep mode, so the previous data is maintained.

Port D Control Register L (PDCRL)

Bit:	15	14	13	12	11	10	9
	PD15 MD	PD14 MD	PD13 MD	PD12 MD	PD11 MD	PD10 MD	PD9 MD
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						
Bit:	7	6	5	4	3	2	1
	PD7 MD	PD6 MD	PD5 MD	PD4 MD	PD3 MD	PD2 MD	PD1 MD
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						

•	Bit 13—PD13 Mode (PD13MD): Selects the function of the PD13/D13 pin.			
Bit	13: PD13MD	Description		
0		General input/output (PD13) (initial value) (D13 in on-chip ROM invalidation of the control of t		
1		Data input/output (D13) (PD13 in single chip mode)		
•	Bit 12—PD12	Mode (PD12MD): Selects the function of the PD12/D12 pin.		
Bit	12: PD12MD	Description		
0		General input/output (PD12) (initial value) (D12 in on-chip ROM invalid		
1		Data input/output (D12) (PD12 in single chip mode)		

Bit 11—PD11 Mode (PD11MD): Selects the function of the PD11/D11 pin.

Bit 11: PD11MD	Description
0	General input/output (PD11) (initial value) (D11 in on-chip ROM invalid

1

	_	

Bit 10—PD10 Mode (PD10MD): Selects the function of the PD10/D10 pin.

Bit 10: PD10MD	Description
0	General input/output (PD10) (initial value) (D10 in on-chip ROM invalid
1	Data input/output (D10) (PD10 in single chip mode)

Data input/output (D11) (PD11 in single chip mode)

• Bit 7—PD7 Mode (PD7MD): Selects the function of the PD7/D7 pin.

Bit 7: PD7MD	Description
0	General input/output (PD7) (initial value) (D7 in on-chip ROM invalid me
1	Data input/output (D7) (PD7 in single chip mode)
•	

• Bit 6—PD6 Mode (PD6MD): Selects the function of the PD6/D6 pin.

Bit 6: PD6MD	Description
0	General input/output (PD6) (initial value) (D6 in on-chip ROM invalid m
1	Data input/output (D6) (PD6 in single chip mode)

• Bit 5—PD5 Mode (PD5MD): Selects the function of the PD5/D5 pin.

Bit 5: PD5MD	Description
0	General input/output (PD5) (initial value) (D5 in on-chip ROM invalid m
1	Data input/output (D5) (PD5 in single chip mode)

• Bit 4—PD4 Mode (PD4MD): Selects the function of the PD4/D4 pin.

Bit 4: PD4MD	Description
0	General input/output (PD4) (initial value) (D4 in on-chip ROM invalid mo
1	Data input/output (D4) (PD4 in single chip mode)

• Bit 1—PD1 Mode (PD1MD): Selects the function of the PD1/D1 pin.

Bit 1: PD1MD	Description
0	General input/output (PD1) (initial value) (D1 in on-chip ROM invalid n
1	Data input/output (D1) (PD1 in single chip mode)

• Bit 0—PD0 Mode (PD0MD): Selects the function of the PD0/D0 pin.

Bit 0: PD0MD	Description
0	General input/output (PD0) (initial value) (D0 in on-chip ROM invalid n
1	Data input/output (D0) (PD0 in single chip mode)



	IOR	IOR	IOR	IOR	IOR	IOR	IOR
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	PE7	PE6	PE5	PE4	PE3	PE2	PE1
	IOR	IOR	IOR	IOR	IOR	IOR	IOR
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PF12

PF11

PF14 PF13

18.3.14 Port E Control Registers 1, 2 (PECR1 and PECR2)

multiplexed pins of port E. PECR1 selects the functions of the upper eight bit pins of por PECR2 selects the function of the lower eight bit pins of port E.

Port E has a bus control signal (AH) and DMAC control signals (DACK1, DACK0, DRACK).

PECR1 and PECR2 are 16-bit read/write registers that select the functions of the sixteen

Port E has a bus control signal (\overline{AH}) and DMAC control signals (DACK1, DACK0, DRADRAK0), but there are instances when the register settings that select these pin functions ignored, depending on the operation mode. Refer to table 18.2, Pin Arrangement by Mod details.

PECR1 and PECR2 are both initialized to H'0000 by external power-on reset but are not for manual resets, reset by WDT, standby mode, or sleep mode, so the previous data is m

• Bits 15 and 14—PE15 Mode 1, 0 (PE15MD1 and PE15MD0): These bits select the the PE15/TIOC4D/DACK1/IRQOUT pin.

Bit 15: PE15MD1	Bit 14: PE15MD0	Description
0	0	Input/output (PE15) (initial value)
	1	MTU input capture input/output compare output (TI
1	0	DMAC request received output (DACK1) (PE15 in smode)
	1	Interrupt request output (IRQOUT)
		(Reserved in single chip mode)

• Bits 13 and 12—PE14 Mode 1, 0 (PE14MD1 and PE14MD0): These bits select the the PE14/TIOC4C/DACK0/AH pin.

Bit 13:

Bit 12:

PE14MD1	PE14MD0	Description
0	0	Input/output (PE14) (initial value)
	1	MTU input capture input/output compare output (TI
1	0	DMAC request received output (DACK0) (PE14 in s mode)
	1	Address hold output (AH) (PE14 in single chip mod

• bit 6—PE12	Mode (PE12MD): Selects the function of the PE12/110C4A pl
Bit 8: PE12MD	Description
0	General input/output (PE12) (initial value)

Bit 7—Reserved: This bit always reads as 0. The write values should always be 0.

MTU input capture input/output compare output (TIOC4A)

Bit 6—PE11 Mode (PE11MD): Selects the function of the PE11/TIOC3D pin.

Bit 6: PE11MD	Description
0	General input/output (PE11) (initial value)
1	MTU input capture input/output compare output (TIOC3D)

Bit 5—Reserved: This bit always reads as 0. The write values should always be 0.

• Bit 4—PE10 Mode (PE10MD): Selects the function of the PE10/TIOC3C pin.				
Bit 4: PE10MD	Description			
0	General input/output (PE10) (initial value)			
1	MTU input capture input/output compare output (TIOC3C)			

Bit 3—Reserved: This bit always reads as 0. The write values should always be 0.

13

12

11

10

9

Port E Control Register 2 (PECR2):

15

14

Bit:

	_	PE7MD	_	PE6MD	_	PE5MD	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R	R/W	R	R/W	R
Bit:	7	6	5	4	3	2	1
	PE3	PE3	PE2	PE2	PE1	PE1	PE0
	MD1	MD0	MD1	MD0	MD1	MD0	MD1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

- Bit 15—Reserved: This bit always reads as 0. The write value should always be 0.
- Bit 14—PE7 Mode (PE7MD): Selects the function of the PE7/TIOC2B pin.

Bit 14: PE7MD	Description
0	General input/output (PE7) (initial value)
1	MTU input capture input/output compare output (TIOC2B)

• Bit 13 —Reserved: This bit always reads as 0. The write value should always be 0.



- Bit 9—Reserved: This bit always reads as 0. The write value should always be 0.
- Bit 8—PE4 Mode (PE4MD): Selects the function of the PE4/TIOC1A pin.

Bit 8: PE4MD	Description
0	General input/output (PE4) (initial value)
1	MTU input capture input/output compare output (TIOC1A)

• Bits 7 and 6—PE3 Mode 1, 0 (PE3MD1 and PE3MD0): These bits select the function PE3/TIOC0D/DRAK1 pin.

Bit 7: PE3MD1	Bit 6: PE3MD0	Description
0	0	General input/output (PE3) (initial value)
	1	MTU input capture input/output compare output (TIO
1	0	DREQ1 request received output (DRAK1) (PE3 in sin mode)
	1	Reserved

Bit 3: PE1MD1	Bit 2: PE1MD0	Description
0	0	General input/output (PE1) (initial value)
	1	MTU input capture input/output compare output (TIC
1	0	DREQ0 request received output (DRAK0) (PE1 in s mode)
	1	Reserved

• Bits 1 and 0—PE0 Mode 1, 0 (PE0MD1 and PE0MD0): These bits select the function PE0/TIOC0A/\overline{DREQ0} pin.

Bit 1: PE0MD1	Bit 0: PE0MD0	Description
0	0	General input/output (PE0) (initial value)
	1	MTU input capture input/output compare output (TI
1	0	DREQ0 request receive input (PE0 in single chip m
	1	Reserved

18.3.15 IRQOUT Function Control Register (IFCR)

The IFCR is a 16-bit read/write register used to control output when the multiplexed pin established as IRQOUT outputs by the port D control register (PDCRH1) or port E cont (PECR1). When PDCRH1 or PECR1 are set for any other function, the settings of this r have no effect on the pin functions.

Bits 3 and 2—IRQOUT Mode 3, 2 (IRQMD3 and IRQMD2): These bits select the IR pin function when the PDCRH1 bits 13 and 12 (PD30MD1, PD30MD0) are set to (1, bit settings are effective only for the 144 pin version. Reads and writes are also possible 112-pin and 120-pin versions, but they have no effect on the pin functions.

Bit 3: IRQMD3	Bit 2: IRQMD2	Description
0	0	Interrupt request received output (initial value)
	1	Refresh signal output
1	0	Interrupt request received, or refresh signal out (which of the two is output depends on the oper status at the time)
	1	Always high level output

• Bits 1 and 0—IRQOUT Mode 1, 0 (IRQMD1 and IRQMD0): These bits select the IR pin function when the PECR1 bits 1 and 0 (PE15MD1, PE15MD0) are set to (1, 1).

Bit 1: IRQMD1	Bit 0: IRQMD0	Description
0	0	Interrupt request received output (initial value)
	1	Refresh signal output
1	0	Interrupt request received, or refresh signal outp (which of the two is output depends on the oper status at the time)
	1	Always high level output

There are two versions of port A:

- FP-112/TFP-120
- FP-144

In the FP-112 and TFP-120 versions, port A is a 16-pin input/output port, as listed in table

(output)	(output)	
PA6 (I/O)/TCLKA (input)/CS2 (output)	PA6 (I/O)/TCLKA (input)/CS2 (output)	PA6 (I/O)/TCLKA (inp
PA5 (I/O)/SCK1 (I/O)/DREQ1 (input)/IRQ1 (input)	PA5 (I/O)/SCK1 (I/O)/DREQ1 (input)/IRQ1 (input)	PA5 (I/O)/SCK1 (I/O)/ (input)
PA4 (I/O)/TXD1 (output)	PA4 (I/O)/TXD1 (output)	PA4 (I/O)/TXD1 (outp
PA3 (I/O)/RXD1 (input)	PA3 (I/O)/RXD1 (input)	PA3 (I/O)/RXD1 (inpu
PA2 (I/O)/SCK0 (I/O)/DREQ0 (input)/IRQ0 (input)	PA2 (I/O)/SCK0 (I/O)/DREQ0 (input)/IRQ0 (input)	PA2 (I/O)/SCK0 (I/O)/ (input)
PA1 (I/O)/TXD0 (output)	PA1 (I/O)/TXD0 (output)	PA1 (I/O)/TXD0 (outp
PA0 (I/O)/RXD0 (input)	PA0 (I/O)/RXD0 (input)	PA0 (I/O)/RXD0 (inpu

In the FP-144 version, port A is a 24-pin input/output port, as listed in table 19.2.

(input)

PA8 (I/O)/TCLKC (input)/IRQ2

PA7 (I/O)/TCLKB (input)/CS3

PA8 (I/O)/TCLKC (inp

PA7 (I/O)/TCLKB (inp

(input)

PA8 (I/O)/TCLKC (input)/IRQ2

PA7 (I/O)/TCLKB (input)/CS3

(input)

648

	WRH (output)	PA13 (I/O)/WRH (output)	PA13 (I/O)
	WRL (output)	PA12 (I/O)/WRL (output)	PA12 (I/O)
	CS1 (output)	PA11 (I/O)/CS1 (output)	PA11 (I/O)
	CS0 (output)	PA10 (I/O)/CS0 (output)	PA10 (I/O)
- - - -	PA9 (I/O)/TCLKD (input)/IRQ3 (input)	PA9 (I/O)/TCLKD (input)/IRQ3 (input)	PA9 (I/O)/TCLKD (in (input)
	PA8 (I/O)/TCLKC (input)/IRQ2 (input)	PA8 (I/O)/TCLKC (input)/IRQ2 (input)	PA8 (I/O)/TCLKC (in (input)
	PA7 (I/O)/TCLKB (input)/CS3 (output)	PA7 (I/O)/TCLKB (input)/CS3 (output)	PA7 (I/O)/TCLKB (in
	PA6 (I/O)/TCLKA (input)/CS2 (output)	PA6 (I/O)/TCLKA (input)/CS2 (output)	PA6 (I/O)/TCLKA (in
	PA5 (I/O)/SCK1 (I/O)/DREQ1 (input)/IRQ1 (input)	PA5 (I/O)/SCK1 (I/O)/DREQ1 (input)/IRQ1 (input)	PA5 (I/O)/SCK1 (I/O (input)
	PA4 (I/O)/TXD1 (output)	PA4 (I/O)/TXD1 (output)	PA4 (I/O)/TXD1 (out
	PA3 (I/O)/RXD1 (input)	PA3 (I/O)/RXD1 (input)	PA3 (I/O)/RXD1 (inp
	PA2 (I/O)/SCK0 (I/O)/DREQ0	PA2 (I/O)/SCK0 (I/O)/DREQ0	PA2 (I/O)/SCK0 (I/O

PA17 (I/O)/WAIT (input)

PA16 (I/O)/AH (output)

PA15 (I/O)/CK (output)

PA14 (I/O)/RD (output)

(input)/IRQ0 (input)

PA1 (I/O)/TXD0 (output)

PA0 (I/O)/RXD0 (input)

PA17 (I/O)

PA16 (I/O)

PA14 (I/O)

(input)

PA1 (I/O)/TXD0 (out

PA0 (I/O)/RXD0 (inp

PA15 (I/O)/CK (outp

PA17 (I/O)/WAIT (input)

PA16 (I/O)/AH (output)

PA15 (I/O)/CK (output)

(input)/IRQ0 (input)

PA1 (I/O)/TXD0 (output)

PA0 (I/O)/RXD0 (input)

RD (output)

19.2.2 – Port A Data Register H (PADRH)

PADRH is a 16-bit read/write register that stores data for port A. The bits PA23DR–PA1 correspond to the PA23/WRHH–PA16/AH pins. When the pins are used as ordinary output will output whatever value is written in the PADRH; when PADRH is read, the register value to eoutput regardless of the pin status. When the pins are used as ordinary inputs, the pin stather than the register value is read directly when PADRH is read. When a value is writt PADRH, that value can be written into PADRH, but it will not affect the pin status. Table shows the read/write operations of the port A data register.

PADRH is initialized by an external power-on reset. However, PADRH is not initialized manual reset, reset by WDT, standby mode, or sleep mode.

These register settings function only for the 144-pin version. There are no pins corresponthis register in the 112-pin version. However, read/writes are possible.

register in the 112-pin version. However, read/writes are possible.							
Bit:	15	14	13	12	11	10	9
	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	PA23DR	PA22DR	PA21DR	PA20DR	PA19DR	PA18DR	PA17DR
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						

650

R/W:	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3
	PA7DR	PA6DR	PA5DR	PA4DR	PA3DR
Initial value:	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W

BIT.

Initial value:

15

0

Table 19.4 Read/Write Operation of the Port A Data Register (PADR)

Status	Read	Write
dinary input	Pin status	Can write to PADR, but it has no effect or
ner function	Pin status	Can write to PADR, but it has no effect or
dinary output	PADR value	Value written is output by pin
ner function	PADR value	Can write to PADR, but it has no effect or
	linary input er function linary output	linary input Pin status er function Pin status linary output PADR value

13

0

PA15DR PA14DR PA13DR PA12DR PA11DR PA10DR PA9DR

0

0

0

R/W

2

PA2DR

0

R/W

0

R/W

1

PA1DR

0

R/W

(input)/RDWR (output)	(input)/RDWR (output)
PB4 (I/O)/IRQ2 (input)/POE2 (input)/CASH (output)	PB4 (I/O)/IRQ2 (input)/POE2 (input)/CASH (output)
PB3 (I/O)/IRQ1 (input)/POE1 (input)/CASL (output)	PB3 (I/O)/IRQ1 (input)/POE1 (input)/CASL (output)
PB2 (I/O)/IRQ0 (input)/POE0 (input)/RAS (output)	$\begin{array}{c} PB2 \ (I/O)/\overline{IRQ0} \ (input)/\overline{POE0} \\ (input)/\overline{RAS} \ (output) \end{array}$
A17 (output)	PB1 (I/O)/A17 (output)
A16 (output)	PB0 (I/O)/A16 (output)
19.3.1 Register Configuration	on .

(output)/BREQ (input)

(output)/BACK (input)

R/W

R/W

Initial Value

H'0000

PB6 (I/O)/IRQ4 (input)/A18

PB5 (I/O)/IRQ3 (input)/POE3

PB6 (I/O)/IRQ4 (input

PB5 (I/O)/IRQ3 (input

PB4 (I/O)/IRQ2 (input

PB3 (I/O)/IRQ1 (input

PB2 (I/O)/IRQ0 (input

Access

8, 16, 32

(input)

(input)

(input)

(input)

Address

H'FFFF8390

H'FFFF8391

PB1 (I/O)

(output)/BREQ (input)

(output)/BACK (output)

PB6 (I/O)/IRQ4 (input)/A18

PB5 (I/O)/IRQ3 (input)/POE3

Table 19.6 summarizes the port B register.

Table 19.6 Port B Register

1 able 13.0	I OI t D Kegistei	

PBDR

Name	Abbreviation

Port B data register

652

R/W:	R	R	R	R	R
Bit:	7	6	5	4	3
	PB7DR	PB6DR	PB5DR	PB4DR	PB3DI
Initial value:	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W

0

13

0

12

0

П

0

0

R

2

PB2DR

0

R/W

PB9DR

0

R/W

1

PB1DR

0

R/W

BIT.

Initial value:

15

0

Table 19.7 Read/Write Operation of the Port B Data Register (PBDR)

		_	
PBIOR	Pin Status	Read	Write
0	Ordinary input	Pin status	Can write to PBDR, but it has no effect on p
	Other function	Pin status	Can write to PBDR, but it has no effect on p
1	Ordinary output	PBDR value	Value written is output by pin
	Other function	PBDR value	Can write to PBDR, but it has no effect on p

A8 (output)	PC8 (I/O)/A8 (output)
A7 (output)	PC7 (I/O)/A7 (output)
A6 (output)	PC6 (I/O)/A6 (output)
A5 (output)	PC5 (I/O)/A5 (output)
A4 (output)	PC4 (I/O)/A4 (output)
A3 (output)	PC3 (I/O)/A3 (output)
A2 (output)	PC2 (I/O)/A2 (output)
A1 (output)	PC1 (I/O)/A1 (output)
A0 (output)	PC0 (I/O)/A0 (output)
19.4.1 Register Configuration	on

FCTT (I/O)/ATT (Output)

PC10 (I/O)/A10 (output)

PC9 (I/O)/A9 (output)

FC11 (1/O)

PC10 (I/O)

PC9 (I/O)

PC8 (I/O)

PC7 (I/O) PC6 (I/O)

PC5 (I/O)

PC4 (I/O)

PC3 (I/O) PC2 (I/O)

PC1 (I/O)

PC0 (I/O)

Address

H'FFFF8392

H'FFFF8393

Access

8, 16, 32

ATT (Output)

A10 (output)

A9 (output)

Name

Table 19.9 summarizes the port C register.

Table 19.9	Port C Reg	giste

Port C data register

Abbreviation

PCDR

R/W

R/W

Initial Value

H'0000

654

R/W:	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3
	PC7DR	PC6DR	PC5DR	PC4DR	PC3DR
Initial value:	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W

BIT.

Initial value:

15

0

Table 19.10 Read/Write Operation of the Port C Data Register (PCDR)

		_	_
PCIOR	Pin Status	Read	Write
0	Ordinary input	Pin status	Can write to PCDR, but it has no effect on p
	Other function	Pin status	Can write to PCDR, but it has no effect on p
1	Ordinary output	PCDR value	Value written is output by pin
	Other function	PCDR value	Can write to PCDR, but it has no effect on p

13

0

PC15DR PC14DR PC13DR PC12DR PC11DR PC10DR PC9DR

0

0

0

R/W

2

PC2DR

0

R/W

0

R/W

1

PC1DR

0

R/W

D15 (I/O)	D15 (I/O)	PD15 (I/O)/D15 (I/O)	PD15 (I/O)
D14 (I/O)	D14 (I/O)	PD14 (I/O)/D14 (I/O)	PD14 (I/O)
D13 (I/O)	D13 (I/O)	PD13 (I/O)/D13 (I/O)	PD13 (I/O)
D12 (I/O)	D12 (I/O)	PD12 (I/O)/D12 (I/O)	PD12 (I/O)
D11 (I/O)	D11 (I/O)	PD11 (I/O)/D11 (I/O)	PD11 (I/O)
D10 (I/O)	D10 (I/O)	PD10 (I/O)/D10 (I/O)	PD10 (I/O)
D9 (I/O)	D9 (I/O)	PD9 (I/O)/D9 (I/O)	PD9 (I/O)
D8 (I/O)	D8 (I/O)	PD8 (I/O)/D8 (I/O)	PD8 (I/O)
D7 (I/O)	D7 (I/O)	PD7 (I/O)/D7 (I/O)	PD7 (I/O)
D6 (I/O)	D6 (I/O)	PD6 (I/O)/D6 (I/O)	PD6 (I/O)
D5 (I/O)	D5 (I/O)	PD5 (I/O)/D5 (I/O)	PD5 (I/O)
D4 (I/O)	D4 (I/O)	PD4 (I/O)/D4 (I/O)	PD4 (I/O)
D3 (I/O)	D3 (I/O)	PD3 (I/O)/D3 (I/O)	PD3 (I/O)
D2 (I/O)	D2 (I/O)	PD2 (I/O)/D2 (I/O)	PD2 (I/O)
D1 (I/O)	D1 (I/O)	PD1 (I/O)/D1 (I/O)	PD1 (I/O)
D0 (I/O)	D0 (I/O)	PD0 (I/O)/D0 (I/O)	PD0 (I/O)

In the FP-144 version, port D is a 32-pin input/output port, as listed in table 19.12.

PD20 (I/O)/D20 (I/O)/ IRQ4 (input)	D20 (I/O)	PD20 (I/O)/D20 (I/O)/ IRQ4 (input)
PD19 (I/O)/D19 (I/O)/ IRQ3 (input)	D19 (I/O)	PD19 (I/O)/D19 (I/O)/ IRQ3 (input)
PD18 (I/O)/D18 (I/O)/ IRQ2 (input)	D18 (I/O)	PD18 (I/O)/D18 (I/O)/ IRQ2 (input)
PD17 (I/O)/D17 (I/O)/ IRQ1 (input)	D17 (I/O)	PD17 (I/O)/D17 (I/O)/ IRQ1 (input)
PD16 (I/O)/D16 (I/O)/ IRQ0 (input)	D16 (I/O)	PD16 (I/O)/D16 (I/O)/ IRQ0 (input)

D27 (I/O)

D26 (I/O)

D25 (I/O)

D24 (I/O)

D23 (I/O)

D22 (I/O)

D21 (I/O)

PD27 (I/O)/D27 (I/O)/

PD26 (I/O)/D26 (I/O)/

PD25 (I/O)/D25 (I/O)/

PD24 (I/O)/D24 (I/O)/

PD23 (I/O)/D23 (I/O)/

PD22 (I/O)/D22 (I/O)/

PD21 (I/O)/D21 (I/O)/

DACK1 (output)

DACK0 (output)

DREQ1 (input)

DREQ0 (input)

IRQ7 (input)

IRQ6 (input)

IRQ5 (input)

RENESAS

PD27 (I/O)/D27 (I/O)/

PD26 (I/O)/D26 (I/O)/

PD25 (I/O)/D25 (I/O)/

PD24 (I/O)/D24 (I/O)/

PD23 (I/O)/D23 (I/O)/

PD22 (I/O)/D22 (I/O)/

PD21 (I/O)/D21 (I/O)/

DACK1 (output)

DACK0 (output)

DREQ1 (input)

DREQ0 (input)

IRQ7 (input)

IRQ6 (input)

IRQ5 (input)

PD27 (I/O)

PD26 (I/O)

PD25 (I/O)

PD24 (I/O)

PD23 (I/O)/IR

PD22 (I/O)/IR

PD21 (I/O)/IR

PD20 (I/O)/IR

PD19 (I/O)/IR

PD18 (I/O)/IR

PD17 (I/O)/IR

PD16 (I/O)/IR (input)

(input)

(input)

(input)

(input)

(input)

(input)

(input)

D8 (I/O)	D8 (I/O)	PD8 (I/O)/D8 (I/O)	PD8 (I/O)
D7 (I/O)	D7 (I/O)	PD7 (I/O)/D7 (I/O)	PD7 (I/O)
D6 (I/O)	D6 (I/O)	PD6 (I/O)/D6 (I/O)	PD6 (I/O)
D5 (I/O)	D5 (I/O)	PD5 (I/O)/D5 (I/O)	PD5 (I/O)
D4 (I/O)	D4 (I/O)	PD4 (I/O)/D4 (I/O)	PD4 (I/O)
D3 (I/O)	D3 (I/O)	PD3 (I/O)/D3 (I/O)	PD3 (I/O)
D2 (I/O)	D2 (I/O)	PD2 (I/O)/D2 (I/O)	PD2 (I/O)
D1 (I/O)	D1 (I/O)	PD1 (I/O)/D1 (I/O)	PD1 (I/O)
D0 (I/O)	D0 (I/O)	PD0 (I/O)/D0 (I/O)	PD0 (I/O)

R/W

R/W

R/W

Initial Value

H'0000

H'0000

Address

H'FFFF83A0 H'FFFF83A1

H'FFFF83A2 H'FFFF83A3 **Access**

8, 16, 32

8, 16, 32

19.5.1 **Register Configuration**

Table 19.13 summarizes the port D register.

Port D data register H PDDRH

Port D data register L PDDRL

Table 19.13	Port D Register	

Abbreviation

Name

this register in the 112-pin version. However, read/writes are possible.

13

12

R/W

PD31DR PD30DR PD29DR PD28DR PD27DR PD26DR PD25DF

11

R/W

10

R/W

9

R/W

14

R/W

Bit:

R/W:

15

R/W

Initial value:	0	0	0	0	0	0	0
R/W:	R/W						
Bit:	7	6	5	4	3	2	1
	PD23DR	PD22DR	PD21DR	PD20DR	PD19DR	PD18DR	PD17DF
Initial value:	0	0	0	0	0	0	0

R/W

Initial value:	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	
Bit:	7	6	5	4	
	PD7DR	PD6DR	PD5DR	PD4DR	
Initial value:	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	

Ordinary output

Other function

Table 19.14 Read/Write Operation of the Port D Data Register (PDDR)

PDDR value

PDDR value

PDIOR	Pin Status	Read	Write
0	Ordinary input	Pin status	Can write to PDDR, but it has no effect on pi
	Other function	Pin status	Can write to PDDR, but it has no effect on pi

PD15DR PD14DR PD13DR PD12DR PD11DR PD10DR

0

R/W

3

PD3DR

0

R/W

Value written is output by pin

Can write to PDDR, but it has no effect on pi

0

R/W

2

PD2DR

0

R/W

PD9DR

0

R/W

1

PD1DR

0

R/W

1

PE8 (I/O)/TIOC3A (I/O)	PE8 (I/O)/TIOC3A (I/O)
PE7 (I/O)/TIOC2B (I/O)	PE7 (I/O)/TIOC2B (I/O)
PE6 (I/O)/TIOC2A (I/O)	PE6 (I/O)/TIOC2A (I/O)
PE5 (I/O)/TIOC1B (I/O)	PE5 (I/O)/TIOC1B (I/O)
PE4 (I/O)/TIOC1A (I/O)	PE4 (I/O)/TIOC1A (I/O)
PE3 (I/O)/TIOC0D (I/O)/DRAK1 (output)	PE3 (I/O)/TIOC0D (I/O)
PE2 (I/O)/TIOC0C (I/O)/DREQ1 (input)	PE2 (I/O)/TIOC0C (I/O)
PE1 (I/O)/TIOC0B (I/O)/DRAK0 (output)	PE1 (I/O)/TIOC0B (I/O)
PE0 (I/O)/TIOC0A (I/O)/DREQ0 (input)	PE0 (I/O)/TIOC0A (I/O)

R/W

R/W

PE11 (I/O)/TIOC3D (I/O)

PE10 (I/O)/TIOC3C (I/O)

PE9 (I/O)/TIOC3B (I/O)

Table 19.16 summarizes the port E register.

Register Configuration

19.6.1

PE11 (I/O)/TIOC3D (I/O)

PE10 (I/O)/TIOC3C (I/O)

PE9 (I/O)/TIOC3B (I/O)

Table 19.16 Port E Register

Lubic	17.10	-	010	_	Trog.	

	J
Name	Abbreviation

Port E data register

PEDR

RENESAS

Initial Value

H'0000

Address

H'FFFF83B0 H'FFFF83B1 Acces

8, 16, 3

Initial value:	0	0	0	0
R/W:	R/W	R/W	R/W	R/W
Bit:	7	6	5	4
	PE7DR	PE6DR	PE5DR	PE4DR
Initial value:	0	0	0	0
R/W:	R/W	R/W	R/W	R/W

Ordinary output

Other function

Table 19.17 Read/Write Operation of the Port E Data Register (PEDR)

PEDR value

PEDR value

PEIOR	Pin Status	Read	Write
0	Ordinary input	Pin status	Can write to PEDR, but it has no effect on pi
	Other function	Pin status	Can write to PEDR, but it has no effect on pi

PE15DR PE14DR PE13DR PE12DR PE11DR PE10DR

0

R/W

3

PE3DR

0

R/W

Value written is output by pin

Can write to PEDR, but it has no effect on pi

PE9DR

0

R/W

1

PE1DR

0

R/W

0

R/W

2

PE2DR

0

R/W

1

110 (mpat)/1110 (mpat)

19.7.1 Register Configuration

Table 19.18 summarizes the port F register.

Table 19.18 Port F Register

Name	Abbreviation	R/W	Initial Value	Address	Acces
Port F data register	PFDR	R	External pin dependent	H'FFFF83B3	8

19.7.2 Port F Data Register (PFDR)

PFDR is an 8-bit read-only register that stores data for port F. The bits PF7DR–PF0DR correspond to the PF7/AN7–PF0/AN0 pins. There are no bits 15–8, so always access as Any value written into these bits is ignored, and there is no effect on the status of the pin any of the bits are read, the pin status rather than the bit value is read directly. However, A/D converter analog input is being sampled, values of 1 are read out. Table 19.19 show

read/write operations of the port F data register.

PFDR is not initialized by power-on resets, manual resets, standby mode, or sleep mode always reflect the pin status).

BIT:	7	б	5	4	3	2	1
	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR
Initial value:	*	*	*	*	*	*	*
R/W:	R	R	R	R	R	R	R
 * امناما امناما			414-4			41	

Note: * Initial values are dependent on the status of the pins at the time of the reads.

_				
V				
	H'00000000	H'00000001	H'00000002	H'00000003
	H'00000004	H'00000005	H'00000006	H'00000007
		On-chi	P ROM	
	H'0000FFFC	H'0000FFFD	H'0000FFFE	H'0000FFFF
	•		•	·

Figure 20.1 Mask ROM Block Diagram (64-kbyte Version)

H'0001FFFC | H'0001FFFD | H'0001FFFE | H'0001FFFF

Figure 20.2 Mask ROM Block Diagram (128-kbyte Version)




Figure 20.3 Mask ROM Block Diagram (256-kbyte Version)

666

Mode 1 (MCU mode 1)	*	*	0	1	On-chip ROM invalid, external 16-bit s pin and 120 pin), external 32-bit space
Mode 2 (MCU mode 2)	*	*	1	0	On-chip ROM valid, external space (but with bus state controller)
Mode 3 (MCU mode 3)	*	*	1	1	On-chip ROM valid, single-chip mode
0.1					

0: Low

1: High

*: Refer to section 3, Operating Modes.

	H'00000000	H'00000001	H'00000002	H'00000003
	H'00000004	H'00000005	H'00000006	H'00000007
		On-chi	p ROM	
	H'0001FFFC	H'0001FFFD	H'0001FFFE	H'0001FFFF
				_

Figure 21.1 PROM Block Diagram

The operating mode determines whether the on-chip ROM is valid or not. The operating selected using mode-setting pins MD3–MD0 as shown in table 21.1. If you are using the ROM, select mode 2 or mode 3; if you are not, select mode 0 or 1. The on-chip ROM is to addresses H'00000000–H'0001FFFF of memory area 0.

Mode / (PROM mode) 1 1 1 1 —

0: Low

1: High

*: Refer to section 3, Operating Modes.

With the PROM version, programs can be written in the same manner as with an ordinary EPROM by setting the LSI to PROM mode and using a standard EPROM writer.


21.2 PROM Mode

21.2.1 PROM Mode Settings

When programming the on-chip PROM, set the pins as shown in figure 21.2, 21.3, or 21. perform the programming in PROM mode.

21.2.2 Socket Adapter Pin Correspondence and Memory Map

Connect the socket adapter to the SH7040 series chip as shown in figure 21.2 or 21.3. The allow the on-chip PROM to be programmed in the same manner as an ordinary 32-pin EH (HN27C101). Figures 21.2, 21.3, and 21.4 show the correspondence between the SH7040 pins and HN27C101 pins. Figure 21.5 is a memory map of the on-chip ROM.



RENESAS

power si

(12.5 V)

Data inp

output

Figure 21.2 SH7042 Pin and HN27C101 Pin Correspondence (112-Pin Vers





Figure 21.3 SH7042 Pin and HN27C101 Pin Correspondence (120-Pin Versio





RENESAS

Figure 21.4 SH7043 Pin and HN27C101 Pin Correspondence (144-Pin Vers

21.3 PROM Programming

The PROM mode write/verify specifications are the same as those of the standard EPROI HN27C101. However, because the page program format is not supported, <u>do not set the Ewriter to the page programming mode</u>. PROM writers that only support page programming cannot be used. When selecting a PROM writer, confirm that it supports the byte-by-byte speed, high-reliability programming format.

21.3.1 Programming Mode Selection

There are two on-chip PROM programming modes: write and verify (reads and confirms data). The mode is selected by using the pins (table 21.2).

Table 21.2 PROM Programming Mode Selection

					Pin		
Mode	CE	ŌĒ	PGM	V _{PP}	V _{cc}	I/O7-I/O0	A16–A
Write	0	1	0	V_{PP}	V _{cc}	Data input	Addres
Verify	0	0	1	_		Data output	input
Programming	0	0	0	-		High	_
Prohibited	0	1	1	_		impedance	
	1	0	0	_			
	1	1	1	_			

Note: 0: low level, 1: high level, V_{PP} : V_{PP} level, V_{CC} : V_{CC} level.

674




Figure 21.6 High-Speed, High-Reliability Programming Basic Flow

voltage							
Output low-level voltage	I/O7–I/O0	V _{OL}		_	0.45	V	I _{OL} = 1.6
Input leak current	I/O7–I/O0, A16–A0, OE, CE, PGM				2	μA	VIN = 5
V _{cc} current		I _{cc}	_	_	80	mA	
V _{PP} current		I _{PP}	_	_	80	mA	

Tr same a	VI 0				
PGM pulse width during initial programming	t_{PW}	0.19	0.20	0.21	ms
PGM pulse width during over-programming	t _{OPW} *3	0.19	_	5.25	ms
Vcc setup time	t _{VCS}	2	_	_	μs
CE setup time	t _{CES}	2	_	_	μs
Data output delay time	t _{OE}	0	_	150	ns

Notes: *1 Input pulse level: 0.45 V to 2.4 V; input rise, fall times ≤ 20 ns; input timing refe levels: 0.8 V, 2.0 V; output timing reference levels: 0.8 V, 2.0 V. *2 t_{DF} is defined as when the output becomes open state and referencing the output no longer possible.

- *3 t_{OPW} is defined by the values noted in the flowchart (figure 21.6).




Figure 21.7 Write/Verify Timing

21.3.3 Cautions on Writing

- Writes must always be done with the established voltage and timing. The write voltage (programming voltage) V_{PP} is 12.5 V (when the EPROM writer is set for the HN27C Hitachi specifications, V_{PP} becomes 12.5 V). Devices will sometimes be destroyed it higher than the rated one is applied. Pay particular attention to such phenomena as E writer overshoot.
- Always confirm that the indices of the EPROM writer socket, socket adapter, and de agreement before programming. Devices will sometimes be destroyed due to excess flow if these are not connected in the proper locations.
- 3. Do not touch the socket adapter or device during writing. Contact faults can sometim devices to be improperly written.
- 4. Page programming mode writes are not possible. Always set to byte programming m

screening to the installation of the device on a board.




Figure 21.8 Screening Flow

If there are any abnormalities in program write/verify or program read-out verification aftermerature biasing, please contact a Renesas Technology technical representative.

680



- Programming/erase methods

blocks.

The flash memory is programmed 32 bytes at a time. Block erase (in single-block ur

- Liase-veilly illoue

- Programming/erase times
- The flash memory programming time is 10 ms (typ.) for simultaneous 32-byte progr
 - Reprogramming capability
 - The flash memory can be reprogrammed up to 100 times.
 - On-board programming modes
 - There are two modes in which flash memory can be programmed/erased/verified on-

performed. Block erasing can be performed as required on 1 kbyte, 28 kbyte, and 32

equivalent to 300 µs (typ.) per byte, and the erase time is 100 ms (typ.) per block.

- Boot mode
- User program mode
- Automatic bit rate adjustment
- With data transfer in boot mode, this LSI's bit rate can be automatically adjusted to transfer bit rate of the host.
- Flash memory emulation in RAM
- Flash memory programming can be emulated in real time by overlapping a part of R
- flash memory.
- Protect modes

- There are two protect modes, hardware and software, which allow protected status to
- Programmer mode
- designated for flash memory program/erase/verify operations
- Flash memory can be programmed/erased in programmer mode, using a PROM programmer.
- as well as in on-board programming mode.




Figure 22.1 Flash Memory Block Diagram

682







Figure 22.2 Flash Memory Mode Transitions



Initializing the flash memory
 To initialize (to H'FF) the flash memory, execute
 the erase program located in the boot program
 area (within RAM). During the boot mode, the





Writing the new application program
 Execute the program transferred to RAM from host and write the new application program loc at the transfer destination to the flash memory.




Figure 22.3 Boot Mode




Figure 22.4 User Program Mode




Figure 22.5 Emulation

When overlap RAM data is confirmed, the RAMS bit is cleared, RAM overlap is rele writes should actually be performed to the flash memory.

When the programming control program is transferred to RAM, ensure that the transf destination and the overlap RAM do not overlap, as this will cause data in the overlap be rewritten.

686



Figure 22.6 Programming to the Flash Memory

22.2.5 Differences between Boot Mode and User Program Mode

Table 22.1 Differences between Boot Mode and User Program Mode

	Boot Mode	User Program Mo
Total erase	Yes	Yes
Block erase	No	Yes
Programming control program*	(2)	(1) (2) (3)
(4) = / '(

- (1) Erase/erase-verify
- (2) Program/program-verify
- (3) Emulation

Note: * To be prepared by the user according to the recommended algorithm.




Figure 22.7 Block Configuration

688

Mode 0	MD0	Input	Set operation mode of LSI
Transmit data	TxD1	Output	Serial send data output
Receive data	RxD1	Input	Serial receive data input

22.4 Register Configuration

Registers that control the flash memory when the on-chip flash memory is valid are shown 22.3.

R/W

D/\//*1

Initial Value

⊔'∩∩*²

Address

H'EEEE8580

Ac

Table 22.3 Register Configuration

Flach memory control register 1

Name

riasir memory control register i	LIVICITI	1 X / V V	1100	11111110000	O
Flash memory control register 2	FLMCR2	R/W*1	H'00*3	H'FFFF8581	8
Erase block register 1	EBR1	R/W*1	H'00*3	H'FFFF8582	8
Erase block register 2	EBR2	R/W*1	H'00*3	H'FFFF8583	8
RAM emulation register	RAMER	R/W	H'0000	H'FFFF8628	8,
Notes: 1. FLMCR1, FLMCR2, E register.	BR1, and	EBR2 are	8-bit registers, a	nd RAMER is a	a 16

Abbre-

viation

ELMCP1

- register.

 2. Only byte accesses are valid for FLMCR1, FLMCR2, EBR1, and EBR2, the a
 - requiring 3 cycles. Three cycles are required for a byte or word access to RA 6 cycles for a longword access.

 3. When a longword write is performed on RAMER, 0 must always be written to
 - *1 In modes in which the on-chip flash memory is disabled, a read will return H'0 writes are invalid. Writes are also disabled when the FWE bit is set to 1 in FL
 - *2 When a low level is input to the FWP pin, the initial value is H'80.
 - *3 When a high level is input to the FWP pin, or if a low level is input and the SV FLMCR1 is not set, these registers are initialized to H'00.



word (address H'FFFF8630). Operation is not guaranteed if any other value is

m vana

Writes to bits SWE, ESU1, PSU1, EV1, and PV1 are enabled only when FWE = 1 and S' writes to the E1 bit only when FWE = 1, SWE = 1, and ESU1 = 1; and writes to the P1 bit when FWE = 1, SWE = 1, and PSU1 = 1.

Bit:	7	6	5	4	3	2	1
	FWE	SWE	ESU1	PSU1	EV1	PV1	E1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7—Flash Write Enable Bit (FWE): Displays the state of the FWP pin which sets h
protection against flash memory programming/erasing.

Bit 7: FWE	Description
0	When high level is input to the FWP pin (hardware-protect state)
1	When low level is input to the FWP pin

Bit 6—Software Write Enable Bit (SWE): Enables or disables the flash memory. This should be set when setting bits 5–0, FLMCR2 bits 5–0, EBR1 bits 3–0, and EBR2 bit

Description	
Writes disabled	(Initial
Writes enabled	
[Setting condition] When FWE=1	
	Writes disabled Writes enabled

Bit 5—Erase Setup Bit 1 (ESU1): Prepares for a transition to erase mode (applicable addresses: H'00000–H'1FFFF). Do not set the SWE, PSU1, EV1, PV1, E1, or P1 bit a same time.

Setting	condition1	When	FWE=1	and	SWE=1

• Bit 3—Erase-Verify 1 (EV1): Selects erase-verify mode transition or release (applicated addresses: H'00000–H'1FFFF). Do not set the SWE, ESU1, PSU1, PV1, E1, or P1 be same time.

Description
Erase verify mode release (Initial value)
Transition to erase verify mode
[Setting condition] When FWE=1 and SWE=1

• Bit 2—Program-Verify 1 (PV1): Selects program-verify mode transition or release (addresses: H'00000–H'1FFFF). Do not set the SWE, ESU1, PSU1, EV1, E1, or P1 b same time.

Bit 2: PV1	Description
0	Program verify mode release (Initial value)
1	Transition to program verify mode
	[Setting condition] When FWE=1 and SWE=1

0	Program setup mode release (Initial value)
1	Program setup
	[Setting condition] When FWE=1, SWE=1, and PSU1=1

FLMCR2 is an 8-bit register used for flash memory operating mode control. Program-ver or erase-verify mode for addresses H'20000–H'3FFFF is entered by setting SWE (FLMC)

22.5.2 Flash Memory Control Register 2 (FLMCR2)

when FWE (FLMCR1) = 1, then setting the EV2 or PV2 bit. Program mode for addresses H'20000–H'3FFFF is entered by setting SWE (FLMCR1) to 1 when FWE (FLMCR1) = 1 setting the PSU2 bit, and finally setting the P2 bit. Erase mode for addresses H'20000–H' entered by setting SWE (FLMCR1) to 1 when FWE (FLMCR1) = 1, then setting the ESU and finally setting the E2 bit. FLMCR2 is initialized to H'00 by a power-on reset, in stand mode, when a high level is input to the FWP pin, and when a low level is input to the FW and the SWE bit in FLMCR1 is not set (the exception is the FLER bit, which is initialized

Writes to bits ESU2, PSU2, EV2, and PV2 in FLMCR2 are enabled only when FWE (FL 1 and SWE (FLMCR1) = 1; writes to the E2 bit only when FWE (FLMCR1) = 1, SWE (FLMCR1) = 1, and ESU2 = 1; and writes to the P2 bit only when FWE (FLMCR1) = 1, (FLMCR1) = 1, and (FLMCR1) = 1, and (FLMCR1) = 1.

a power-on reset). When on-chip flash memory is disabled, a read will return H'00, and w

invalid.

В		
ъ.	it 5: ESU2	Description
•		Setup Bit 2 (ESU2): Prepares for a transition to erase mode (applicable 20000–H'3FFFF). Do not set the PSU2, EV2, PV2, E2, or P2 bit at the
•	Bit 6—Reserv	yed bit: This bit is always read as 0.

Indicates error during flash memory program/erase.

Flash memory program/erase protect (error protect) enabled [Setting condition] See section 22.8.3, Error protection

Bit 4—Program Setup Bit 2 (PSU2): Prepares for a transition to program mode (app addresses: H'20000–H'3FFFF). Do not set the ESU2, EV2, PV2, E2, or P2 bit at the

[Setting condition] When FWE=1 and SWE=1

[Setting condition] When FWE=1 and SWE=1

0	Program setup release (Initial value)
1	Program setup

Erase setup

Description

1

1

Bit 4: PSU2



Bit 2: PV2	Description
0	Program verify mode release (Initial value)
1	Transition to the program verify mode
	[Setting condition] When FWE=1, and SWE=1

• Bit 1—Erase 2 (E2): Selects erase mode transition or release (applicable addresses: H H'3FFFF). Do not set the ESU2, PSU2, EV2, PV2, or P2 bit at the same time.

Bit 1: E2	Description
0	Erase mode release (Initial value)
1	Transition to the erase mode
	[Setting condition] When FWE=1, SWE=1, and ESU2=1

• Bit 0—Program 2 (P2): Selects program mode transition or release (applicable addres H'20000–H'3FFFF). Do not set the ESU2, PSU2, EV2, PV2, or E2 bit at the same tim

Bit 0: P2	Description
0	Program mode release(Initial value)
1	Transition to the program mode
	[Setting condition] When FWE=1, SWE=1, and PSU2=1

	_	_		_	EDS	ED2	EDI
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W

22.5.4 Erase Block Register 2 (EBR2)

EBR2 is an 8-bit register that specifies the flash memory erase area block by block. EBI initialized to H'00 by a power-on reset and standby mode, when a high level is input to to pin, and when a low level is input to the FWP pin and the SWE bit in FLMCR1 is not so bit in EBR2 is set to 1, the corresponding block can be erased. Other blocks are erase-precedured by the on-chip flash memory is disabled, a read will return H'00, and writes are invalid.

The flash memory block configuration is shown in table 22.4.

Bit:	7	6	5	4	3	2	1
	EB11	EB10	EB9	EB8	EB7	EB6	EB5
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

EB9 (1kB)	H'03F400-H'03F7FF
EB10 (1kB)	H'03F800-H'03FBFF
EB11 (1kB)	H'03FC00-H'03FFFF

22.5.5 RAM Emulation Register (RAMER)

RAMER specifies the area of flash memory to be overlapped with part of RAM when enreal-time flash memory programming. RAMER is initialized to H'0000 by a power-on renot initialized in software standby mode. RAMER settings should be made in user mode program mode. (For details, see the description of the BSC.)

Flash memory area divisions are shown in table 22.5. To ensure correct operation of the effunction, the ROM for which RAM emulation is performed should not be accessed immediater this register has been modified. Normal execution of an access immediately after regmodification is not guaranteed.

Bit:	15	14	13	12	11	10	9
	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	_	_	_	_	_	RAMS	RAM1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W

• Bits 15–3—Reserved bits: These bits are always read as 0.

696

Table 22.5 Separation of the Flash Memory Area

Addresses	Block Name	RAMS	RAM1	RAN
H'FFF800-H'FFFBFF	RAM area 1kB	0	*	*
H'03F000-H'03F3FF	EB8 (1kB)	1	0	0
H'03F400-H'03F7FF	EB9 (1kB)	1	0	1
H'03F800-H'03FBFF	EB10(1kB)	1	1	0
H'03FC00-H'03FFFF	EB11(1kB)	1	1	1

	Expanded Mode	×2		0	1	0
	Single-chip Mode			0	1	0
	Expanded Mode	×4		1	0	0
	Single-chip Mode			1	0	0
User program mode	Expanded Mode	×1	0	0	0	1
	Single-chip Mode			0	0	1
	Expanded Mode	×2		0	1	1
	Single-chip Mode			0	1	1
	Expanded Mode	×4		1	0	1
	Single-chip Mode			1	0	1

programming algorithm given later.

The system configuration in boot mode is shown in figure 22.8, and the boot mode exec procedure in figure 22.9.




Figure 22.8 System Configuration in Boot Mode






Figure 22.9 Boot Mode Execution Procedure

700



communication data (H'00) transmitted continuously from the host. The SCI transmit/re format should be set as follows: 8-bit data, 1 stop bit, no parity. The LSI calculates the bethe transmission from the host from the measured low period, and transmits one H'00 by host to indicate the end of bit rate adjustment. The host should confirm that this adjustment indication (H'00) has been received normally, and transmit one H'55 byte to the LSI. If cannot be performed normally, initiate boot mode again (reset), and repeat the above op Depending on the host's transmission bit rate and the LSI's system clock frequency, the

Table 22.7 shows host transfer bit rates and system clock frequencies for which automate adjustment of the LSI bit rate is possible. The boot program should be executed within to clock range.

a discrepancy between the bit rates of the host and the LSI. To ensure correct SCI opera

Table 22.7 System Clock Frequencies for which Automatic Adjustment of LSI Bi Possible

host's transfer bit rate should be set to 9,600 or 4,800 bps.

0.0001	Clock Frequency for which Automatic Adjustm t Rate is Possible	Host Bit Rate
9,600 bps 8 to 28.7 MHz	MHz	9,600 bps
4,800 bps 4 to 20 MHz	Hz	4,800 bps

Boot program area (2k bytes)

H'FFFFFFFF

Figure 22.11 RAM Areas in Boot Mode

Note: The boot program area cannot be used until a transition is made to the execution the programming control program transferred to RAM. Note also that the boot program in this area of the on-chip RAM even after control branches to the program control program.

702




Figure 22.12 User Program Mode Execution Procedure

Notes: 1. When programming and erasing, start the watchdog timer so that measures c taken to prevent program runaway, etc. Memory cells may not operate normal overprogrammed or overerased due to program runaway.

If an address at which a flash memory register resides is read in the mask ROZTAT version, the value will be undefined. When a flash memory version p used in the mask ROM or ZTAT version, the state of the FWP pin cannot be determined. A modification must therefore be made to prevent operation of memory rewrite program.



- E1, and P1 bits in FLMCR1, of the ESU2, PSU2, EV2, PV2, E2, and P2 bits i FLMCR2, is executed by a program in flash memory.
- 2. When programming or erasing, set FWP to low level (programming/erasing w executed if FWP is set to high level).
 - 3. Programming should be performed in the erased state. Do not perform additio programming on previously programmed addresses.

Operation is not guaranteed if this is done.

- 4. Do not program addresses H'00000-H'1FFFF and H'20000-H'3FFFF simultar
- 22.7.1 Program Mode (n = 1 for Addresses H'0000-H'1FFFF, n = 2 for Addresses

When writing data or programs to flash memory, the program/program-verify flowchart s figure 22.13 should be followed. Performing program operations according to this flower

H'20000-H'3FFFF)

704

enable data or programs to be written to flash memory without subjecting the device to ve stress or sacrificing program data reliability. Programming should be carried out 32 bytes time.

Following the elapse of 10 µs or more after the SWE bit is set to 1 in flash memory contr register 1 (FLMCR1), 32-byte program data is stored in the program data area and reprogram area, and the 32-byte data in the program data area in RAM is written consecutively to th program address (the lower 8 bits of the first address written to must be H'00, H'20, H'40. H'80, H'A0, H'C0, or H'E0). Thirty-two consecutive byte data transfers are performed. The

be performed even if writing fewer than 32 bytes; in this case, H'FF data must be written extra addresses.

program address and program data are latched in the flash memory. A 32-byte data transf

Next, the watchdog timer is set to prevent overprogramming in the event of program runa Set a minimum value of 300 µs or more as the WDT overflow period. After this, prepara program mode (program setup) is carried out by setting the PSUn bit in FLMCRn, and af elapse of 50 µs or more, the operating mode is switched to program mode by setting the I of H'FF data should be made to the addresses to be read. The dummy write should be exafter the elapse of 4 μ s or more. When the flash memory is read in this state (verify data 32-bit units), the data at the latched address is read. Wait at least 2 μ s after the dummy we before performing this read operation. Next, the written data is compared with the verify reprogram data is computed (see figure 22.13) and transferred to the reprogram data are bytes of data have been verified, exit program-verify mode, wait for at least 4 μ s, then results in FLMCR1. If reprogramming is necessary, set program mode again, and reperpogram/program-verify sequence as before. However, ensure that the program/program sequence is not repeated more than 1,000 times on the same bits.




Figure 22.13 Program/Program Verify Flow

706

FLMCR	2	.EQU	Н'81	
OK		.EQU	н′О	
NG		.EQU	н'1	
Wait1	0u	.EQU	72	
Wait5	0u	.EQU	359	
Wait4	u	.EQU	29	
Wait2	u	.EQU	14	
Wait2	00u	.EQU	1435	
WDT_T	CSR	.EQU	H'FFFF8610	
WDT_5	73u	.EQU	H'A579	
SWESE"	Γ	.EQU	B'01000000	
PSU1S	ET	.EQU	B'00010000	
P1SET		.EQU	B'00000001	
P1CLE	AR	.EQU	B'11111110	
PSU1C	LEAR	.EQU	B'11101111	
PVSET		.EQU	B'00000100	
PVCLE	AR	.EQU	B'11111011	
SWECL	EAR	.EQU	B'10111111	
MAXVe	rify	.EQU	1000	
;				
Flash	Program	.EQU	\$	
	MOV	#H'01,R	22	; R2 work register (1)
	MOV.L	#PdataE	Buff,RO	; Save program data to work area
	MOV	R4,R12		

RENESAS

MOV #8,R13

.EQU \$

COPY_LOOP

```
OR.B
                    #SWESET,@(RO,GBR)
                                               ; Set SWE
                                               ; Wait 10 µs
Wait_1
        SUBC
                    R2,R3
        BF
                    Wait_1
;
        MOV.L
                    #H'20000,R9
        CMP/GT
                    R5,R9
        BT
                    Program_Start
        MOV.L
                    #FLMCR2,R0
Program_Start
                    .EQU
                                              ; Initialize n (R9) to 0
        MOV.L
                    #0,R9
Program_loop
                              $
                    .EQU
        MOV.L
                    #0,R10
                                               ; Initialize m (R10) to 0
                    #32,R3
                                               ; Write 32-byte data consecutively
        MOV.L
        MOV.L
                    #PdataBuff,R12
        MOV.L
                    R5,R13
Write_Loop
                    .EQU
                              $
        MOV.B
                    @R12+,R1
        MOV.B
                    R1,@R13
        ADD.L
                    #1,R13
        ADD.L
                    #-1,R3
        CMP/PL
                    R3
        BT
                    Write_Loop
;
                                              ; Enable WDT
```

MOV.L

MOV.W

#WDT_TCSR,R1

#WDT_573u,R3

RENESAS

; 573.4 µs cycle

```
MOV.L
                  #Wait10u,R3
                                           ; Clear P
        AND.B
                  #P1CLEAR,@(R0,GBR)
                                           ; Wait 10 µs
Wait_4 SUBC
                  R2,R3
        BF
                  Wait_4
;
        MOV.L
                  #Wait10u,R3
                  #PSU1CLEAR,@(R0,GBR)
                                           ; Clear PSU
        AND.B
                                           ; Wait 10 µs
Wait_5 SUBC
                  R2,R3
                  Wait_5
        BF
        MOV.L
                  #WDT_TCSR,R1
                                           ; Disable WDT
                  #H'A55F,R3
        MOV.W
        MOV.W
                  R3,@R1
;
        MOV.L
                  #Wait4u,R3
                                           ; Set PV
        OR.B
                  #PVSET,@(R0,GBR)
                                           ; Wait 4 µs
Wait_6 SUBC
                  R2,R3
        BF
                  Wait_6
;
        MOV.L
                  PdataBuff,R3
        MOV.L
                  R4,R1
        MOV.L
                  R5,R12
        MOV.L
                  #8,R13
        MOV.L
                  #H'FFFFFFFF,R11
```

;

```
MOV.L
                    #1,R10
                                               ; Verity NG, m <- 1
         XOR
                    R8,R7
                                               ; Program data computation
        NOT
                    R7,R7
         OR
                    R7,R8
                                               ; Store in reprogram data RAM (Pdata
        MOV.L
                    R8,@R3
Verify_OK
                    .EQU
                              $
        ADD.L
                    #4,R3
        ADD.L
                    #-1,R13
         CMP/PL
                    R13
                    VerifyLoop
         BT
;
        MOV.L
                    #Wait4u,R7
                                               ; Clear PV
        AND.B
                    #PVCLEAR,@(R0,GBR)
                    R2,R7
                                               ; Wait 4 µs
Wait_8
        SUBC
        BF
                    Wait_8
;
                    R10 ; if m=0 then GOTO Program_OK
         CMP/PL
         BF
                    Program_OK
         ADD
                    #1,R9
                                               ; R7 <- NG (return value)
        MOV.L
                    #NG,R7
        MOV.L
                    #MAXVerify,R12
                                               ; if n>=MAXVerify then Program NG
         CMP/EQ
                    R9,R12
         BT
                    Program_end
         BRA
                    Program_loop
        NOP
Program_OK
                    .EQU
                              $
```

22.7.3 Erase Mode (n = 1 for Addresses H 0000–H 1FFFF, n = 2 for Addresses F H'3FFFF)

followed.

To perform data or program erasure, set the flash memory area to be erased in erase block.

When erasing flash memory, the erase/erase-verify flowchart shown in figure 22.14 sho


To perform data or program erasure, set the flash memory area to be erased in erase block in (EBRn) at least 10 µs after setting the SWE bit to 1 in flash memory control register 1 (FLMCR1). Next, the watchdog timer is set to prevent overerasing in the event of programaway, etc. Set 5.3 µs as the WDT overflow period. After this, preparation for erase in setup) is carried out by setting the ESUn bit in FLMCRn, and after the elapse of 200 µs the operating mode is switched to erase mode by setting the En bit in FLMCRn. The time

Note: With flash memory erasing, preprogramming (setting all memory data in the me be erased to all "0") is not necessary before starting the erase procedure.

which the En bit is set is the flash memory erase time. Set an erase time of 5 ms.

operation. If the read data has been erased (all "1"), a dummy write is performed to the no address, and erase-verify is performed. If the read data is unerased, set erase mode again repeat the erase/erase-verify sequence in the same way. However, ensure that the erase/everify sequence is not repeated more than 60 times. When verification is completed, exit verify mode, and wait for at least 5 μs. If erasure has been completed on all the erase block completing erase-verify operations on all these blocks, release the SWE bit in FLMCR1. are any unerased blocks, set erase mode again, and repeat the erase/erase-verify sequence before. However, ensure that the erase/erase-verify sequence is not repeated more than 60 times.

ratelied address is read. Wait at least 2 ps after the duffilly write before performing this re



- *3 Set only one bit in EBR1(2). More than one bit cannot be set.
- *4 Erasing is performed in block units. To erase a number of blocks, each block must be erased in turn.
- *5 Make sure to set the wait times and repetitions as specified. Erasing may not complete correctly if values other than the specified ones are used.

Figure 22.14 Erase/Erase-Verify Flowchart (Single Block Erase)



```
FLMCR1
                   .EQU
                             H'80
FLMCR2
                   .EQU
                             H'81
EBR1
                   .EQU
                             H'82
EBR2
                   .EQU
                             H'83
Wait10u
                   .EQU
                             72
Wait2u
                    .EQU
                             14
Wait200u
                   .EQU
                             1435
                             35875
Wait5m
                   .EQU
Wait20u
                   .EQU
                             144
Wait5u
                   .EQU
                             36
WDT_TCSR
                   .EQU
                             H'FFFF8610
WDT_9m
                   .EQU
                             H'A57D
                             B'01000000
SWESET
                   .EQU
ESUSET
                    .EQU
                             B'00100000
                             B'0000010
ESET
                   .EQU
ECLEAR
                   .EQU
                             B'11111101
ESUCLEAR
                             B'11011111
                   .EQU
EVSET
                   .EQU
                             B'00001000
EVCLEAR
                             B'11110111
                   .EQU
                             B'10111111
SWECLEAR
                   .EQU
MAXErase
                             60
                    .EQU
FlashErase
                   .EQU
                             $
        MOV.L
                   #H'FFFF8500,R0
                                             ; Initialize GBR
        LDC
                   R0,GBR
```

714

MOV.L

#1,R2

```
MOV.B
                    R0,@(EBR2,GBR)
                                              ; Erase memory block (EBR2) setting
;
         MOV.L
                    #FLMCR1,R0
                    @R5,R6
                                               ; Erase memory block start address ->
         MOV.L
         MOV.L
                    #H'020000,R7
         CMP/GT
                    R6,R7
         BT
                    EraseLoop
         MOV.L
                    #FLMCR2,R0
;
EraseLoop
                    .EQU
                              $
                                              ; Enable WDT
        MOV.L
                    #WDT_TCSR,R1
                    #WDT_9m,R3
                                               ; 9.2 ms cycle
         MOV.W
        MOV.W
                    R3,@R1
;
                    #Wait200u,R3
        MOV.L
```

@(7,R5),R0

MOV.B

OR.B

BF

MOV.L

OR.B

BF

EWait_2 SUBC

EWait_3 SUBC

;

;

MOV.L #Wait10u,R3

#ESUSET,@(R0,GBR)

R2,R3

R2,R3

EWait_3

EWait_2

#Wait5m,R3

#ESET,@(R0,GBR)

RENESAS

; Set ESU ; Wait 200 µs

; Set E

; Wait 5 ms

```
;
        MOV.L
                    #Wait20u,R3
                    #EVSET,@(R0,GBR)
                                               ; Set EV
        OR.B
                                               ; Wait 20 \mu s
EWait_6 SUBC
                    R2,R3
        BF
                    EWait_6
;
                                               ; Erase memory block start address ->
        MOV.L
                    @R5,R6
BlockVerify_1
                    .EQU
                              $
                                               ; Erase-verify
        MOV.L
                    #H'FFFFFFF, R8
                                               ; H'FF dummy write
        MOV.L
                    R8,@R6
                    #Wait2u,R3
        MOV.L
EWait_7 SUBC
                    R2,R3
                    EWait_7
        BF
;
                    @R6+,R1
                                               ; Read verify data
        MOV.L
         CMP/EQ
                    R8,R1
                    BlockVerify_NG
         BF
        MOV.L
                    @(8,R5),R7
                                               ; Check for last address of memory blo
        CMP/EQ
                    R6,R7
        BF
                    BlockVerify_1
        MOV.L
                    #Wait5u,R3
        AND.B
                    #EVCLEAR,@(R0,GBR)
                                               ; Clear EV
EWait_8 SUBC
                    R2,R3
                                               ; Wait 5 µs
         BF
                    EWait_8
```

716

;

MOV.W

R3,@R1

```
BF
                   EraseLoop
        MOV.L
                   #NG,R7
                                           ; R7 <- NG (return value)
FlashErase end
                  .EQU
                            $
        MOV.L
                   #FLMCR1,R0
                                           ; Clear SWE
        AND.B
                   #SWECLEAR,@(R0,GBR)
;
        RTS
        NOP
;
; Memory block table
                  Memory block start address: EBR value
                   4
        .ALIGN
Flash BlockData
                  .EQU
                            $
        .DATA.L H'00000000,H'00000100
EB0
EB1
        .DATA.L H'00008000,H'00000200
EB2
        .DATA.L H'00010000,H'00000400
EB3
        .DATA.L H'00018000, H'00000800
EB4
        .DATA.L H'00020000,H'00000001
EB5
        .DATA.L H'00028000,H'00000002
EB6
        .DATA.L H'00030000,H'00000004
EB7
        .DATA.L H'00038000,H'00000008
EB8
        .DATA.L H'0003F000,H'00000010
EB9
        .DATA.L H'0003F400,H'00000020
EB10
        .DATA.L H'0003F800,H'00000040
EB11
        .DATA.L H'0003FC00,H'00000080
Dummy
        .DATA.L H'00040000
```

CMP/EQ

R'/,R9

Table 22.8 Hardware Protection

		Func
Item	Description	Program
FWP pin protection	When a high level is input to the FWP pin, FLMCR1, FLMCR2, EBR1, and EBR2 are initialized, and the program/erase-protected state is entered.	Yes
Reset/standby protection	 In a reset (including a WDT overflow reset) and in standby mode, FLMCR1, FLMCR2, EBR1, and EBR2 are initialized, and the program/erase-protected state is entered. 	Yes
	 In a reset via the RES pin, the reset state is not entered unless the RES pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the RES pin low for the RES pulse width specified in the AC Characteristics section. 	

Table 22.9 Software Protection

		Fur
Item	Description	Progran
SWE bit protection	Clearing the SWE bit to 0 in FLMCR1 sets the program/erase-protected state for all blocks.	Yes
	(Execute in on-chip RAM or external memory.)	
Block specification protection	 Erase protection can be set for individual blocks by settings in erase block register 1 (EBR1) and erase block register 2 (EBR2). 	_
	 Setting EBR1 and EBR2 to H'00 places all blocks in the erase-protected state. 	
Emulation protection	 Setting the RAMS bit to 1 in the RAM emulation register (RAMER) places all blocks in the program/erase-protected state. 	Yes



FLER bit setting conditions are as follows:

- 1. When flash memory is read during programming/erasing (including a vector read or infetch)
- 2. Immediately after exception handling (excluding a reset) during programming/erasing
- 3. When a SLEEP instruction (including software standby) is executed during programming/erasing
- 4. When the bus is released during programming/erasing

Error protection is released only by a reset and in hardware standby mode.

Figure 22.15 shows the flash memory state transition diagram.

Software standby mode release

Legend
RD: Memory read possible
VF: Verify-read possible
PR: Programming possible
ER: Erase enable

RD VF PR ER FLER = 1

RD VF PR ER FLER = 1

RD VF PR ER FLER = 1

RD VF PR ER FLER = 1

RD VF PR ER FLER = 1

RD VF PR ER FLER = 1

FLMCR1, FLMCR2, EBR1,

EBR2 initialization state

VF: Verify-read not possible

PR: Programming not possible

ER: Erasing not possible

Figure 22.15 Flash Memory State Transitions




Figure 22.16 Flowchart for Flash Memory Emulation in RAM




Figure 22.17 Example of RAM Overlap Operation

Example in which Flash Memory Block Area (EB8) is Overlapped

- 1. Set bits RAMS, RAM1, and RAM0 in RAMER to 1, 0, 1, to overlap part of RAM or area (EB8) for which real-time programming is required.
- 2. Real-time programming is performed using the overlapping RAM.
- 3. After the program data has been confirmed, the RAMS bit is cleared, releasing RAM
- 4. The data written in the overlapping RAM is written into the flash memory space (EE
- Notes: 1. When the RAMS bit is set to 1, program/erase protection is enabled for all bit regardless of the value of RAM1 and RAM0 (emulation protection). In this setting the P1 or E1 bit in flash memory control register 1 (FLMCR1), or the bit in flash memory control register 2 (FLMCR2), will not cause a transition program mode or erase mode. When actually programming or erasing a flash area, the RAMS bit should be cleared to 0.
 - 2. A RAM area cannot be erased by execution of software in accordance with t algorithm while flash memory emulation in RAM is being used.

In programmer mode, set the mode pins to PLL x2 mode (see table 22.10) and use a 6 MI clock. The LSI will then operate at 12 MHz.

Table 22.10 shows the pin settings for programmer mode. For the pin names in programmer see section 1.3.2, Pin Arrangement by Mode).

Table 22.10 Programming Mode Pin Settings

Pin Names	Settings
Mode pin: MD3, MD2, MD1, MD0	1101 (PLL × 2)
FWE pin	High level input (in auto-program and erase modes)
RES pin	Power-on reset circuit
XTAL, EXTAL, PLLVcc, PLLCAP, and PLL	Vss pins Oscillator circuit

Note: During the programming mode, polarity of the FWP pin is inverted and becomes the (flash write enable) pin.

	On-chip ROM space 256 kB	
H'0003FFFF		H'3FFFF

Figure 22.18 On-Chip ROM Memory Map




Figure 22.19 Socket Adapter Pin Correspondence Diagram (SH7044)




Figure 22.20 Socket Adapter Pin Correspondence Diagram (SH7045)

to confirm the end of auto-programming.

Status Read Mode

Status polling is used for auto-programming and auto-erasing, and normal termination confirmed by reading the I/O6 signal. In status read mode, error information is output error occurs.

Din names

Table 22.11 Settings for Various Operating Modes In Programmer Mode

	Fill lialies								
Mode	FWE	CE	ŌĒ	WE	I/O7-0				
Read	H or L	L	L	Н	Data output	Ain			
Output disable	H or L	L	Н	Н	Hi-z	Ain			
Command write	H or L	L	Н	L	Data input	*Ai			
Chip disable	H or L	Н	Х	Х	Hi-z	Ain			

Notes: *Ain indicates that there is also address input in auto-program mode.

- 1. Chip disable is not a standby state; internally, it is an operation state.
- 2. For command writes in auto-program and auto-erase modes, input a high leve FWE pin.

22.11.3 Memory Read Mode

Table 22.13 AC Characteristics in Transition to Memory Read Mode (Conditions: V_{CC} = 5.0 V ±10%, V_{SS} = 0 V, T_a = 25°C ±5°C)

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t _{nxtc}	20		μs	
CE hold time	\mathbf{t}_{ceh}	0		ns	
CE setup time	t _{ces}	0		ns	
Data hold time	t _{dh}	50	"	ns	
Data setup time	t _{ds}	50		ns	
Write pulse width	t _{wep}	70		ns	
WE rise time	t _r	·	30	ns	"
WE fall time	t _f		30	ns	

Note: Data is latched on the rising edge of \overline{WE} .

Figure 22.21 Timing Waveforms for Memory Read after Memory Write

Table 22.14 AC Characteristics in Transition from Memory Read Mode to Another (Conditions: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$)

Item	Symbol	Min	Max	Unit	Note
Command write cycle	t _{nxtc}	20		μs	
CE hold time	t _{ceh}	0		ns	
CE setup time	t _{ces}	0		ns	
Data hold time	t _{dh}	50		ns	
Data setup time	t _{ds}	50		ns	
Write pulse width	t _{wep}	70		ns	
WE rise time	t _r		30	ns	
WE fall time	t _f		30	ns	

Note: Do not enable \overline{WE} and \overline{OE} at the same time.

Figure 22.22 Timing Waveforms in Transition from Memory Read Mode to Anot

Table 22.15 AC Characteristics in Memory Read Mode (Conditions: V_{CC} = 5.0 V ± V_{SS} = 0 V, T_a = 25°C ±5°C)

Item	Symbol	Min	Max	Unit	No
Access time	t _{acc}		20	μs	
CE output delay time	t _{ce}		150	ns	
OE output delay time	t _{oe}		150	ns	
Output disable delay time	t _{df}		100	ns	
Data output hold time	t _{oh}	5		ns	

Figure 22.23 $\overline{\mbox{CE}}$ and $\overline{\mbox{OE}}$ Enable State Read Timing Waveforms




Figure 22.24 \overline{CE} and \overline{OE} Clock System Read Timing Waveforms

732

- 6. Perform one auto-program operation for a 128-byte block for each address. Character not guaranteed for two or more additional programming operations.
- 7. Confirm normal end of auto-programming by checking I/O6. Alternatively, status re can also be used for this purpose (I/O7 status output uses the auto-program operation identification pin).
- 8. Status polling I/O6 and I/O7 pin information is retained until the next command write as the next command write has not been performed, reading is possible by enabling OE.

Status polling access time	t _{spa}		150	ns	
Address setup time	t _{as}	0		ns	
Address hold time	t _{ah}	60		ns	
Memory write time	t _{write}	1	3000	ms	
Write setup time	t _{pns}	100		ns	
Write end setup time	t _{pnh}	100		ns	
WE rise time	t,		30	ns	
WE fall time	t _f		30	ns	




Figure 22.25 Auto-Program Mode Timing Waveforms

$V_{SS} = 0 \text{ V}, T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t _{nxtc}	20		μs	
CE hold time	t _{ceh}	0		ns	
CE setup time	t _{ces}	0		ns	
Data hold time	t _{dh}	50		ns	
Data setup time	t _{ds}	50		ns	
Write pulse width	t _{wep}	70		ns	
Status polling start time	t _{ests}	1		ms	
Status polling access time	t _{spa}		150	ns	
Memory erase time	t _{erase}	100	40000	ms	
Erase setup time	t _{ens}	100		ns	
Erase end setup time	t _{enh}	100		ns	
WE rise time	t _r		30	ns	
WE fall time	t _f		30	ns	




Figure 22.26 Auto-Erase Mode Timing Waveforms

22.11.6 Status Read Mode

Table 22.18 AC Characteristics in Status Read Mode (Conditions: V_{CC} = 5.0 V ±10% V_{SS} = 0 V, T_a = 25°C ±5°C)

Item	Symbol	Min	Max	Unit	Notes
Read time after command write	t _{std}	20		μs	
CE hold time	t _{ceh}	0		ns	
CE setup time	t _{ces}	0		ns	
Data hold time	t _{dh}	50		ns	
Data setup time	t _{ds}	50		ns	
Write pulse width	t _{wep}	70		ns	
OE output delay time	t _{oe}		150	ns	
Disable delay time	t _{df}		100	ns	
CE output delay time	t _{ce}		150	ns	
WE rise time	t _r		30	ns	
WE fall time	t _f		30	ns	

Figure 22.27 Status Read Mode Timing Waveforms

Table 22.19 Return Commands for the Status Read Mode

Pin Name	1/07	I/O6	I/O5	I/O4	I/O3	1/02	I/O1
Attribute	Normal end identification	Command error	Program- ming error	Erase error	_	_	Program- ming or erase count exceeded
Initial value	0	0	0	0	0	0	0
Indications	Normal end: 0 Abnormal	Command Error: 1 Otherwise: 0	Program- ming Error: 1	Erasing Error: 1 Otherwise: 0	_	_	Count exceeded: 1 Otherwise: 0
	end: 1	Otherwise. 0	Otherwise: 0				

Note: D2 and D3 are undefined at present.

22.11.7 Status Polling

- 1. I/O7 status polling is a flag that indicates the operating status in auto-program/auto-emode.
- 2. I/O6 status polling is a flag that indicates a normal or abnormal end in auto-program, mode.

Table 22.21 Stipulated Transition Times to Command Wait State

Item	Symbol	Min	Max	Unit	Not
Standby release (oscillation stabilization time)	t _{osc1}	10		ms	
Programmer mode setup time	t _{bmv}	10		ms	
V _{cc} hold time	t _{dwn}	0	"	ms	




Figure 22.28 Oscillation Stabilization Time and Boot Program Transfer Time

Additional programming cannot be performed on previously programmed ad blocks.




Figure 23.1 Block Diagram of RAM

23.2 Operation

The on-chip RAM is accessed by accessing addresses H'FFFFF000–H'FFFFFFF. On-c is also used as cache memory. There are 2 kbytes of on-chip RAM space during cache u section 9, Cache Memory (CAC), for details.

Standby mode

Table 24.1 describes the transition conditions for entering the modes from the program of state as well as the CPU and peripheral function status in each mode and the procedures canceling each mode.

Table 24.1 Power-Down State Conditions

Stand- Execute SLEEP Halt

by

instruction with

SBY bit set to 1

in SBYCR

				5	State				
Mode	Entering Procedure	Clock	CPU	On-Chip Peripheral Modules	CPU Registers	s RAM	I/O Ports		ancel roced
Sleep	Execute SLEEP instruction with SBY bit set to 0 in SBYCR	Run	Halt	Run	Held	Held	Held	•	Inter DM/ addi Pow rese

Halt*1

Held

Held

Halt

Inte DM add Pow rese Mar

NMI

Pow

rese

Mar

Held or •

high

impe-

dance*2

Notes: SBYCR: standby control register. SBY: standby bit

- *1 Some bits within on-chip peripheral module registers are initialized by the sta mode; some are not. Refer to table 24.3, Register States in the Standby Mod section 24.4.1, Transition to Standby Mode. Also refer to the register descript each peripheral module.
 - *2 The status of the I/O port in standby mode is set by the port high impedance the SBYCR. Refer to section 24.2, Standby Control Register (SBYCR). For p other than for the I/O port, refer to Appendix C, Pin Status.

Bit:	7	6	5	4	3	2	1
•	SBY	HIZ	_	_	_	_	_
Initial value:	0	0	0	1	1	1	1

R

R

R

R

R

R/W:

R/W

R/W

standby mode, and the port status in standby mode. The SBYCK is initialized to H IF wh

• Bit 7—Standby (SBY): Specifies transition to the standby mode. The SBY bit cannot 1 while the watchdog timer is running (when the timer enable bit (TME) of the WDT control/status register (TCSR) is set to 1). To enter the standby mode, always halt the 0 clearing the TME bit, then set the SBY bit.

Bit 7: SBY	Description
0	Executing SLEEP instruction puts the LSI into sleep mode (initial value
1	Executing SLEEP instruction puts the LSI into standby mode

Bit 6—Port High Impedance (HIZ): In the standby mode, this bit selects whether to se

port pin to high impedance or hold the pin status. The HIZ bit cannot be set to 1 when bit of the WDT timer control/status register (TCSR) is set to 1. When making the I/O status high impedance, always clear the TME bit to 0 before setting the HIZ bit.

Bit 6: HIZ Description

DIT 0: HIZ	Description
0	Holds pin status while in standby mode (initial value)
1	Keeps pin at high impedance while in standby mode

• Bits 5–0—Reserved: Bit 5 always reads as 0. Always write 0 to bit 5. Bits 4–0 always 1. Always write 1 to these bits.

reset.

exception processing is executed. The sleep mode is not canceled if the interrupt cannot accepted because its priority level is equal to or less than the mask level set in the CPU' register (SR) or if an interrupt by an on-chip peripheral module is disabled at the peripheral module.

Cancellation by an Interrupt: When an interrupt occurs, the sleep mode is canceled an

Cancellation by a DMAC/DTC Address Error: If a DMAC/DTC address error occur mode is canceled and DMAC/DTC address error exception processing is executed.

Cancellation by a Power-On Reset: A power-on reset resulting from setting the \overline{RES} plevel cancels the sleep mode.

Cancellation by a Manual Reset: When the $\overline{\text{MRES}}$ pin is set to low level while the $\overline{\text{RE}}$ high level, a manual reset occurs and the sleep mode is canceled.

24.4 Standby Mode

24.4.1 Transition to Standby Mode

The LSI moves from the program execution state to the standby mode. In the standby m power consumption is greatly reduced by halting not only the CPU, but the clock and or peripheral modules as well. CPU register contents and on-chip RAM data are held as low prescribed voltages are applied. The register contents of some on-chip peripheral modul initialized, but some are not (table 24.3). The I/O port status can be selected as held or himpedance by the port high impedance bit (HIZ) of the SBYCR. For pin status other that I/O port, refer to Appendix C, Pin States.

To enter the standby mode, set the SBY bit to 1 in SBYCR, then execute the SLEEP ins

controller (DMAC)	registers 0–3 (CHCR0–CHCR3) DMA operation register (DMAOR)		 DMA strategy address DAR design DAR 3) DAR 3) DMA tracegy DMA tracegy DMA tracegy DMA TO DMATO
Multifunction timer pulse unit (MTU)	MTU associated registers	POE associated registers	_
Watchdog timer (WDT)	 Bits 7–5 (OVF, WT/ĪT, TME) of the timer control status register (TCSR) Reset control/status register (RSTCSR) 	 Bits 2–0 (CKS2–CKS0 of the TCSR Timer counter (TCNT) 	•
Serial communication interface (SCI)	 Receive data register (RDR) Transmit data register (TDR) Serial mode register (SMR) Serial control register (SCR) Serial status register (SSR) Bit rate register (BBR) 	_	_
A/D converter (A/D)	All registers	_	
Compare match timer (CMT)	All registers	_	_

Direct memory access controller (DMAC)

• DMA channel control registers 0–3 (CHCR0

DMA so

The standby mode is canceled by an NMI interrupt, a power-on reset, or a manual reset.

Cancellation by an NMI: Clock oscillation starts when a rising edge or falling edge (see the NMI edge select bit (NMIE) of the interrupt control register (ICR) of the INTC) is dependent the NMI signal. This clock is supplied only to the watchdog timer (WDT). A WDT over occurs if the time established by the clock select bits (CKS2–CKS0) in the TCSR of the elapses before transition to the standby mode. The occurrence of this overflow is used to that the clock has stabilized, so the clock is supplied to the entire chip, the standby mode canceled, and NMI exception processing begins.

When canceling standby mode with NMI interrupts, set the CKS2–CKS0 bits so that the overflow period is longer than the oscillation stabilization time.

When canceling standby mode with an NMI pin set for falling edge, be sure that the NM

upon entering standby (when the clock is halted) is high level, and that the NMI pin level returning from standby (when the clock starts after oscillation stabilization) is low level canceling standby mode with an NMI pin set for rising edge, be sure that the NMI pin level entering standby (when the clock is halted) is low level, and that the NMI pin level upon from standby (when the clock starts after oscillation stabilization) is high level.

Cancellation by a Power-On Reset: A power-on reset caused by setting the \overline{RES} pin to cancels the standby mode.




Figure 24.1 Standby Mode NMI Timing (Application Example)

Analog supply voltage	AV_cc	-0.3 to +7.0
Analog reference voltage (QFP-144 only)	AV_{ref}	-0.3 to AV _{cc} + 0.3
Analog input voltage	V_{AN}	-0.3 to AV _{cc} + 0.3
Operating temperature	T _{opr}	-20 to +75*1
Programming temperature (ZTAT version only)	T_{we}	-20 to +75*2
Storage temperature	T _{stg}	-55 to +125
Notes: Operating the LSI in excess of the absolu	ıte maximu	m ratings may result in

1 logiallillable voltage (21711 version only)

Input voltage (other than A/D ports)

Input voltage (A/D ports)

Notes: Operating the LSI in excess of the absolute maximum ratings may result in perm damage.

*1 Normal Products: T_{OPR} = -40 to + 85°C for wide-temperature range products

*2 Normal Products: $T_{we} = -20$ to +85°C for wide-temperature range products.

V PP

 V_{in}

 V_{in}

–0.3 to $V_{\rm CC}$ + 0.3

–0.3 to AV_{CC} + 0.3



	Other input pins		2.2	_	$V_{cc} + 0.3$	٧	_
Input low- level voltage	RES, NMI, MD3- MD0, PA2, PA5, PA6-PA9, PE0- PE15, FWP	V _{IL}	-0.3	_	0.5	V	_
	Other input pins		-0.3	_	0.8	V	_
Schmitt trigger input voltage	PA2, PA5, PA6– PA9, PE0–PE15	VT ⁺ – VT	0.4	_	_	V	$VT^{+} \ge V_{CC} - 0.7$ $VT^{-} \le 0.5 \text{ V (max)}$
Input leak current	RES, NMI, MD3- MD0, PA2, PA5, PA6-PA9, PE0- PE15,FWP	lin	_	_	1.0	μA	$Vin = 0.5 \text{ to } V_{cc}$
	A/D port	-	_	_	1.0	μΑ	Vin = 0.5 to AV
	Other input pins (except EXTAL pin)	-	_	_	1.0	μΑ	$Vin = 0.5 \text{ to } V_{cc}$
	A21-A0, D31- D0, CS3-CS0, RDWR, RAS, CASxx, WRxx, RD, ports A, B, C, D, E	I _{TSI}	_	_	1.0	μА	$Vin = 0.5 \text{ to } V_{cc}$

750

tance	All other input pins		_	— 2	0	pF	
Current consump-	Ordinary operation	I _{cc}		160 2	30	mA	f = 28 MHz
tion	Sleep		_	140 2	:00	mA	f = 28 MHz
	Standby		_	0.01 5	,	μA	Ta ≤ 50°C
			_	— 2	:0	μA	Ta > 50°C
Analog		AI_CC		5 1	0	mA	
supply current		Al _{ref}	_	0.5 1	*2	mA	QFP144 ver

2.0

Notes: 1. When the A/D converter is not used (including during standby), do not release

(SH7041,SH7043,SH7045 only) pins to V_{cc} and the AV_{ss} pin to V_{ss} . 2. The current consumption is measured when V_{iH} min = V_{cc} – 0.5 V, V_{iI} max = 0

AV_{ss}, and AV_{ref} (SH7041,SH7043,SH7045 only) pins. Connect the AV_{cc} and A

The ZTAT and mask versions as well as F-ZTAT and mask versions have th functions, and the electrical characteristics of both are within specification, but

temperature rises. Appropriate measures (such as heat dissipation) to ensure

system reliability and safety should therefore be investigated.

 V_{RAM}

 $Ta = 25^{\circ}C$

versio

рF

V

50

characteristic-related performance values, operating margins, noise margins, emission, etc., are different. Caution is therefore required in carrying out syst when switching between ZTAT and mask versions, and when switching betw ZTAT and mask versions.

4. When the SH7040 chip is used for high-speed operation, the package surface

all output pins unloaded.

capaci-

tance

RAM

standby voltage

NMI

- *1 110pF for A mask

 *2 5 mA in the A mask version, except for F-ZTAT products.
 - - RENESAS

25.3 AC Characteristics

25.3.1 Clock Timing

Table 25.4 Clock Timing (Conditions: V_{CC} = 5.0 V \pm 10%, AV_{CC} = 5.0 V \pm 10%, AV_{CC} = V_{CC} + V_{CC}

Item	Symbol	Min	Max	Unit	Fig
Operating frequency	f _{OP}	4	28.7	MHz	25.
Clock cycle time	t _{cyc}	34.8	250	ns	
Clock low-level pulse width	t _{CL}	10		ns	
Clock high-level pulse width	t _{CH}	10		ns	
Clock rise time	t _{CR}	_	5	ns	
Clock fall time	t _{CF}	_	5	ns	_
EXTAL clock input frequency	f _{EX}	4	10	MHz	25
EXTAL clock input cycle time	t _{EXcyc}	100	250	ns	
EXTAL clock low-level input pulse width	t _{EXL}	40	_	ns	
EXTAL clock high-level input pulse width	t _{EXH}	40	_	ns	
EXTAL clock input rise time	t _{EXR}	_	5	ns	
EXTAL clock input fall time	t _{EXF}	_	5	ns	
Reset oscillation settling time	t _{osc1}	10	_	ms	25.
Standby return clock settling time	t _{OSC2}	10	_	ms	

752




Figure 25.2 EXTAL Clock Input Timing




Figure 25.3 Oscillation Settling Time

IRQ7-IRQ0 setup time (edge detection)	t _{IRQES}	35		ns	
IRQ7-IRQ0 setup time (level detection)	t _{IRQLS}	35		ns	
NMI hold time	t _{NMIH}	35	_	ns	
IRQ7-IRQ0 hold time	t _{IRQEH}	35		ns	
IRQOUT output delay time	t _{IRQOD}	_	35	ns	
Bus request setup time	t _{BRQS}	35	_	ns	
Bus acknowledge delay time 1	t _{BACKD1}		35	ns	
Bus acknowledge delay time 2	t _{BACKD2}		35	ns	
Bus three-state delay time	t	_	35	ns	

 t_{NMIS}

35

ns

Note: * The RES, MRES, NMI, BREQ, and IRQ7–IRQ0 signals are asynchronous inputs when thesetup times shown here are provided, the signals are considered to have produced changes at clock rise (for RES, MRES, BREQ) or clock fall (for NMI ar IRQ0). If the setup times are not provided, recognition is delayed until the next cloor fall.

NMI setup time*



Figure 25.4 Reset Input Timing




Figure 25.5 Interrupt Signal Input Timing




Figure 25.7 Bus Right Release Timing

756

Read strobe delay time 2	t_{RSD2}	2	18	ns	- 25.19
Read data setup time	t _{RDS} *4	15	_	ns	25.19
Read data hold time	t _{RDH}	0	_	ns	-
Write strobe delay time 1	t _{WSD1}	2*3	18	ns	_
Write strobe delay time 2	t _{WSD2}	2*3	18	ns	-
Write data delay time	t _{WDD}		35	ns	-
Write data hold time	t _{WDH}	0	10*2	ns	-
WAIT setup time	t _{wrs}	15	_	ns	25.10,
WAIT hold time	t _{wth}	0	_	ns	25.19
RAS delay time 1	t _{RASD1}	2*3	18	ns	25.11–
RAS delay time 2	t _{RASD2}	2*3	18	ns	=
CAS delay time 1	t _{CASD1}	2*3	18	ns	-
CAS delay time 2	t _{CASD2}	2*3	18	ns	-
Read data access time	t _{ACC} *1	$t_{cyc} \times (n+2) - 40$	_	ns	25.8, 2
Access time from read strobe	t _{OE} *1	$t_{cyc} \times (n + 1.5) - 40$	_	ns	-
Access time from column address	t _{AA} *1	$t_{cyc} \times (n+2) - 40$	_	ns	25.11–
Access time from RAS	t _{RAC} *1	$t_{cyc} \times (n + RCD + 2.5) - 40$	_	ns	-
Access time from CAS	t _{CAC} *1	$t_{cyc} \times (n+1) - 40$	_	ns	-
Row address hold time	t _{RAH}	$t_{\text{cyc}} \times (\text{RCD} + 0.5) - 15$	_	ns	-
Row address setup time	t _{ASR} *5	$t_{\text{cyc}} \times 0.5 - 17.5$	_	ns	-
					-

 \mathbf{t}_{DS}

 $\boldsymbol{t}_{\text{DH}}$

ns

ns

Data input setup time

Data input hold time



20

 $t_{cyc} \times (m + 0.5) \overline{-25}$

- 1 3	- KF	cyc (-		
CAS setup time	t _{CSR}	10	_	ns	25.17, 25.
AH delay time 1	t _{AHD1}	2*3	18	ns	25.19
AH delay time 2	t _{AHD2}	2*3	18	ns	_
Multiplex address delay time	t _{MAD}	2*3	18	ns	_
Multiplex address hold time	t _{MAH}	0		ns	_
DACK delay time	t _{DACKD1}	2*3	21	ns	25.8, 25.9, 25.16, 25.

Notes: n is the number of waits. m is 0 when the number of DRAM write cycle waits is 0, otherwise. RCD is the set value of the RCD bit in DCR. TPC is the set value of the in DCR. *1 If the access time is satisfied, $t_{\scriptsize{RDS}}$ need not be satisfied.

- *2 t_{WDH} (max) is a reference value.
- *3 The delay time Min values are reference values (typ).
- *4 t_{RDS} is a reference value.
- *5 When 28.7MHz, tASR=0ns (min)




Figure 25.8 Basic Cycle (No Waits)




Figure 25.9 Basic Cycle (Software Waits)




Figure 25.10 Basic Cycle (2 Software Waits + Wait due to WAIT Signal)




Figure 25.11 DRAM Cycle (Normal Mode, No Waits, TPC = 0, RCD = 0)




Figure 25.12 DRAM Cycle (Normal Mode, 1 Wait, TPC = 0, RCD = 0)




Figure 25.13 DRAM Cycle (Normal Mode, 2 Waits, TPC = 1, RCD = 1)




Figure 25.14 DRAM Cycle (Normal Mode, 3 Waits, TPC = 1, RCD = 1)




Figure 25.15 DRAM Cycle (Normal Mode, 2 Waits + Wait due to WAIT Sig




Figure 25.16 DRAM Cycle (High-Speed Page Mode)




Figure 25.17 CAS Before RAS Refresh (TRAS1 = 0, TRAS0 = 0)

766






Figure 25.19 Address Data Multiplex I/O Space Cycle (1 Software Wait + Extern




Figure 25.20 DREQ0 and DREQ1 Input Timing (1)

- Bridger

Figure 25.21 DREQ0 and DREQ1 Input Timing (2)




Figure 25.22 DRAK Output Delay Time

Timer clock pulse width (both edges specified)	t _{TCKWH/L}	2.5	_	t _{cyc}	
Timer clock pulse width (phase	t _{TCKWH/L}	2.5	_	t _{cyc}	
measurement mode)					




Figure 25.23 MTU I/O Timing




Figure 25.24 MTU Clock Input Timing

770




Figure 25.25 I/O Port I/O Timing

WDTOVF

Figure 25.26 Watchdog Timer Timing

772

Input olook lan timo	*sckt		1.0	сус	
Transmit data delay time (clock sync)	t_{TXD}	_	100	ns	
Receive data setup time (clock sync)	t _{RXS}	100	"	ns	
Receive data hold time (clock sync)	t _{RXH}	100		ns	
			·	•	




Figure 25.27 Input Clock Timing




Figure 25.28 SCI I/O Timing (Clock Sync Mode)



	CKS = 1		40	40	40
A/D conversion time	CKS = 0	t _{CONV}	42.5	42.5	42.5
	CKS = 1	_	82.5	82.5	82.5




Figure 25.29 External Trigger Input Timing




Figure 25.30 Analog Conversion Timing

Input sampling time	$CKS = 0$ t_{SPL}		_	64	_
	CKS = 1		_	32	_
A/D conversion time	CKS = 0	t _{CONV}	259	_	266
	CKS = 1		131		134




Figure 25.31 External Trigger Input Timing





Figure 25.32 Analog Conversion Timing



Note: C_L is set with the following pins, including the total capacitance of the measurement equipment etc:

30 pF: CK, RAS, CASxx, RDWR, CS0–CS3, AH, BREQ, BACK, DACK

DACK1, and IRQOUT
50 pF: A21–A0, D31–D0, RD, WRxx

70 pF: Port output and peripheral module output pins other than the ab

 I_{OL} , I_{OH} : See table 25.3, Permitted Output Current Values.

Figure 25.33 Output Load Circuit

Offset error	_	_	±8	LSB
Full-scale error*	_	_	±8	LSB
Quantization error*	_	_	±0.5	LSB
Absolute error (when CKS = 1)	_	_	±15	LSB
Note: * Reference values				

AVcc=Vcc ± 10%, AVref=4.5V to AVcc, Vss=AVss=0V, Ta=-20 to +75

±8

LSB

impedance Non-linear error*

Table 25.16 A/D Converter Timing (A mask) (Condition: Vcc=5.0 ± 10%, AVcc=5

		28.7 N	ИHz		20 M	Hz
Item	Min	Тур	Max	Min	Тур	Max
Resolution	10	10	10	10	10	10
Conversion time (when CKS=0)	_	_	9.3	_	_	13.4
Analog input capacity	_	_	20	_	_	20
Permission signal source impedance	_		1			1
Non-linearity error*	_		±3	_	_	±3
Offset error*	_	_	±3	_	_	±3
Full scale error*	_	_	±3	_	_	±3
Quantize error*	_	_	±0.5	_	_	±0.5
Absolute error	_		±4	_	_	±4

Note: * Reference value

RENESAS

780

Analog supply voltage	AV _{cc}	-0.3 to +7.0
Analog reference voltage (QFP-144 only)	AV_{ref}	-0.3 to AV _{cc} + 0.3
Analog input voltage	V _{AN}	-0.3 to AV _{cc} + 0.3
Operating temperature	T _{opr}	–20 to +75
Programming temperature (ZTAT version only)	T_{we}	–20 to +75
Storage temperature	T _{stg}	-55 to +125

 V_{in} -0.3 to AV_{CC} + 0.3

Input voltage (A/D ports)

Note: Operating the LSI in excess of the absolute maximum ratings may result in perm damage.

			CC		CC		
Input low- level voltage	RES, NMI, MD3-0, PA2, PA5, PA6-PA9, PA0-PE15, FWF	V _{IL}	-0.3	_	V _{cc} × 0.1	V	
	Other input pins	_	-0.3		$V_{cc} \times 0.2$	V	
Schmitt trigger inpu voltage	PA2, PA5, PA6– at PA9, PE0–PE15	$V_T^+ - V_T^-$	V _{cc} × 0.07		_	V	$\frac{VT^+ \ge V_{cc} \times 0.9}{VT^- \le V_{cc} \times 0.2}$
Input leak current	RES, NMI, MD3- 0, PA2, PA5, PA6-PA9, PE0- PE15,FWP	- I _{in}			1.0	μΑ	V_{in} = 0.5 to V_{cc}
	A/D port	_	_	_	1.0	μΑ	V_{in} = 0.5 to AV ₀
	Other input pins (except EXTAL pin)	_	_		1.0	μΑ	V_{in} = 0.5 to V_{cc}
	e A21-A0, D31- t D0, CS3-CS0, RDWR, RAS, CASxx, WRxx, RD, Ports A, B, C, D, E	I _{TS} I	_	_	1.0	μΑ	V_{in} = 0.5 to V_{cc} .

Other input pins

 $V_{cc} \times 0.7 - V_{cc} + 0.3$

782

mode			. •			
During standby mode	_	_	0.01	5	μА	T _a ≤50°C
		_	_	20	μΑ	50°C < Ta
	Al _{cc}		4	8	mA	f = 16.7MHz
	AI_{ref}	_	0.5	1*3	mA	QFP144 version
	V_{RAM}	2.0	_	_	V	
	During standby	During standby mode AI _{cc} AI _{ref}	During standby mode Al _{cc} Al _{ref}	During standby mode — 0.01 — — — Al _{cc} — 4 Al _{ref} — 0.5	During standby mode — 0.01 5 — — 20 Al _{cc} — 4 8 Al _{ref} — 0.5 1*3	

Notes: 1. Do not release AV_{CC}, AV_{SS} and AV_{ref} (SH7041, SH7043 and SH7045 only) pin

Connect AV_{cc} (SH7041,SH7043,SH7045 only) and AV_{ref} (SH7041, SH7043 a

2. The value for consumed current is with conditions of V_{H} min = V_{CC} - 0.5V and

3. The ZTAT and mask versions have the same functions, and the electrical characteristics of both are within specification, but characteristic-related performance, operating margins, noise margins, noise emission, etc., are different. therefore required in carrying out system design, and when switching between

 I_{cc}

20

130

110

80

70

рF

Ta = 25°C

mA f = 16.7MHz

mA f = 16.7MHz

tance

Current

consumption All other input

During normal

operations

During sleep

pins

and mask versions.

*1 SH7042/43 ZTAT (excluding A mask) are 3.2 V.

*2 110pF for A mask

*3 2 mA in the A mask version of MASK products.

using the A/D converter (including standby).

SH7045 only) pins to V_{cc} and AV_{ss} pin to V_{ss} .

0.5V, with no burden on any of the output pins.

26.3 AC Characteristics

26.3.1 Clock Timing

Table 26.4 Clock Timing (Conditions: $V_{CC}=3.0^*$ to 3.6V, $AV_{CC}=3.0^*$ to 3.6V, $AV_{CC}=3.0^*$ to 3.6V, $AV_{CC}=3.0^*$ to $AV_{CC}=3.0^*$

Item	Symbol	Min	Max	Unit	Fig
Operating frequency	f _{OP}	4	16.7	MHz	26.
Clock cycle time	t _{cyc}	60	250	ns	
Clock low-level pulse width	t _{CL}	10	_	ns	
Clock high-level pulse width	t _{CH}	10	_	ns	
Clock rise time	t _{CR}	_	5	ns	
Clock fall time	t _{CF}	_	5	ns	
EXTAL clock input frequency	f _{EX}	4	10	MHz	26.
EXTAL clock input cycle time	t _{EXcyc}	100	250	ns	
EXTAL clock low-level input pulse width	t _{EXL}	40	_	ns	
EXTAL clock high-level input pulse width	t _{EXH}	40	_	ns	
EXTAL clock input rise time	t _{EXR}	_	5	ns	
EXTAL clock input fall time	t _{EXF}	_	5	ns	
Reset oscillation settling time	t _{osc1}	10	_	ms	26.
Standby return clock settling time	t _{osc2}	10		ms	

Note: * SH7042/43 ZTAT (excluding A mask) are 3.2V.

784




Figure 26.2 EXTAL Clock Input Timing




Figure 26.3 Oscillation Settling Time

NMI setup time (during edge detection)	t _{NMIS}	100	_	ns	
IRQ7-IRQ0 setup time (edge detection)*2	t _{IRQES}	100		ns	
ĪRQ7-ĪRQ0 setup time (level detection)*2	t _{IRQLS}	100		ns	
NMI hold time	t _{NMIH}	50		ns	26
IRQ7–IRQ0 hold time	t _{IRQEH}	50		ns	
IRQOUT output delay time	t _{IRQOD}	_	50	ns	26
Bus request setup time	t _{BRQS}	35		ns	26
Bus acknowledge delay time 1	t _{BACKD1}		35	ns	
Bus acknowledge delay time 2	t _{BACKD2}	_	35	ns	
Bus three state delay time	t _{BZD}	_	35	ns	

Notes: *1 SH7042/43 ZTAT (excluding A mask) are 3.2V.

clock rise or fall.

IRQ7-IRQ0). If the setup times are not provided, recognition is delayed until the

^{*2} The RES, MRES, NMI, BREQ, and IRQ7-IRQ0 signals are asynchronous input when the setup times shown here are provided, the signals are considered to l produced changes at clock rise (for RES, MRES, BREQ) or clock fall (for NMI



Figure 26.4 Reset Input Timing




Figure 26.5 Interrupt Signal Input Timing




Figure 26.7 Bus Right Release Timing

788

Write strobe delay time 1	t _{WSD1}	3*4	35	ns	_
Write strobe delay time 2	t _{WSD2}	3*5	35	ns	
Write data delay time	t_{WDD}	_	45	ns	_
Write data hold time	t_{WDH}	0	25*3	ns	
WAIT setup time	t _{wts}	15	_	ns	26.10,15, 19
WAIT hold time	t _{WTH}	0	_	ns	-
RAS delay time 1	t _{RASD1}	3*4	35	ns	26.11–18
RAS delay time 2	t _{RASD2}	3*4	35	ns	
CAS delay time 1	t _{CASD1}	3*4	35	ns	_
CAS delay time 2	t _{CASD2}	3*4	35	ns	
Read data access time	t _{ACC} *2	$t_{cyc} \times (n+2) - 45$	_	ns	26.8, 9
Access time from read strobe	t_{OE}^{*2}	$t_{cyc} \times (n+1.5) - 40$	_	ns	
Access time from column address	t _{AA} *2	$t_{cyc} \times (n+2) - 45$	_	ns	26.11–16
Access time from RAS	t _{RAC} *2	$t_{cyc} \times (n+RCD+2.5) - 40$	_	ns	-
Access time from CAS	t _{CAC} *2	t _{cyc} × (n+1) - 40		ns	-
Row address hold time	t _{RAH}	$t_{cyc} \times (RCD+0.5) - 15$	_	ns	_
Row address setup time	t _{ASR}	0		ns	_

0

 t_{RDH}

ns

ns

Read data hold time

Data input setup time

Data input hold time

Notes: n is the wait number. m is 1 unless the DRAM write cycle wait number is 0, then r RCD is the set value of the RCD bit of DCR.

 $t_{\rm DS}$

 t_{DH}

*1 SH7042/43 ZTAT (excluding A mask) are 3.2V. *2 If the access time is satisfied, then the $t_{\scriptsize RDS}$ need not be satisfied.

- *3 t_{WDH} (max) is a reference value.
- *4 The delay time min values are reference values (typ).
- *5 t_{RDS} is a reference value.

 $t_{cvc} \times (m+0.5) - 27$

20

AH delay time 1	$t_{\tiny \text{AHD1}}$	3*2	40	ns	26.19
AH delay time 2	t _{AHD2}	3*2	40	ns	
Multiplex address delay time	t _{MAD}	3*2	35	ns	
Multiplex address hold time	t _{MAH}	0	_	ns	
DACK delay time 1	t _{DACKD1}	3*2	45	ns	26.8, 9, 11

10

ns

26.17, 18

Notes: TPC is the set value of the TPC bit in DCR.

CAS setup time

t_{CSR}

^{*1} SH7042/43 ZTAT (excluding A mask) are 3.2V

^{*2} Min values for delay time are reference values (typ)




Figure 26.8 Basic Cycle (No Waits)




Figure 26.9 Basic Cycle (Software Waits)




Figure 26.10 Basic Cycle (2 Software Waits + Wait due to WAIT Signal)




Figure 26.11 DRAM Cycle (Normal Mode, No Wait, TPC = 0, RCD = 0)




Figure 26.12 DRAM Cycle (Normal Mode, 1 Wait, TPC = 0, RCD = 0)




Figure 26.13 DRAM Cycle (Normal Mode, 2 Waits, TPC = 1, RCD = 1)





Figure 26.14 DRAM Cycle (Normal Mode, 3 Waits, TPC = 1, RCD = 1)



 $Figure\ 26.15\ \ DRAM\ Cycle\ (Normal\ Mode,\ 2\ Waits\ +\ Wait\ due\ to\ \overline{WAIT}\ Signature$




Figure 26.16 DRAM Cycle (High-Speed Page Mode)




Figure 26.17 CAS Before RAS Refresh (TRAS1 = 0, TRAS0 = 0)

798




Figure 26.19 Address Data Multiplex I/O Space Cycle (1 Software Wait + Extern




Figure 26.20 DREQ0 and DREQ1 Input Timing (1)

800




Figure 26.21 $\overline{DREQ0}$ and $\overline{DREQ1}$ Input Timing (2)

CK t_{DRAKD} t_{DRAKD}

Figure 26.22 DRAK Output Delay Time

Timer clock pulse width (both edges specified)	t _{TCKWH/L}	2.5	_	t _{cyc}
Timer clock pulse width (phase measurement mode)	t _{TCKWH/L}	2.5		t _{cyc}

Note: * SH7042/43 ZTAT (excluding A mask) are 3.2V.




Figure 26.23 MTU I/O Timing




Figure 26.24 MTU Clock Input Timing

802






Figure 26.25 I/O Port I/O Timing




Figure 26.26 Watchdog Timer Timing

804

Input olook lan timo	*sckf		1.0	*cyc	
Transmit data delay time (clock sync)	t _{TXD}	_	100	ns	2
Receive data setup time (clock sync)	t _{RXS}	100		ns	
Receive data hold time (clock sync)	t _{RXH}	100		ns	

Note: * SH7042/43 ZTAT (excluding A mask) are 3.2V.




Figure 26.27 Input Clock Timing




Figure 26.28 SCI I/O Timing (Clock Sync Mode)



mpacoamping timo	0110 = 0	SPL				
	CKS = 1		40	40	40	_
A/D conversion time	CKS = 0	t _{CONV}	42.5	42.5	42.5	_
	CKS = 1		82.5	82.5	82.5	_

Note: * SH7042/43 ZTAT (excluding A mask) are 3.2V.




Figure 26.29 External Trigger Input Timing




Figure 26.30 Analog Conversion Timing

mpar camping time	0.10 = 0	SPL		٠.		
	CKS = 1		_	32		_
A/D conversion time	CKS = 0	t _{CONV}	259	_	266	_
	CKS = 1	_	131	_	134	_

Note: * SH7042/43 ZTAT (excluding A mask) are 3.2V.




Figure 26.31 External Trigger Input Timing





Figure 26.32 Analog Conversion Timing



Note: C_L is set with the following pins, including the total capacitance of the measurement equipment etc:

30 pF: CK, RAS, CASxx, RDWR, CS0-CS3, AH, BREQ, BACK, DACK

DACK1, and IRQOUT
50 pF: A21–A0, D31–D0, RD, WRxx

70 pF: Port output and peripheral module output pins other than the ab

 I_{OL} , I_{OH} : See table 26.3, Permitted Output Current Values.

Figure 26.33 Output Load Circuit

Quantize error*2	_	_	± 0.5	LSB
Absolute error		_	± 31	LSB
Notes: *1 SH7042/43 ZTAT (excluding A mask) are 3.2V.		
*2 Reference values				
Table 26.16 A/D Converter = 3.0*1 to 3.6V, -20 to +75°C)	Characteristics (A $V_{CC} = V_{CC} \pm 10^{\circ}$			

 $\pm\,15$

± 15

± 15

16.7MHz

max

10

16.0

20 1

±4 ±4

±4

±6

±0.5

typ

10

min

10

LSB

LSB

LSB

Un

bit

μs

рF

kΩ LSI

LSI

LSI

LSI

Analog input capacity	_
Permission signal source impedance	_
Non-linearity error*2	_
Offset error*2	_
Full scale error*2	_
Quantize error*2	_

Notes: *1 SH7042/43 ZTAT (excluding A mask) are 3.2V.

*2 Reference values

Absolute error

Conversion time (when CKS = 0)

Non-linearity error*2

Offset error*2

Item

Resolution

Full scale error*2

ororioo valae

_	DTDAR								
_	DTIAR						,	,	
_	DTCRA								
_	DTCRB								
									•
H'FFFF81A0	SMR0	C/Ā	CHR	PE	O/E	STOP	MP	CKS1	CKS
H'FFFF81A1	BRR0								
HFFFF81A2	SCR0	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE
H'FFFF81A3	TDR0					•			
H'FFFF81A4	SSR0	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPE
H'FFFF81A5	RDR0								
H'FFFF81A6	_	_	_	_	_	_	_	_	_
^									

H'FFFF81AF

H'FFFF8203	TMDR4	_	_	BFB	BFA	MD3
H'FFFF8204	TIOR3H	IOB3	IOB2	IOB1	IOB0	IOA3
H'FFFF8205	TIOR3L	IOD3	IOD2	IOD1	IOD0	IOC3
H'FFFF8206	TIOR4H	IOB3	IOB2	IOB1	IOB0	IOA3
H'FFFF8207	TIOR4L	IOD3	IOD2	IOD1	IOD0	IOC3
H'FFFF8208	TIER3	TTGE	_	_	TCIEV	TGIED
H'FFFF8209	TIER4	TTGE	_	_	TCIEV	TGIED
H'FFFF820A	TOER	_	_	OE4D	OE4C	OE3D
H'FFFF820B	TOCR	_	PSYE	_	_	_
H'FFFF820C	_	_	_	_	_	_
H'FFFF820D	TGCR	_	BDC	N	Р	FB
H'FFFF820E	_	_	_	_	_	_
H'FFFF820F	_	_	_	_	_	_
H'FFFF8210	TCNT3					
H'FFFF8211						
H'FFFF8212	TCNT4					
H'FFFF8213						
H'FFFF8214	TCDR					
H'FFFF8215						
H'FFFF8216	TDDR					
H'FFFF8217						

CCLR2

CCLR2

CCLR1

CCLR1

CCLR0

CCLR0

BFB

CKEG1

CKEG1

BFA

CKEG0

CKEG0

MD3

TPSC2

TPSC2

MD2

MD2

IOA2

IOC2

IOA2

IOC2

TGIEC

TGIEC

OE4B

_

WF

TPSC1

TPSC1

MD1

MD1

IOA1

IOC1

IOA1

IOC1

TGIEB

TGIEB

OE4A

OLSN

VF

TPSC0

TPSC0

MD0

MD0

IOA0

IOC0

IOA0

IOC0

TGIEA

TGIEA

OE3B

OLSP

UF

H'FFFF8218 TGR3A

H'FFFF8219

H'FFFF8200 TCR3

H'FFFF8201 TCR4

H'FFFF8202 TMDR3

	_					
H'FFFF8227						
H'FFFF8228	TGR4C		.,			
H'FFFF8229						
H'FFFF822A	TGR4D					
H'FFFF822B						
H'FFFF822C	TSR3	TCFD	_	_	TCFV	TGFD
H'FFFF822D	TSR4	TCFD	_	_	TCFV	TGFD
H'FFFF822E	_	_	_	_	_	_
H'FFFF822F	_	_	_	_	_	_
H'FFFF8230 to H'FFFF823F	_	_	_	_	_	_
H'FFFF8240	TSTR	CST4	CST3	<u> </u>	<u> </u>	_
H'FFFF8241	TSYR	SYNC4	SYNC3	_	_	_
H'FFFF8242 to H'FFFF825F	_	_	_	_	_	_
H'FFFF8260	TCR0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG
H'FFFF8261	TMDR0	_	_	BFB	BFA	MD3
H'FFFF8262	TIOR0H	IOB3	IOB2	IOB1	IOB0	IOA3
H'FFFF8263	TIOR0L	IOD3	IOD2	IOD1	IOD0	IOC3
H'FFFF8264	TIER0	TTGE	_	_	TCIEV	TGIED
H'FFFF8265	TSR0	_	_	_	TCFV	TGFD
H'FFFF8266	TCNT0					
H'FFFF8267						

H'FFFF8223 H'FFFF8224 TGR3C

H'FFFF8226 TGR3D

RENESAS

TGFC

TGFC

CST2

SYNC2

TPSC2

MD2

IOA2

IOC2

TGIEC

TGFC

TGFB

TGFB

CST1

SYNC1

TPSC1

MD1

IOA1

IOC1

TGIEB

TGFB

TGFA

CST0

SYNC

TPSC

MD0

IOA0

TGIE

TGFA

H'FFFF827F									
H'FFFF8280	TCR1	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
H'FFFF8281	TMDR1	_	_	_	_	MD3	MD2	MD1	MD0
H'FFFF8282	TIOR1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
H'FFFF8283	_	_	_	_	_	_	_	_	_
H'FFFF8284	TIER1	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA
H'FFFF8285	TSR1	TCFD	_	TCFU	TCFV			TGFB	TGFA
H'FFFF8286	TCNT1								
H'FFFF8287									
H'FFFF8288	TGR1A								
H'FFFF8289		14	1)		12	12	10		
H'FFFF828A	TGR1B				-11	-11			
H'FFFF828B									.,
H'FFFF828C	_	_	_	_	_	_	_	_	_
to H'FFFF829F									
H'FFFF82A0	TCR2	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
H'FFFF82A1	TMDR2	_	_	_	_	MD3	MD2	MD1	MD0
H'FFFF82A2	TIOR2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
H'FFFF82A3	_	_	_	_	_	_	_	_	_
H'FFFF82A4	TIER2	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA
H'FFFF82A5	TSR2	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA
H'FFFF82A6	TCNT2								
H'FFFF82A7									
H'FFFF82A8	TGR2A								

H'FFFF82A9
H'FFFF82AA TGR2B
H'FFFF82AB

H'FFFF8353								
H'FFFF8354	IPRG							
H'FFFF8355	_							
H'FFFF8356	IPRH							
H'FFFF8357	-							
H'FFFF8358	ICR	NMIL	_	_	_	_	_	_
H'FFFF8359	-	IRQ0S	IRQ1S	IRQ2S	IRQ3S	IRQ4S	IRQ5S	IRQ6S
H'FFFF835A	ISR	_	_	_	_	_	_	_
H'FFFF835B	-	IRQ0F	IRQ1F	IRQ2F	IRQ3F	IRQ4F	IRQ5F	IRQ6F
H'FFFF835C to H'FFFF837F	_	_	_	_	_	_	_	_
H'FFFF8380	PADRH	_	_	_	_	_	_	_
H'FFFF8381	_	PA23DR	PA22DR	PA21DR	PA20DR	PA19DR	PA18DR	PA17DR
H'FFFF8382	PADRL	PA15DR	PA14DR	PA13DR	PA12DR	PA11DR	PA10DR	PA9DR
H'FFFF8383	-	PA7DR	PA6DR	PA5DR	PA4DR	PA3DR	PA2DR	PA1DR
H'FFFF8384	PAIORH	_	_	_	_	_	_	_
H'FFFF8385		PA23IOR	PA22IOR	PA21IOR	PA20IOR	PA19IOR	PA18IOR	PA17IOR
H'FFFF8386	PAIORL	PA15IOR	PA14IOR	PA13IOR	PA12IOR	PA11IOR	PA10IOR	PA9IOR
H'FFFF8387		PA7IOR	PA6IOR	PA5IOR	PA4IOR	PA3IOR	PA2IOR	PA1IOR

PA19MD1 PA19MD0 PA18MD1 PA18MD0 —

H'FFFF8388 PACRH — PA23MD — PA22MD —

NMIE IRQ7

IRQ7

PA16 PA8D PA0D

PA16 PA8I0

PA20

PA16

PA21MD —

PA17MD —

H'FFFF834F
H'FFFF8350
H'FFFF8351
H'FFFF8352
IPRF

H'FFFF8389

H'FFFF8396	PCIOR	PC15IOR	PC14IOR	PC13IOR	PC12IOR	PC11IOR	PC10IOR	PC9IOR	PC8IO
H'FFFF8397	_	PC7IOR	PC6IOR	PC5IOR	PC4IOR	PC3IOR	PC2IOR	PC1IOR	PC0IO
H'FFFF8398	PBCR1		_	_	_	_	_	_	_
H'FFFF8399	-	_	_	_	_	PB9MD1	PB9MD0	PB8MD1	PB8MD
H'FFFF839A	PBCR2	PB7MD1	PB7MD0	PB6MD1	PB6MD0	PB5MD1	PB5MD0	PB4MD1	PB4MD
H'FFFF839B		PB3MD1	PB3MD0	PB2MD1	PB2MD0	_	PB1MD	_	PB0MD
H'FFFF839C	PCCR	PC15MD	PC14MD	PC13MD	PC12MD	PC11MD	PC10MD	PC9MD	PC8ME
H'FFFF839D		PC7MD	PC6MD	PC5MD	PC4MD	PC3MD	PC2MD	PC1MD	PC0ME
H'FFFF839E	_			_	_	_	_	_	
H'FFFF839F	_	_	_	_	_	_	_	_	_
H'FFFF83A0	PDDRH	PD31DR	PD30DR	PD29DR	PD28DR	PD27DR	PD26DR	PD25DR	PD24D
H'FFFF83A1		PD23DR	PD22DR	PD21DR	PD20DR	PD19DR	PD18DR	PD17DR	PD16D
H'FFFF83A2	PDDRL	PD15DR	PD14DR	PD13DR	PD12DR	PD11DR	PD10DR	PD9DR	PD8DF
H'FFFF83A3		PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DF
H'FFFF83A4	PDIORH	PD31IOR	PD30IOR	PD29IOR	PD28IOR	PD27IOR	PD26IOR	PD25IOR	PD24I0
H'FFFF83A5		PD23IOR	PD22IOR	PD21IOR	PD20IOR	PD19IOR	PD18IOR	PD17IOR	PD16IC
H'FFFF83A6	PDIORL	PD15IOR	PD14IOR	PD13IOR	PD12IOR	PD11IOR	PD10IOR	PD9IOR	PD8IOI
H'FFFF83A7		PD7IOR	PD6IOR	PD5IOR	PD4IOR	PD3IOR	PD2IOR	PD1IOR	PD0IO
H'FFFF83A8	PDCRH1	PD31MD1	PD31MD0	PD30MD1	PD30MD0	PD29MD1	PD29MD0	PD28MD1	PD28N
H'FFFF83A9		PD27MD1	PD27MD0	PD26MD1	PD26MD0	PD25MD1	PD25MD0	PD24MD1	PD24N
H'FFFF83AA	PDCRH2	PD23MD1	PD23MD0	PD22MD1	PD22MD0	PD21MD1	PD21MD0	PD20MD1	PD20N
H'FFFF83AB		PD19MD1	PD19MD0	PD18MD1	PD18MD0	PD17MD1	PD17MD0	PD16MD1	PD16N

TFFFF6392 PUDK

H'FFFF8394 PBIOR

H'FFFF8393

H'FFFF8395

POIDUR POIAUR POIDUR POIDUR POIDUR POSUR

PC4DR

PC3DR PC2DR

PB3IOR PB2IOR

PC7DR PC6DR PC5DR

PB7IOR PB6IOR PB5IOR PB4IOR

PUODR

PC0DR

PB8IOF

PB0IOF

PC1DR

PB9IOR

PB1IOR

818

H'FFFF83B7	_	_	_	_	_	_	_	_	_
H'FFFF83B8	PECR1	PE15MD1	PE15MD0	PE14MD1	PE14MD0	PE13MD1	PE13MD0	_	PE12
H'FFFF83B9	•	_	PE11MD	_	PE10MD	_	PE9MD	_	PE8N
H'FFFF83BA	PECR2	_	PE7MD	_	PE6MD	_	PE5MD	_	PE4N
H'FFFF83BB		PE3MD1	PE3MD0	PE2MD1	PE2MD0	PE1MD1	PE1MD0	PE0MD1	PE0N
H'FFFF83BC to H'FFFF83BF	_	_	_	_	_	_	_	_	_
H'FFFF83C0	ICSR	POE3F	POE2F	POE1F	POE0F	_	_	_	PIE
H'FFFF83C1		POE3M1	POE3M0	POE2M1	POE2M0	POE1M1	POE1M0	POE0M1	POE
H'FFFF83C2	OCSR	OSF	_	_	_	_	_	OCE	OIE
H'FFFF83C3		_	_	_	_	_	_	_	_
H'FFFF83C4 to H'FFFF83C7	_			_	_	_	_	_	_
H'FFFF83C8	IFCR	_	_	_	_	_	_	_	_

PE7IOR PE6IOR PE5IOR PE4IOR

PEISION PEIAION PEISION PEIZION PEIIION PEIUION PEBION

PE3IOR

PEOIL

PE0I0

IRQM

STR₀

CKS

PE2IOR PE1IOR

IRQMD3 IRQMD2 IRQMD1

STR1

CKS1

TETEROSD4 PEIOR

H'FFFF83B5

H'FFFF83C9

H'FFFF83D1

H'FFFF83D3

H'FFFF83D5

H'FFFF83CA — to H'FFFF83CF

H'FFFF83D0 CMSTR

H'FFFF83D4 CMCNT0

H'FFFF83D2 CMCSR0 —

CMF

CMIE

H'FFFF83B6 —

H'FFFF83E2 to H'FFFF83EF	_	_	_	_	_	_
H'FFFF83F0	ADDRA					
H'FFFF83F1		AD7	AD6	AD5	AD4	AD3
H'FFFF83F2	ADDRB	_	_	_	_	_
H'FFFF83F3		AD7	AD6	AD5	AD4	AD3
H'FFFF83F4	ADDRC	_	_	_	_	_
H'FFFF83F5		AD7	AD6	AD5	AD4	AD3
H'FFFF83F6	ADDRD	_	_	_	_	_
H'FFFF83F7		AD7	AD6	AD5	AD4	AD3
H'FFFF83F8	ADDRE		_	_	_	_
H'FFFF83F9		AD7	AD6	AD5	AD4	AD3
H'FFFF83FA	ADDRF	_				
H'FFFF83FB		AD7	AD6	AD5	AD4	AD3
H'FFFF83FC	ADDRG	_	_	_	_	_
H'FFFF83FD	_	AD7	AD6	AD5	AD4	AD3
H'FFFF83FE	ADDRH	_	_	_	_	_
H'FFFF83FF	-	AD7	AD6	AD5	AD4	AD3
H'FFFF8400	ADDRA0	AD9	AD8	AD7	AD6	AD5
H'FFFF8401	-	AD1	AD0	_	_	_
H'FFFF8402	ADDRB0	AD9	AD8	AD7	AD6	AD5
H'FFFF8403		AD1	AD0		_	
H'FFFF8404	ADDRC0	AD9	AD8	AD7	AD6	AD5
H'FFFF8405		AD1	AD0	_	_	_
820						

ADF

ADIE

PWR

ADST

TRGS1

CKS

TRGS0

GRP

SCAN

CH2

AD2

_

AD2

_

AD2

AD2

AD2

AD2

AD2

AD2

AD4

AD4

AD4

DSMP

CH1

AD9

AD1

AD9

AD1

AD9

AD1 AD9

AD1

AD9

AD1

AD9

AD1

AD9

AD1

AD9

AD1

AD3

AD3

AD3

BUFE1

CH0

AD8

AD0

AD8

AD0

AD8 AD0

AD8

AD0

AD8

AD0

AD8

AD0

AD8

AD0

AD8

AD0

AD2

AD2

AD2

BUFE0

RENESAS

H'FFFF83DF —
H'FFFF83E0 ADCSR

H'FFFF83E1 ADCR

H'FFFF8581	FLMCR2	FLER	_	ESU2	PSU2	EV2
H'FFFF8582	EBR1	_	_	_	_	EB3
H'FFFF8583	EBR2	EB11	EB10	EB9	EB8	EB7
H'FFFF8584 to H'FFFF859F	_	_	_	_	_	=
H'FFFF8600	UBARH	UBA31	UBA30	UBA29	UBA28	UBA27
H'FFFF8601		UBA23	UBA22	UBA21	UBA20	UBA19
H'FFFF8602	UBARL	UBA15	UBA14	UBA13	UBA12	UBA11
H'FFFF8603	_	UBA7	UBA6	UBA5	UBA4	UBA3
H'FFFF8604	UBAMRH	UBM31	UBM30	UBM29	UBM28	UBM27
H'FFFF8605	_	UBM23	UBM22	UBM21	UBM20	UBM19
H'FFFF8606	UBAMRL	UBM15	UBM14	UBM13	UBM12	UBM11
H'FFFF8607	_	UBM7	UBM6	UBM5	UBM4	UBM3
H'FFFF8608	UBBR	_	_	_	_	_
H'FFFF8609		CP1	CP0	ID1	ID0	RW1
H'FFFF860A to H'FFFF860F	_	_	_	_	_	_
H'FFFF8610	TCSR	OVF	WT/IT	TME	_	_

ADO

AD0

ADIE

ADIE

SWE

AD1

AD1

ADST

ADST

ESU1

ADO

SCAN

SCAN

PSU1

ADS

CKS

CKS

EV1

AD4

CH2

CH2

PV1

PV2

EB2

EB6

UBA26

UBA18

UBA10

UBA2

UBM26

UBM18

UBM10

UBM2

RW0

CKS2

ADS

CH1

CH1

E1

E2

EB1

EB5

UBA25

UBA17

UBA9

UBA1

UBM25

UBM17

UBM9

UBM1

SZ1

CKS1

ADZ

CH0

CH0

P1

P2

EB0

EB4

UBA2

UBA1

UBA8

UBA0

UBM2

UBM²

UBM(

SZ0

CKS

HIFFF64UE ADDRDI ADS

H'FFFF8410 ADCSR0 ADF

H'FFFF8411 ADCSR1 ADF

H'FFFF8412 AADCR0 TRGE H'FFFF8413 AADCR1 TRGE

H'FFFF8580 FLMCR1 FWE

H'FFFF840F

H'FFFF8414 to H'FFFF857F



	_								
H'FFFF8621		A3LG	A2LG	A1LG	A0LG	A3SZ	A2SZ	A1SZ	A0SZ
H'FFFF8622	BCR2	IW31	IW30	IW21	IW20	IW11	IW10	IW01	IW00
H'FFFF8623		CW3	CW2	CW1	CW0	SW3	SW2	SW1	SW0
H'FFFF8624	WCR1	W33	W32	W31	W30	W23	W22	W21	W20
H'FFFF8625	-	W13	W12	W11	W10	W03	W02	W01	W00
H'FFFF8626	WCR2		_	_	_	_	_	_	_
H'FFFF8627				DDW1	DDW0	DSW3	DSW2	DSW1	DSW0
H'FFFF8628	RAMER	_	_	_	_	_	_	_	_
H'FFFF8629	-	_	_	_	_	_	RAMS	RAM1	RAM0
H'FFFF862A	DCR	TPC	RCD	TRAS1	TRAS0	DWW1	DWW0	DWR1	DWR0
H'FFFF862B	-	DIW	_	BE	RASD	SZ1	SZ0	AMX1	AMX0
H'FFFF862C	RTCSR	_	_	_	_	_	_	_	_
H'FFFF862D	-	_	CMF	CMIE	CKS2	CKS1	CKS0	RFSH	RMD
H'FFFF862E	RTCNT	_	_	_	_	_	_	_	_

MTURWE -

IOE

H'FFFF8631

Notes: *1 Write address.

H'FFFF8630 RTCOR

H'FFFF862F

H'FFFF8620 BCR1

RENESAS

*2 Read address. For details, see section 13.2.4, Register Access, in section 13, Watchdog Timer (WDT).

H'FFFF86C2									
H'FFFF86C3	-								
H'FFFF86C4	DAR0								
H'FFFF86C5	-								
H'FFFF86C6									
H'FFFF86C7	_								
H'FFFF86C8	DMATCR0	_	_				_	_	
H'FFFF86C9	_								
H'FFFF86CA									
H'FFFF86CB									
H'FFFF86CC	CHCR0	_	_	_	_	_	_	_	_
H'FFFF86CD	_				DI	RO	RL	AM	AL
H'FFFF86CE	_	DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
H'FFFF86CF		_	DS	TM	TS1	TS0	IE	TE	DE
H'FFFF86D0	SAR1								
H'FFFF86D1	_								
H'FFFF86D2	_								
H'FFFF86D3									
H'FFFF86D4	DAR1								
H'FFFF86D5									
H'FFFF86D6	_								
H'FFFF86D7									
H'FFFF86D8	DMATCR1								
H'FFFF86D9									

H'FFFF86DA H'FFFF86DB

1111110000									
H'FFFF86E6	-								**
H'FFFF86E7	-								
H'FFFF86E8	DMATCR2	_	_	_	_	_	_	_	
H'FFFF86E9	-								
H'FFFF86EA									
H'FFFF86EB									
H'FFFF86EC	CHCR2	_	_	_	_	_	_	_	_
H'FFFF86ED	_	_	_	_	DI	RO	RL	AM	AL
H'FFFF86EE	_	DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
H'FFFF86EF		_	DS	TM	TS1	TS0	IE	TE	DE
H'FFFF86F0	SAR3								
H'FFFF86F1	_								
H'FFFF86F2	_								
H'FFFF86F3									
H'FFFF86F4	DAR3								
H'FFFF86F5	_								
H'FFFF86F6	_								
H'FFFF86F7									
H'FFFF86F8	DMATCR3	_	_	_	_	_	_	_	_
H'FFFF86F9	_								
H'FFFF86FA	_								
H'FFFF86FB									
H'FFFF86FC	CHCR3		_	_	_	_	_	_	
			-				-		

DM1

DM0

DS

SM1

TM

H'FFFF86E5

H'FFFF86FD

H'FFFF86FE

H'FFFF86FF

824

DI

SM0

TS1

RO

RS3

TS0

RL

RS2

ΙE

AM

RS1

ΤE

AL

RS0

DE

	ПГГГГ0/00	אפוט								
	H'FFFF8709									
	H'FFFF870A to H'FFFF873F	_	_	_	_	_	_	_	_	_
	H'FFFF8740	CCR	_	_	_	_	_	_	_	_
	H'FFFF8741		_	_	_	CEDRAM	CECS3	CECS2	CECS1	CECS
	H'FFFF8742 to H'FFFF87FF	_	_	_	_	_	_	_	_	_




Figure B.1 PAn/RXDm Block Diagram





Figure B.2 PAn/SCKm/DREQm/IRQm Block Diagram



 $Figure~B.3~PA6/TCLKA/\overline{CS2}, PA7/TCLKB/\overline{CS3}~(ZTAT, Mask)~Block~Diagram of the control of the$




Figure B.4 PA7/TCLKB/CS3 Block Diagram (F-ZTAT Version)




Figure B.5 PAn/TCLKm/IRQx Block Diagram (ZTAT, Mask)




Figure B.6 PAn/TCLKm/IRQx Block Diagram (F-ZTAT Version)




Figure B.7 PAn/TXDm Block Diagram




Figure B.8 PA15/CK Block Diagram




Figure B.9 PA18/DRAK0/BREQ Block Diagram




Figure B.10 PA19/DRAQ1/BACK Block Diagram




Figure B.11 PAn/XXX Block Diagram





Figure B.12 PAn/XXXX Block Diagram



 $Figure~B.13~PA17/\overline{WAIT}~Block~Diagram$




Figure B.14 PB0/A16 Block Diagram




Figure B.15 PB0/A16 Block Diagram (F-ZTAT Version)




Figure B.16 PB1/A17 Block Diagram




Figure B.17 PB6/IRQ4/A18/BACK Block Diagram




Figure B.18 PBn/IRQm/POEm/CASx Block Diagram




Figure B.19 PB4/IRQ2/POE2/CASH,PB3/IRQ1/POE1/CASL Block Diagram (F-ZTAT Version)




Figure B.20 PBn/IRQm/XXX/YYY Block Diagram




Figure B.21 PBn/IRQm/XXXX/YYYY Block Diagram




Figure B.22 PCn/An Block Diagram




Figure B.23 PCn/An Block Diagram (F-ZTAT Version)




Figure B.24 PDn/Dn Block Diagram




Figure B.25 PDn/Dn Block Diagram (F-ZTAT Version)




Figure B.26 PDn/Dn/ \overline{IRQm} Block Diagram (n = 16–23)




Figure B.27 PDn/Dn/\overline{DREQm} Block Diagram (n = 24, 25)




Figure B.28 $PDn/Dn/\overline{DACKm}$ Block Diagram (n = 26, 27)




Figure B.29 $PDn/Dn/\overline{CSm}$ Block Diagram (n = 28, 29)




Figure B.30 PDn/Dn/ \overline{IRQOUT} Block Diagram (n = 30)




Figure B.31 PD31/D31/ADTRG Block Diagram




Figure B.32 PDn/Dn Block Diagram




Figure B.33 PE13/TIOC4B/MRES Block Diagram




Figure B.34 PE14/TIOC4C/DACK0/AH Block Diagram




Figure B.35 PEn/TIOC4D/DACK1/IRQOUT Block Diagram




Figure B.36 PEn/TIOCXX Block Diagram




Figure B.37 PEn/TIOCXX/DRAKm Block Diagram




Figure B.38 PEn/TIOCXX/DREQm Block Diagram




Figure B.39 PFn/ANn Block Diagram

Data bus	D0-D31	Z*4	I/O	Z	I/O
Bus	WAIT	Z*4	I	Z	I
control	RD/WR, RAS	Z*4	0	0	0
	CASH, CASL, CASLH, CASLL	Z*4	0	0	0
	RD	Н	0	Z	0
	CS0, CS1	Н	0	Z	0
	CS2, CS3	Z*4	0	Z	0
	WRHH, WRHL, WRH, WRH, WRL	Н	0	Z	0
	ĀH	Z*4	0	Z	0
DMAC	DACK0, DACK1 (PD26, PD27)	Z*4	0	O*1	0

 Z^{*4}

 Z^{*4}

Z*4

0

О

I

 Z^{*4}

 Z^{*4}

Z*4

 Z^{*4}

Z*4

O*2

I

ı

0

I

ı

0

О

0

Ζ

Ζ

I

Z

Ζ

Ζ

H*1

ı

0

ı

ı

Н

Н

0

I

L

ī

ı

0

О

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

0

О

О

I

О

0

I

ı

L

I

Ζ

H*1

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

O*1

Ζ

O*1

 $\overline{\mathsf{BREQ}}$

BACK

IRQ0-IRQ7

IRQOUT (PD30)

IRQOUT (PE15)

DACK0, DACK1

DRAK0, DRAK1

DREQ0, DREQ1

(PE14, PE15)

Interrupt NMI

Address A0-A21

bus

Ζ

O*1

Ζ

	PB0-PB9						
	PC0-PC15	_					
	PD0-PD31	_					
	PE0-PE8,PE10	_					
	PE9,PE11-PE15	Z*4	I/O	Z	K	I/O	Z
	PF0-PF17	Z	I	Z	Ī	Ī	Z
Notes: 1	 There are instance occur simultaneous cases, standby m The initial pin state details. 	ously due node res	e to the timi sults, but the	ing betwe e standby	een BRE y state m	Q and interrnay be differ	nal operation ent.

high impedance.

goes to low level.

POE0-POE3

SCK0-SCK1

TXD0-TCD1

RXD0-RXD1

ADTRG

AN0-AN7

PA0-PA23

Port

A/D

866

converter

I/O Port

control SCI

7*4

 Z^{*4}

Z*4

 Z^{*4}

Z*4

Ζ

 Z^{*4}

ı

I/O

0

I

Ī

Ī

I/O

Ζ

Ζ

Ζ

Ζ

Ζ

 K^{*1}

0*1

them, are unstable during the \overline{RES} setup time (t_{RESS}) immediately after the \overline{RE}

*4 General use I/O ports PAn, PBn, PCn, PDn, and PEn, as well as pins multiple:

2. I: Input, O: Output, H: High-level output, L: Low-level output, Z: High impedance

*1 If the standby control register port high-impedance bits are set to 1, output ping

K: Input pin with high impedance, output pin mode maintained.

RENESAS

*2 A21-A18 will become input ports after power-on reset. *3 Input in the SH7044/SH7045 F-ZTAT version.

I/O

Ī

I/O

O

I

Ī

I

ı

I/O

0

ı

ı

Τ

Κ

 K^{*1}

Ζ

Ζ

Ζ

Ζ

Ζ

O*1

Address bus	A0-A21	O*2	0	Z	0
Data bus	D0-D31	Z*4	I/O	Z	I/O
Bus	WAIT	Z*4	I	Z	I
control	RDWR, RAS	Z*4	0	0	0
	CASH, CASL	Z*4	0	0	0
	RD	Н	0	Z	0
	CS0, CS1	Н	0	Z	0
	CS2, CS3	Z*4	0	Z	0
	WRH, WRL	Н	0	Z	0
	ĀH	Z*4	0	Z	0
DMAC	DACK0-DACK1	Z*4	0	Z	0
	DRAK0-DRAK1	Z*4	0	Z	0
	DREQ0-DREQ1	Z*4	1	Z	I
МТИ	TIOC0A-TIOC0D, TIOC1A-TIOC1D, TIOC2A-TIOC2D, TIOC3A, TIOC3C	Z*4	I/O	K*1	I/O
	TIOC3B,TIOC3D, TIOC4A-TIOC4D	Z*4	I/O	Z	I/O

Z*4

ı

TCLKA-TCLKD

O

I

I

0

I

Z*4

Z*4

_

I

Ζ

Ζ

L

I

Ζ

Ζ

Z

Z

Ζ

Ζ

Z

Ζ

Ζ

Z

Ζ

Ζ

Z Z

Z

Ζ

Ζ

K*1

I

О

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

О

0

ı

I/O

I/O

ı

Н

BACK

IRQ0-IRQ7

IRQOUT

Interrupt NMI

Ζ

control	AN0-AN7	Z	Ī	Z	Ī	
I/O Port	PA0-PA15	Z*4	I/O	K*1	K	
	PB0-PB9					
	PC0-PC15					
	PD0-PD15					
	PE0-PE8-PE10	_				
	PE9,PE11–PE15	Z*4	I/O	Z	K	

7

PF0-PF7

occur simultaneously due to the timing between BREQ and internal operations cases, standby mode results, but the standby state may be different. The initial pin states depend on the mode. See section 18, Pin Function Contr

K: Input pin with high impedance, output pin mode maintained.

Notes: 1. There are instances where bus right release and transition to software standby

ı

details. 2. I: Input, O: Output, H: High-level output, L: Low-level output, Z: High impedance

7

Ζ K*1

Ζ

Ζ

I/O

I/O

ı

- *1 If the standby control register port high-impedance bits are set to 1, output ping high impedance.
- *2 A21-A18 will become input ports after power-on reset.
- *3 Input in the SH7044/SH7045 F-ZTAT version.
- *4 General use I/O ports PAn, PBn, PCn, PDn, and PEn, as well as pins multiple: them, are unstable during the \overline{RES} setup time (t_{RESS}) immediately after the \overline{RE} goes to low level.

converter

RD/WR		Н	Н	Н	Н	Н
ĀH		L	L	L	L	L
RD	R	Н	H	Н	Н	Н
	W	_	Н	Н	Н	Н
WRHH	R	Н	Н	Н	Н	Н
	W		H	Н	Н	Н
WRHL	R	Н	Н	Н	Н	Н
	W	_	Н	Н	Н	Н
WRLH	R	Н	Н	Н	Н	Н
	W	-	Н	Н	Н	Н
WRLL	R	Н	Н	Н	Н	Н
	W		Н	Н	Н	Н
A21-A0		Address	Address	Address	Address	Address
D31-D24		High-Z	High-Z	High-Z	High-Z	High-Z
D23-D16		High-Z	High-Z	High-Z	High-Z	High-Z
D15-D8		High-Z	High-Z	High-Z	High-Z	High-Z

High-Z

*1 L asserted in RAS down state or refresh state.

High-Z

*2 L asserted in refresh state.

CASLL

D7-D0

Notes: R: Read, W: Write

High-Z

High-Z

High-Z

ĀH		L	L	L	L
RD	R	L	L	L	L
	W	Н	Н	Н	Н
WRHH	R	Н	Н	Н	Н
	W	Н	Н	Н	Н
WRHL	R	Н	Н	Н	Н
	W	Н	Н	Н	Н
WRLH	R	Н	Н	Н	Н
	W	Н	L	Н	L
WRLL	R	Н	Н	Н	Н
	W	L	Н	L	L
A21-A0		Address	Address	Address	Address
D31-D24		High-Z	High-Z	High-Z	High-Z
D23-D16		High-Z	High-Z	High-Z	High-Z
D15-D8		High-Z	Data	High-Z	Data
D7-D0		Data	High-Z	Data	Data

RD	R	L	L	L	L	L	L
	W	Н	Н	Н	Н	Н	Н
WRHH	R	Н	Н	Н	Н	Н	Н
	W	L	Н	Н	Н	L	Н
WRHL	R	Н	Н	Н	Н	Н	Н
	W	Н	L	Н	Н	L	Н
WRH	R	Н	Н	Н	Н	Н	Н
	W	Н	Н	L	Н	Н	L
WRL	R	Н	Н	Н	Н	Н	Н
	W	Н	Н	Н	L	Н	L
A21-A0		Address	Address	Address	Address	Address	Address
D31-D24		Data	High-Z	High-Z	High-Z	Data	High-Z
D23-D16		High-Z	Data	High-Z	High-Z	Data	High-Z
D15-D8		High-Z	High-Z	Data	High-Z	High-Z	Data

High-Z

Data

L

11

L

High-Z

Data

L

11

L

L

 $\overline{\mathsf{AH}}$

D7-D0

High-Z

Notes: 1. R: Read, W: Write

2. Valid: Chip select signal corresponding with accessed area is low; chip select

other cases is high.

*1 L asserted in RAS down mode or refresh mode.

*2 L asserted in refresh mode.

High-Z



RD/WR		Н	Н	Н	Н
ĀH		Valid	Valid	Valid	Valid
RD	R	L	L	L	L
	W	Н	Н	Н	Н
WRHH	R	Н	Н	Н	Н
	W	Н	Н	Н	Н
WRHL	R	Н	Н	Н	Н
	W	Н	Н	Н	Н
WRH	R	Н	Н	Н	Н
	W	Н	L	Н	L
WRL	R	Н	Н	Н	Н
	W	L	Н	L	L
A21-A0		Address	Address	Address	Address
D31-D24		High-Z	High-Z	High-Z	High-Z
D23-D16		High-Z	High-Z	High-Z	High-Z
D15-D8		High-Z	Address/Data	Address	Address/

D7-D0 Address/Data Address

Notes: 1. R: Read, W: Write

- 2. Valid: High output in accordance with AH timing.
- *1 L asserted in RAS down mode or refresh mode.
- *2 L asserted in refresh mode.



Address/Data

Address/

	W	L	L	L	L
ĀH		L	L	L	L
RD	R	L	L	L	L
	W	Н	Н	Н	Н
WRHH	R	Н	Н	Н	Н
	W	Н	Н	Н	Н
WRHL	R	Н	Н	Н	Н
	W	Н	Н	Н	Н
WRH	R	Н	Н	Н	Н
	W	Н	L	Н	L
WRL	R	Н	Н	Н	Н
	W	L	Н	L	L
A21-A0		Address	Address	Address	Address
D31-D24		High-Z	High-Z	High-Z	High-Z
D23-D16		High-Z	High-Z	High-Z	High-Z
D15-D8		High-Z	Data	High-Z	Data

High-Z

D7-D0

Data

RENESAS

Data

Data

WRHL	R	Н	Н	Н	Н
	W	Н	L	Н	Н
WRH	R	Н	Н	Н	Н
	W	Н	Н	L	Н
WRL	R	Н	Н	Н	Н
	W	Н	Н	Н	L
A21-A0	,	Address	Address	Address	Address
D31-D24		Data	High-Z	High-Z	High-Z
D23-D16		High-Z	Data	High-Z	High-Z
D15-D8		High-Z	High-Z	Data	High-Z
D7-D0		High-Z	High-Z	High-Z	Data
Notes: 1	R. Beac	l \Λ/· \Λ/rit∈	1		

11

L

L

L

Н

Н

Н

L

L

L

Н

Н

Н

W

R

W

R

W

 $\overline{\mathsf{AH}}$

 $\overline{\mathsf{RD}}$

WRHH

L

L

L

Н

Н

L

11

L

L

L

Н

Н

Н

11

L

L

L

Н

Н

L

Н

L

Н

Н

Н

Н

Address

Data

Data

High-Z

High-Z

11

L

L

L

Н

Н

Н

Н

Н

Н

L

Н

L

Address

High-Z

High-Z

Data

Data

H

H

L

H

L

2. Valid: Chip select signal corresponding with accessed area is low; chip select other cases is high.

- *1 Asserted in RAS down mode or refresh mode.
- *2 Asserted in refresh mode.

running

1: Programming

1: Application running

lote: This difference applies to all the F-ZTAT versions and all the mask-ROM versions different ROM size.

			11D0417040AC120	11D0417040AC120	Q112020-1120u
			HD6417040AVCF16	HD6417040AVCF16	QFP2020-112Cu*1
SH7041A	Mask ROM	A MASK	HD6437041AF28	HD6437041A(***)F28	QFP2020-144
	version		HD6437041AVF16	HD6437041A(***)VF16	QFP2020-144
			HD6437041ACF28	HD6437041A(***)CF28	QFP2020-144Cu*1
			HD6437041AVCF16	HD6437041A(***)VCF16	QFP2020-144Cu*1
	ROM less	A MASK	HD6417041AF28	HD6417041AF28	QFP2020-144
	verion		HD6417041AVF16	HD6417041AVF16	QFP2020-144
			HD6417041ACF28	HD6417041ACF28	QFP2020-144Cu*1
			HD6417041AVCF16	HD6417041AVCF16	QFP2020-144Cu*1
SH7042	Mask ROM	_	HD6437042F28	HD6437042 (***)F28	QFP2020-112
	version		HD6437042VF16	HD6437042 (***)VF16	QFP2020-112
	Z-TAT	_	HD6477042F28	HD6477042F28	QFP2020-112
	version		HD6477042VF16	HD6477042VF16	QFP2020-112
SH7042A	Mask ROM	A MASK	HD6437042AF28	HD6437042A(***)F28	QFP2020-112
	version		HD6437042AVF16	HD6437042A(***)VF16	QFP2020-112
			HD6437042AVX16	HD6437042A(***)VX16	TQFP1414-120
			HD6437042ACF28	HD6437042A(***)CF28	QFP2020-112Cu*1

HD6417040AVF16 HD6417040AVF16

HD6417040AVX16 HD6417040AVX16

HD6417040ACF28 HD6417040ACF28

QFP2020-112

TQFP1414-120

QFP2020-112Cu*1

HD6437042AVCF16 HD6437042A(***)VCF16 QFP2020-112Cu*1

HD641

HD641

HD641

HD641

HD643

HD643

HD643

HD643

HD641

HD641

HD641

HD641

HD643

HD643

HD647

HD647

HD643

HD643

HD643

HD643

HD643

version

	version		HD6437043AVF16	HD6437043A(***)VF16	QFP2020-144
			HD6437043ACF28	HD6437043A(***)CF28	QFP2020-144Cu*1
			HD6437043AVCF16	HD6437043A(***)VCF16	QFP2020-144Cu*1
	Z-TAT	A MASK	HD6477043AF28	HD6477043AF28	QFP2020-144
	version		HD6477043AVF16	HD6477043AVF16	QFP2020-144
			HD6477043ACF28	HD6477043ACF28	QFP2020-144Cu*1
			HD6477043AVCF16	HD6477043AVCF16	QFP2020-144Cu*1
SH7044	Mask ROM version	A MASK	HD6437044F28	HD6437044(***)F28	QFP2020-112
	F-ZTAT version	-	HD64F7044F28	HD64F7044F28	QFP2020-112
SH7045	Mask ROM version	A MASK	HD6437045F28	HD6437045(***)F28	QFP2020-144
	F-ZTAT		HD64F7045F28	HD64F7045F28	QFP2020-144

HD6477043VF16

HD6477043VF16

HD6437043A(***)F28

HD647

HD643 HD643

HD643

HD643 HD647 HD647

HD647

HD647

HD643

HD64F

HD643

HD64F

QFP2020-144

QFP2020-144

version

version

SH7043A Mask ROM A MASK HD6437043AF28

(***) is the ROM code.

Notes: *1 Package with Copper used as the lead material.

- *2 *** in the Order Model No. is the ROM code, consisting of a letter and a two
 - number (ex. E00). The letter indicates the voltage and frequency, as shown

 - E, F, G, H: 5.0 V, 28 MHz
 - P, Q, R: 3.3 V, 16 MHz






Figure F.1 Package Dimensions (FP-112)

878




Figure F.2 Package Dimensions (FP-112B)




Figure F.3 Package Dimensions (TFP-120)

880




Figure F.4 Package Dimensions (FP-144J)




Figure F.5 Package Dimensions (FP-144G)

SH7040, SH7041, SH7042, SH7043, SH7044, SH7045 Gro Hardware Manual

Publication Date: 1st Edition, February, 1997 Rev. 6.00, May 26, 2003

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Technical Documentation & Information Department Renesas Kodaira Semiconductor Co., Ltd.

 $@1997,\,2003$ Renesas Technology Corp. All rights reserved. Printed in $\mbox{\ensuremath{\mbox{\sc c}}}$

RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-000	
RENESA	http://www.i
	•

SH7040, SH7041, SH7042, SH7043, SH7044, SH7045 Group Hardware Manual



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 32-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

MB91101APFR-G-JNE1 MB91F522KWBPMC-GSE2 MB91F526LKCPMC-GSE2 MB91F575BHSPMC-GSE1 MB91F594BSPMC-GSE1 MCF51AC256AVFUE MCF51AC256AVLKE MCF5282CVF66 PIC32MX120F032B-50I/SS SPC560C50L3B4E0X PIC32MX120F032B-50I/ML MB91F464AAPMC-GSE2 MB91F524FSCPMC-GSE2 MB91F53BCEQ-GSAE2 MB91F577BHSPMC-GSE1 MB91F59BCPB-GSE1 SPC5604EEF2MLH ATUC64L4U-D3HR MCF51AC256BVLKE MB91F579CHSPMC1-GSE1 MB91F528UWCEQ-GSE2 MB91F528USCPMC-GSE2 R5F104LJAFBV0 R5S726B0D216FP#V0 SPC564A70L7CFAY TC299TX128F300NBCKXUMA1 UPD70F3629GCA-UEU-E2-QS-AX SPC58EC80E1Q0C0Y R5S72691W266FP#V0 TC275T64F200WCAKXUMA1 PIC32MM0016GPL028-I/SS MB91F592BHSPMC-GSE1 SPC5746CSK1MMH6 R5S72630P200FP R5F72855D100FP#U2 MB91F069BSCPMC1-GSE1 SPC564A80AVB324 SPC5777MK0MVU8 R8A77210C133BGV MB91F594BPMC-GSE1 UPD70F3623GBA-GAH-QS-AX MB91243PFV-GS-136E1 SPC5741PK1AMLQ8 AT32UC3A4128S-C1UT PIC32MX130F064D-50I/PT AT32UC3A4256-C1UT SPC5606BK0MLU6 SPC5602PEF0VLH6 MB91F376GPMC3-GS-N2E2 MB91F376GSPMC3-GS-N2E2